
CodigoAstrek1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014790  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c10  08014930  08014930  00015930  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015540  08015540  000171f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015540  08015540  00016540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015548  08015548  000171f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015548  08015548  00016548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801554c  0801554c  0001654c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  08015550  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005588  200001f4  08015744  000171f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000577c  08015744  0001777c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000171f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028e21  00000000  00000000  00017224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006088  00000000  00000000  00040045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002080  00000000  00000000  000460d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000191f  00000000  00000000  00048150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000093fd  00000000  00000000  00049a6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e770  00000000  00000000  00052e6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a325d  00000000  00000000  000815dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00124839  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009d18  00000000  00000000  0012487c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000093  00000000  00000000  0012e594  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08014918 	.word	0x08014918

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	08014918 	.word	0x08014918

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <init_navegacion>:
GPS_Data_t * estacionTerrena = &estTerrena;
	//quemamos datos para la estacion terrena. Esto hace la prueba de comunicacion, biitacora del 25/09 item Bonus


//--  FUNCIONES GENERALES DE NAVEGACION  --
void init_navegacion(void){
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
	estacionTerrena->altitude=100;
 8001034:	4b0b      	ldr	r3, [pc, #44]	@ (8001064 <init_navegacion+0x34>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a0b      	ldr	r2, [pc, #44]	@ (8001068 <init_navegacion+0x38>)
 800103a:	61da      	str	r2, [r3, #28]
	estacionTerrena->latitude=0;
 800103c:	4b09      	ldr	r3, [pc, #36]	@ (8001064 <init_navegacion+0x34>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f04f 0200 	mov.w	r2, #0
 8001044:	601a      	str	r2, [r3, #0]
	estacionTerrena->longitude=0;
 8001046:	4b07      	ldr	r3, [pc, #28]	@ (8001064 <init_navegacion+0x34>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f04f 0200 	mov.w	r2, #0
 800104e:	605a      	str	r2, [r3, #4]
	estacionTerrena->is_valid=1;
 8001050:	4b04      	ldr	r3, [pc, #16]	@ (8001064 <init_navegacion+0x34>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	2201      	movs	r2, #1
 8001056:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 800105a:	bf00      	nop
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	20000000 	.word	0x20000000
 8001068:	42c80000 	.word	0x42c80000

0800106c <GPS_Init>:

/**
 * @brief Inicializa el mdulo GPS
 */
void GPS_Init(GPS_Config_t* config)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
	gps_config = *config;
 8001074:	4b13      	ldr	r3, [pc, #76]	@ (80010c4 <GPS_Init+0x58>)
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	e892 0003 	ldmia.w	r2, {r0, r1}
 800107c:	e883 0003 	stmia.w	r3, {r0, r1}

	// Inicializar datos GPS
	memset(&g_gps_data, 0, sizeof(GPS_Data_t));
 8001080:	22bc      	movs	r2, #188	@ 0xbc
 8001082:	2100      	movs	r1, #0
 8001084:	4810      	ldr	r0, [pc, #64]	@ (80010c8 <GPS_Init+0x5c>)
 8001086:	f010 ff61 	bl	8011f4c <memset>

	// Limpiar buffers
	memset(gps_dma_buffer, 0, GPS_BUFFER_SIZE);
 800108a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800108e:	2100      	movs	r1, #0
 8001090:	480e      	ldr	r0, [pc, #56]	@ (80010cc <GPS_Init+0x60>)
 8001092:	f010 ff5b 	bl	8011f4c <memset>
	memset(sentence_buffer, 0, GPS_MAX_SENTENCE_LENGTH);
 8001096:	2280      	movs	r2, #128	@ 0x80
 8001098:	2100      	movs	r1, #0
 800109a:	480d      	ldr	r0, [pc, #52]	@ (80010d0 <GPS_Init+0x64>)
 800109c:	f010 ff56 	bl	8011f4c <memset>
	sentence_index = 0;
 80010a0:	4b0c      	ldr	r3, [pc, #48]	@ (80010d4 <GPS_Init+0x68>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	801a      	strh	r2, [r3, #0]
	sentence_started = 0;
 80010a6:	4b0c      	ldr	r3, [pc, #48]	@ (80010d8 <GPS_Init+0x6c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	701a      	strb	r2, [r3, #0]
	old_pos = 0;
 80010ac:	4b0b      	ldr	r3, [pc, #44]	@ (80010dc <GPS_Init+0x70>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	801a      	strh	r2, [r3, #0]

	gps_data_ready = 0;
 80010b2:	4b0b      	ldr	r3, [pc, #44]	@ (80010e0 <GPS_Init+0x74>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	701a      	strb	r2, [r3, #0]

	// Iniciar recepcin DMA
	GPS_StartReceive();
 80010b8:	f000 f814 	bl	80010e4 <GPS_StartReceive>
}
 80010bc:	bf00      	nop
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20000920 	.word	0x20000920
 80010c8:	20000554 	.word	0x20000554
 80010cc:	200002cc 	.word	0x200002cc
 80010d0:	200004d0 	.word	0x200004d0
 80010d4:	20000550 	.word	0x20000550
 80010d8:	20000552 	.word	0x20000552
 80010dc:	200004cc 	.word	0x200004cc
 80010e0:	20000610 	.word	0x20000610

080010e4 <GPS_StartReceive>:

/**
 * @brief Inicia la recepcin DMA circular
 */
void GPS_StartReceive(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(gps_config.huart, gps_dma_buffer, GPS_BUFFER_SIZE);
 80010e8:	4b04      	ldr	r3, [pc, #16]	@ (80010fc <GPS_StartReceive+0x18>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010f0:	4903      	ldr	r1, [pc, #12]	@ (8001100 <GPS_StartReceive+0x1c>)
 80010f2:	4618      	mov	r0, r3
 80010f4:	f007 fd8e 	bl	8008c14 <HAL_UART_Receive_DMA>
}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20000920 	.word	0x20000920
 8001100:	200002cc 	.word	0x200002cc

08001104 <GPS_ProcessData>:
/**
 * @brief Procesa datos del buffer DMA circular
 * LLAMAR DESDE LA TAREA GPS PERIDICAMENTE (cada 100ms recomendado)
 */
void GPS_ProcessData(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
	// Obtener posicin actual del DMA
	uint16_t current_pos = GPS_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(gps_config.huart->hdmarx);
 800110a:	4b21      	ldr	r3, [pc, #132]	@ (8001190 <GPS_ProcessData+0x8c>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	b29b      	uxth	r3, r3
 8001116:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800111a:	80fb      	strh	r3, [r7, #6]

	// Si no hay datos nuevos, salir
	if (current_pos == old_pos) {
 800111c:	4b1d      	ldr	r3, [pc, #116]	@ (8001194 <GPS_ProcessData+0x90>)
 800111e:	881b      	ldrh	r3, [r3, #0]
 8001120:	88fa      	ldrh	r2, [r7, #6]
 8001122:	429a      	cmp	r2, r3
 8001124:	d02f      	beq.n	8001186 <GPS_ProcessData+0x82>
	}

	// Calcular cuntos bytes hay para procesar
	uint16_t data_length;

	if (current_pos > old_pos) {
 8001126:	4b1b      	ldr	r3, [pc, #108]	@ (8001194 <GPS_ProcessData+0x90>)
 8001128:	881b      	ldrh	r3, [r3, #0]
 800112a:	88fa      	ldrh	r2, [r7, #6]
 800112c:	429a      	cmp	r2, r3
 800112e:	d90f      	bls.n	8001150 <GPS_ProcessData+0x4c>
		// Caso normal: sin wrap-around
		data_length = current_pos - old_pos;
 8001130:	4b18      	ldr	r3, [pc, #96]	@ (8001194 <GPS_ProcessData+0x90>)
 8001132:	881b      	ldrh	r3, [r3, #0]
 8001134:	88fa      	ldrh	r2, [r7, #6]
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	80bb      	strh	r3, [r7, #4]
		GPS_ParseBuffer(&gps_dma_buffer[old_pos], data_length);
 800113a:	4b16      	ldr	r3, [pc, #88]	@ (8001194 <GPS_ProcessData+0x90>)
 800113c:	881b      	ldrh	r3, [r3, #0]
 800113e:	461a      	mov	r2, r3
 8001140:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <GPS_ProcessData+0x94>)
 8001142:	4413      	add	r3, r2
 8001144:	88ba      	ldrh	r2, [r7, #4]
 8001146:	4611      	mov	r1, r2
 8001148:	4618      	mov	r0, r3
 800114a:	f000 f827 	bl	800119c <GPS_ParseBuffer>
 800114e:	e016      	b.n	800117e <GPS_ProcessData+0x7a>
	}
	else {
		// Caso wrap-around: procesar hasta el final del buffer
		data_length = GPS_BUFFER_SIZE - old_pos;
 8001150:	4b10      	ldr	r3, [pc, #64]	@ (8001194 <GPS_ProcessData+0x90>)
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8001158:	80bb      	strh	r3, [r7, #4]
		GPS_ParseBuffer(&gps_dma_buffer[old_pos], data_length);
 800115a:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <GPS_ProcessData+0x90>)
 800115c:	881b      	ldrh	r3, [r3, #0]
 800115e:	461a      	mov	r2, r3
 8001160:	4b0d      	ldr	r3, [pc, #52]	@ (8001198 <GPS_ProcessData+0x94>)
 8001162:	4413      	add	r3, r2
 8001164:	88ba      	ldrh	r2, [r7, #4]
 8001166:	4611      	mov	r1, r2
 8001168:	4618      	mov	r0, r3
 800116a:	f000 f817 	bl	800119c <GPS_ParseBuffer>

		// Luego procesar desde el inicio
		if (current_pos > 0) {
 800116e:	88fb      	ldrh	r3, [r7, #6]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d004      	beq.n	800117e <GPS_ProcessData+0x7a>
			GPS_ParseBuffer(&gps_dma_buffer[0], current_pos);
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	4619      	mov	r1, r3
 8001178:	4807      	ldr	r0, [pc, #28]	@ (8001198 <GPS_ProcessData+0x94>)
 800117a:	f000 f80f 	bl	800119c <GPS_ParseBuffer>
		}
	}

	// Actualizar ltima posicin procesada
	old_pos = current_pos;
 800117e:	4a05      	ldr	r2, [pc, #20]	@ (8001194 <GPS_ProcessData+0x90>)
 8001180:	88fb      	ldrh	r3, [r7, #6]
 8001182:	8013      	strh	r3, [r2, #0]
 8001184:	e000      	b.n	8001188 <GPS_ProcessData+0x84>
		return;
 8001186:	bf00      	nop
}
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20000920 	.word	0x20000920
 8001194:	200004cc 	.word	0x200004cc
 8001198:	200002cc 	.word	0x200002cc

0800119c <GPS_ParseBuffer>:

/**
 * @brief Parsea buffer buscando sentencias NMEA completas
 */
static void GPS_ParseBuffer(uint8_t* buffer, uint16_t length)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	460b      	mov	r3, r1
 80011a6:	807b      	strh	r3, [r7, #2]
	for (uint16_t i = 0; i < length; i++) {
 80011a8:	2300      	movs	r3, #0
 80011aa:	81fb      	strh	r3, [r7, #14]
 80011ac:	e068      	b.n	8001280 <GPS_ParseBuffer+0xe4>
		char c = buffer[i];
 80011ae:	89fb      	ldrh	r3, [r7, #14]
 80011b0:	687a      	ldr	r2, [r7, #4]
 80011b2:	4413      	add	r3, r2
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	737b      	strb	r3, [r7, #13]

		// Detectar inicio de sentencia NMEA
		if (c == '$') {
 80011b8:	7b7b      	ldrb	r3, [r7, #13]
 80011ba:	2b24      	cmp	r3, #36	@ 0x24
 80011bc:	d110      	bne.n	80011e0 <GPS_ParseBuffer+0x44>
			sentence_started = 1;
 80011be:	4b35      	ldr	r3, [pc, #212]	@ (8001294 <GPS_ParseBuffer+0xf8>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	701a      	strb	r2, [r3, #0]
			sentence_index = 0;
 80011c4:	4b34      	ldr	r3, [pc, #208]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	801a      	strh	r2, [r3, #0]
			sentence_buffer[sentence_index++] = c;
 80011ca:	4b33      	ldr	r3, [pc, #204]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	1c5a      	adds	r2, r3, #1
 80011d0:	b291      	uxth	r1, r2
 80011d2:	4a31      	ldr	r2, [pc, #196]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 80011d4:	8011      	strh	r1, [r2, #0]
 80011d6:	4619      	mov	r1, r3
 80011d8:	4a30      	ldr	r2, [pc, #192]	@ (800129c <GPS_ParseBuffer+0x100>)
 80011da:	7b7b      	ldrb	r3, [r7, #13]
 80011dc:	5453      	strb	r3, [r2, r1]
 80011de:	e04c      	b.n	800127a <GPS_ParseBuffer+0xde>
		}
		// Detectar fin de sentencia
		else if ((c == '\r' || c == '\n') && sentence_started) {
 80011e0:	7b7b      	ldrb	r3, [r7, #13]
 80011e2:	2b0d      	cmp	r3, #13
 80011e4:	d002      	beq.n	80011ec <GPS_ParseBuffer+0x50>
 80011e6:	7b7b      	ldrb	r3, [r7, #13]
 80011e8:	2b0a      	cmp	r3, #10
 80011ea:	d12d      	bne.n	8001248 <GPS_ParseBuffer+0xac>
 80011ec:	4b29      	ldr	r3, [pc, #164]	@ (8001294 <GPS_ParseBuffer+0xf8>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d029      	beq.n	8001248 <GPS_ParseBuffer+0xac>
			if (sentence_index > 0) {
 80011f4:	4b28      	ldr	r3, [pc, #160]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 80011f6:	881b      	ldrh	r3, [r3, #0]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d01e      	beq.n	800123a <GPS_ParseBuffer+0x9e>
				sentence_buffer[sentence_index] = '\0';
 80011fc:	4b26      	ldr	r3, [pc, #152]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 80011fe:	881b      	ldrh	r3, [r3, #0]
 8001200:	461a      	mov	r2, r3
 8001202:	4b26      	ldr	r3, [pc, #152]	@ (800129c <GPS_ParseBuffer+0x100>)
 8001204:	2100      	movs	r1, #0
 8001206:	5499      	strb	r1, [r3, r2]

				// Validar y parsear
				if (GPS_ValidateChecksum(sentence_buffer)) {
 8001208:	4824      	ldr	r0, [pc, #144]	@ (800129c <GPS_ParseBuffer+0x100>)
 800120a:	f000 f84b 	bl	80012a4 <GPS_ValidateChecksum>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d008      	beq.n	8001226 <GPS_ParseBuffer+0x8a>
					GPS_ParseNMEA(sentence_buffer);
 8001214:	4821      	ldr	r0, [pc, #132]	@ (800129c <GPS_ParseBuffer+0x100>)
 8001216:	f000 f87f 	bl	8001318 <GPS_ParseNMEA>
					g_gps_data.sentences_parsed++;
 800121a:	4b21      	ldr	r3, [pc, #132]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 800121c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800121e:	3301      	adds	r3, #1
 8001220:	4a1f      	ldr	r2, [pc, #124]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 8001222:	6353      	str	r3, [r2, #52]	@ 0x34
 8001224:	e004      	b.n	8001230 <GPS_ParseBuffer+0x94>
				} else {
					g_gps_data.checksum_errors++;
 8001226:	4b1e      	ldr	r3, [pc, #120]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 8001228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800122a:	3301      	adds	r3, #1
 800122c:	4a1c      	ldr	r2, [pc, #112]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 800122e:	6393      	str	r3, [r2, #56]	@ 0x38
				}

				g_gps_data.sentences_received++;
 8001230:	4b1b      	ldr	r3, [pc, #108]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 8001232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001234:	3301      	adds	r3, #1
 8001236:	4a1a      	ldr	r2, [pc, #104]	@ (80012a0 <GPS_ParseBuffer+0x104>)
 8001238:	6313      	str	r3, [r2, #48]	@ 0x30
			}

			// Resetear para prxima sentencia
			sentence_started = 0;
 800123a:	4b16      	ldr	r3, [pc, #88]	@ (8001294 <GPS_ParseBuffer+0xf8>)
 800123c:	2200      	movs	r2, #0
 800123e:	701a      	strb	r2, [r3, #0]
			sentence_index = 0;
 8001240:	4b15      	ldr	r3, [pc, #84]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 8001242:	2200      	movs	r2, #0
 8001244:	801a      	strh	r2, [r3, #0]
 8001246:	e018      	b.n	800127a <GPS_ParseBuffer+0xde>
		}
		// Agregar caracteres a la sentencia actual
		else if (sentence_started) {
 8001248:	4b12      	ldr	r3, [pc, #72]	@ (8001294 <GPS_ParseBuffer+0xf8>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d014      	beq.n	800127a <GPS_ParseBuffer+0xde>
			if (sentence_index < GPS_MAX_SENTENCE_LENGTH - 1) {
 8001250:	4b11      	ldr	r3, [pc, #68]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 8001252:	881b      	ldrh	r3, [r3, #0]
 8001254:	2b7e      	cmp	r3, #126	@ 0x7e
 8001256:	d80a      	bhi.n	800126e <GPS_ParseBuffer+0xd2>
				sentence_buffer[sentence_index++] = c;
 8001258:	4b0f      	ldr	r3, [pc, #60]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	1c5a      	adds	r2, r3, #1
 800125e:	b291      	uxth	r1, r2
 8001260:	4a0d      	ldr	r2, [pc, #52]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 8001262:	8011      	strh	r1, [r2, #0]
 8001264:	4619      	mov	r1, r3
 8001266:	4a0d      	ldr	r2, [pc, #52]	@ (800129c <GPS_ParseBuffer+0x100>)
 8001268:	7b7b      	ldrb	r3, [r7, #13]
 800126a:	5453      	strb	r3, [r2, r1]
 800126c:	e005      	b.n	800127a <GPS_ParseBuffer+0xde>
			} else {
				// Overflow - descartar sentencia
				sentence_started = 0;
 800126e:	4b09      	ldr	r3, [pc, #36]	@ (8001294 <GPS_ParseBuffer+0xf8>)
 8001270:	2200      	movs	r2, #0
 8001272:	701a      	strb	r2, [r3, #0]
				sentence_index = 0;
 8001274:	4b08      	ldr	r3, [pc, #32]	@ (8001298 <GPS_ParseBuffer+0xfc>)
 8001276:	2200      	movs	r2, #0
 8001278:	801a      	strh	r2, [r3, #0]
	for (uint16_t i = 0; i < length; i++) {
 800127a:	89fb      	ldrh	r3, [r7, #14]
 800127c:	3301      	adds	r3, #1
 800127e:	81fb      	strh	r3, [r7, #14]
 8001280:	89fa      	ldrh	r2, [r7, #14]
 8001282:	887b      	ldrh	r3, [r7, #2]
 8001284:	429a      	cmp	r2, r3
 8001286:	d392      	bcc.n	80011ae <GPS_ParseBuffer+0x12>
			}
		}
	}
}
 8001288:	bf00      	nop
 800128a:	bf00      	nop
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20000552 	.word	0x20000552
 8001298:	20000550 	.word	0x20000550
 800129c:	200004d0 	.word	0x200004d0
 80012a0:	20000554 	.word	0x20000554

080012a4 <GPS_ValidateChecksum>:

/**
 * @brief Valida checksum de sentencia NMEA
 */
static uint8_t GPS_ValidateChecksum(char* sentence)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
	if (sentence[0] != '$') return 0;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	2b24      	cmp	r3, #36	@ 0x24
 80012b2:	d001      	beq.n	80012b8 <GPS_ValidateChecksum+0x14>
 80012b4:	2300      	movs	r3, #0
 80012b6:	e02b      	b.n	8001310 <GPS_ValidateChecksum+0x6c>

	char* asterisk = strchr(sentence, '*');
 80012b8:	212a      	movs	r1, #42	@ 0x2a
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f010 fe4e 	bl	8011f5c <strchr>
 80012c0:	60f8      	str	r0, [r7, #12]
	if (!asterisk) return 0;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d101      	bne.n	80012cc <GPS_ValidateChecksum+0x28>
 80012c8:	2300      	movs	r3, #0
 80012ca:	e021      	b.n	8001310 <GPS_ValidateChecksum+0x6c>

	// Calcular checksum (XOR de todos los caracteres entre $ y *)
	uint8_t checksum = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	75fb      	strb	r3, [r7, #23]
	for (char* p = sentence + 1; p < asterisk; p++) {
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3301      	adds	r3, #1
 80012d4:	613b      	str	r3, [r7, #16]
 80012d6:	e007      	b.n	80012e8 <GPS_ValidateChecksum+0x44>
		checksum ^= *p;
 80012d8:	693b      	ldr	r3, [r7, #16]
 80012da:	781a      	ldrb	r2, [r3, #0]
 80012dc:	7dfb      	ldrb	r3, [r7, #23]
 80012de:	4053      	eors	r3, r2
 80012e0:	75fb      	strb	r3, [r7, #23]
	for (char* p = sentence + 1; p < asterisk; p++) {
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	3301      	adds	r3, #1
 80012e6:	613b      	str	r3, [r7, #16]
 80012e8:	693a      	ldr	r2, [r7, #16]
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d3f3      	bcc.n	80012d8 <GPS_ValidateChecksum+0x34>
	}

	// Convertir checksum recibido de hex string a byte
	uint8_t received_checksum = (uint8_t)strtol(asterisk + 1, NULL, 16);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	3301      	adds	r3, #1
 80012f4:	2210      	movs	r2, #16
 80012f6:	2100      	movs	r1, #0
 80012f8:	4618      	mov	r0, r3
 80012fa:	f00f fdc7 	bl	8010e8c <strtol>
 80012fe:	4603      	mov	r3, r0
 8001300:	72fb      	strb	r3, [r7, #11]

	return (checksum == received_checksum);
 8001302:	7dfa      	ldrb	r2, [r7, #23]
 8001304:	7afb      	ldrb	r3, [r7, #11]
 8001306:	429a      	cmp	r2, r3
 8001308:	bf0c      	ite	eq
 800130a:	2301      	moveq	r3, #1
 800130c:	2300      	movne	r3, #0
 800130e:	b2db      	uxtb	r3, r3
}
 8001310:	4618      	mov	r0, r3
 8001312:	3718      	adds	r7, #24
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <GPS_ParseNMEA>:

/**
 * @brief Identifica y parsea tipo de sentencia NMEA
 */
static void GPS_ParseNMEA(char* sentence)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
	// Guardar ltima sentencia para debug
	strncpy(g_gps_data.last_sentence, sentence, GPS_MAX_SENTENCE_LENGTH - 1);
 8001320:	227f      	movs	r2, #127	@ 0x7f
 8001322:	6879      	ldr	r1, [r7, #4]
 8001324:	4816      	ldr	r0, [pc, #88]	@ (8001380 <GPS_ParseNMEA+0x68>)
 8001326:	f010 fe38 	bl	8011f9a <strncpy>

	// Identificar tipo de sentencia (GP o GN prefijo)
	if (strncmp(sentence, "$GPGGA", 6) == 0 || strncmp(sentence, "$GNGGA", 6) == 0) {
 800132a:	2206      	movs	r2, #6
 800132c:	4915      	ldr	r1, [pc, #84]	@ (8001384 <GPS_ParseNMEA+0x6c>)
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f010 fe21 	bl	8011f76 <strncmp>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d007      	beq.n	800134a <GPS_ParseNMEA+0x32>
 800133a:	2206      	movs	r2, #6
 800133c:	4912      	ldr	r1, [pc, #72]	@ (8001388 <GPS_ParseNMEA+0x70>)
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f010 fe19 	bl	8011f76 <strncmp>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d103      	bne.n	8001352 <GPS_ParseNMEA+0x3a>
		GPS_ParseGGA(sentence);
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f000 f822 	bl	8001394 <GPS_ParseGGA>
	}
	else if (strncmp(sentence, "$GPRMC", 6) == 0 || strncmp(sentence, "$GNRMC", 6) == 0) {
		GPS_ParseRMC(sentence);
	}
	// Agregar ms tipos si necesitas (GSA, GSV, etc.)
}
 8001350:	e012      	b.n	8001378 <GPS_ParseNMEA+0x60>
	else if (strncmp(sentence, "$GPRMC", 6) == 0 || strncmp(sentence, "$GNRMC", 6) == 0) {
 8001352:	2206      	movs	r2, #6
 8001354:	490d      	ldr	r1, [pc, #52]	@ (800138c <GPS_ParseNMEA+0x74>)
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f010 fe0d 	bl	8011f76 <strncmp>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d007      	beq.n	8001372 <GPS_ParseNMEA+0x5a>
 8001362:	2206      	movs	r2, #6
 8001364:	490a      	ldr	r1, [pc, #40]	@ (8001390 <GPS_ParseNMEA+0x78>)
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f010 fe05 	bl	8011f76 <strncmp>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d102      	bne.n	8001378 <GPS_ParseNMEA+0x60>
		GPS_ParseRMC(sentence);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f000 f914 	bl	80015a0 <GPS_ParseRMC>
}
 8001378:	bf00      	nop
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	20000590 	.word	0x20000590
 8001384:	08014930 	.word	0x08014930
 8001388:	08014938 	.word	0x08014938
 800138c:	08014940 	.word	0x08014940
 8001390:	08014948 	.word	0x08014948

08001394 <GPS_ParseGGA>:
/**
 * @brief Parsea sentencia GGA (Global Positioning System Fix Data)
 * Formato: $GPGGA,hhmmss.ss,llll.ll,a,yyyyy.yy,a,x,xx,x.x,x.x,M,x.x,M,x.x,xxxx*hh
 */
static void GPS_ParseGGA(char* sentence)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b0a4      	sub	sp, #144	@ 0x90
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
	char sentence_copy[GPS_MAX_SENTENCE_LENGTH];
	strncpy(sentence_copy, sentence, GPS_MAX_SENTENCE_LENGTH - 1);
 800139c:	f107 0308 	add.w	r3, r7, #8
 80013a0:	227f      	movs	r2, #127	@ 0x7f
 80013a2:	6879      	ldr	r1, [r7, #4]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f010 fdf8 	bl	8011f9a <strncpy>

	char* token;
	uint8_t field = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

	token = strtok(sentence_copy, ",");
 80013b0:	f107 0308 	add.w	r3, r7, #8
 80013b4:	4977      	ldr	r1, [pc, #476]	@ (8001594 <GPS_ParseGGA+0x200>)
 80013b6:	4618      	mov	r0, r3
 80013b8:	f010 fe02 	bl	8011fc0 <strtok>
 80013bc:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

	while (token != NULL) {
 80013c0:	e0ca      	b.n	8001558 <GPS_ParseGGA+0x1c4>
		switch (field) {
 80013c2:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80013c6:	3b01      	subs	r3, #1
 80013c8:	2b08      	cmp	r3, #8
 80013ca:	f200 80ba 	bhi.w	8001542 <GPS_ParseGGA+0x1ae>
 80013ce:	a201      	add	r2, pc, #4	@ (adr r2, 80013d4 <GPS_ParseGGA+0x40>)
 80013d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d4:	080013f9 	.word	0x080013f9
 80013d8:	08001425 	.word	0x08001425
 80013dc:	0800144b 	.word	0x0800144b
 80013e0:	08001461 	.word	0x08001461
 80013e4:	08001487 	.word	0x08001487
 80013e8:	0800149d 	.word	0x0800149d
 80013ec:	080014b9 	.word	0x080014b9
 80013f0:	080014d5 	.word	0x080014d5
 80013f4:	080014fb 	.word	0x080014fb
		case 1: // UTC Time (hhmmss.ss)
			if (strlen(token) >= 6) {
 80013f8:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80013fc:	f7fe ff40 	bl	8000280 <strlen>
 8001400:	4603      	mov	r3, r0
 8001402:	2b05      	cmp	r3, #5
 8001404:	f240 808c 	bls.w	8001520 <GPS_ParseGGA+0x18c>
				g_gps_data.utc_time = atof(token);
 8001408:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800140c:	f00e fdec 	bl	800ffe8 <atof>
 8001410:	ec53 2b10 	vmov	r2, r3, d0
 8001414:	4610      	mov	r0, r2
 8001416:	4619      	mov	r1, r3
 8001418:	f7ff fbee 	bl	8000bf8 <__aeabi_d2f>
 800141c:	4603      	mov	r3, r0
 800141e:	4a5e      	ldr	r2, [pc, #376]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001420:	60d3      	str	r3, [r2, #12]
			}
			break;
 8001422:	e07d      	b.n	8001520 <GPS_ParseGGA+0x18c>

		case 2: // Latitude (ddmm.mmmm)
			if (strlen(token) > 0) {
 8001424:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d07a      	beq.n	8001524 <GPS_ParseGGA+0x190>
				g_gps_data.latitude = atof(token);
 800142e:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001432:	f00e fdd9 	bl	800ffe8 <atof>
 8001436:	ec53 2b10 	vmov	r2, r3, d0
 800143a:	4610      	mov	r0, r2
 800143c:	4619      	mov	r1, r3
 800143e:	f7ff fbdb 	bl	8000bf8 <__aeabi_d2f>
 8001442:	4603      	mov	r3, r0
 8001444:	4a54      	ldr	r2, [pc, #336]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001446:	6013      	str	r3, [r2, #0]
			}
			break;
 8001448:	e06c      	b.n	8001524 <GPS_ParseGGA+0x190>

		case 3: // Latitude Direction (N/S)
			if (strlen(token) > 0) {
 800144a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d069      	beq.n	8001528 <GPS_ParseGGA+0x194>
				g_gps_data.lat_direction = token[0];
 8001454:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001458:	781a      	ldrb	r2, [r3, #0]
 800145a:	4b4f      	ldr	r3, [pc, #316]	@ (8001598 <GPS_ParseGGA+0x204>)
 800145c:	721a      	strb	r2, [r3, #8]
			}
			break;
 800145e:	e063      	b.n	8001528 <GPS_ParseGGA+0x194>

		case 4: // Longitude (dddmm.mmmm)
			if (strlen(token) > 0) {
 8001460:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d060      	beq.n	800152c <GPS_ParseGGA+0x198>
				g_gps_data.longitude = atof(token);
 800146a:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800146e:	f00e fdbb 	bl	800ffe8 <atof>
 8001472:	ec53 2b10 	vmov	r2, r3, d0
 8001476:	4610      	mov	r0, r2
 8001478:	4619      	mov	r1, r3
 800147a:	f7ff fbbd 	bl	8000bf8 <__aeabi_d2f>
 800147e:	4603      	mov	r3, r0
 8001480:	4a45      	ldr	r2, [pc, #276]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001482:	6053      	str	r3, [r2, #4]
			}
			break;
 8001484:	e052      	b.n	800152c <GPS_ParseGGA+0x198>

		case 5: // Longitude Direction (E/W)
			if (strlen(token) > 0) {
 8001486:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800148a:	781b      	ldrb	r3, [r3, #0]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d04f      	beq.n	8001530 <GPS_ParseGGA+0x19c>
				g_gps_data.lon_direction = token[0];
 8001490:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001494:	781a      	ldrb	r2, [r3, #0]
 8001496:	4b40      	ldr	r3, [pc, #256]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001498:	725a      	strb	r2, [r3, #9]
			}
			break;
 800149a:	e049      	b.n	8001530 <GPS_ParseGGA+0x19c>

		case 6: // Fix Quality (0=invalid, 1=GPS, 2=DGPS)
			if (strlen(token) > 0) {
 800149c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d046      	beq.n	8001534 <GPS_ParseGGA+0x1a0>
				g_gps_data.fix_quality = atoi(token);
 80014a6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80014aa:	f00e fda0 	bl	800ffee <atoi>
 80014ae:	4603      	mov	r3, r0
 80014b0:	b2da      	uxtb	r2, r3
 80014b2:	4b39      	ldr	r3, [pc, #228]	@ (8001598 <GPS_ParseGGA+0x204>)
 80014b4:	751a      	strb	r2, [r3, #20]
			}
			break;
 80014b6:	e03d      	b.n	8001534 <GPS_ParseGGA+0x1a0>

		case 7: // Number of Satellites
			if (strlen(token) > 0) {
 80014b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d03a      	beq.n	8001538 <GPS_ParseGGA+0x1a4>
				g_gps_data.satellites = atoi(token);
 80014c2:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80014c6:	f00e fd92 	bl	800ffee <atoi>
 80014ca:	4603      	mov	r3, r0
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	4b32      	ldr	r3, [pc, #200]	@ (8001598 <GPS_ParseGGA+0x204>)
 80014d0:	755a      	strb	r2, [r3, #21]
			}
			break;
 80014d2:	e031      	b.n	8001538 <GPS_ParseGGA+0x1a4>

		case 8: // HDOP (Horizontal Dilution of Precision)
			if (strlen(token) > 0) {
 80014d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d02e      	beq.n	800153c <GPS_ParseGGA+0x1a8>
				g_gps_data.hdop = atof(token);
 80014de:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80014e2:	f00e fd81 	bl	800ffe8 <atof>
 80014e6:	ec53 2b10 	vmov	r2, r3, d0
 80014ea:	4610      	mov	r0, r2
 80014ec:	4619      	mov	r1, r3
 80014ee:	f7ff fb83 	bl	8000bf8 <__aeabi_d2f>
 80014f2:	4603      	mov	r3, r0
 80014f4:	4a28      	ldr	r2, [pc, #160]	@ (8001598 <GPS_ParseGGA+0x204>)
 80014f6:	6193      	str	r3, [r2, #24]
			}
			break;
 80014f8:	e020      	b.n	800153c <GPS_ParseGGA+0x1a8>

		case 9: // Altitude above sea level
			if (strlen(token) > 0) {
 80014fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d01d      	beq.n	8001540 <GPS_ParseGGA+0x1ac>
				g_gps_data.altitude = atof(token);
 8001504:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001508:	f00e fd6e 	bl	800ffe8 <atof>
 800150c:	ec53 2b10 	vmov	r2, r3, d0
 8001510:	4610      	mov	r0, r2
 8001512:	4619      	mov	r1, r3
 8001514:	f7ff fb70 	bl	8000bf8 <__aeabi_d2f>
 8001518:	4603      	mov	r3, r0
 800151a:	4a1f      	ldr	r2, [pc, #124]	@ (8001598 <GPS_ParseGGA+0x204>)
 800151c:	61d3      	str	r3, [r2, #28]
			}
			break;
 800151e:	e00f      	b.n	8001540 <GPS_ParseGGA+0x1ac>
			break;
 8001520:	bf00      	nop
 8001522:	e00e      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001524:	bf00      	nop
 8001526:	e00c      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001528:	bf00      	nop
 800152a:	e00a      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 800152c:	bf00      	nop
 800152e:	e008      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001530:	bf00      	nop
 8001532:	e006      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001534:	bf00      	nop
 8001536:	e004      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001538:	bf00      	nop
 800153a:	e002      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 800153c:	bf00      	nop
 800153e:	e000      	b.n	8001542 <GPS_ParseGGA+0x1ae>
			break;
 8001540:	bf00      	nop
		}

		token = strtok(NULL, ",");
 8001542:	4914      	ldr	r1, [pc, #80]	@ (8001594 <GPS_ParseGGA+0x200>)
 8001544:	2000      	movs	r0, #0
 8001546:	f010 fd3b 	bl	8011fc0 <strtok>
 800154a:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
		field++;
 800154e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8001552:	3301      	adds	r3, #1
 8001554:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
	while (token != NULL) {
 8001558:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800155c:	2b00      	cmp	r3, #0
 800155e:	f47f af30 	bne.w	80013c2 <GPS_ParseGGA+0x2e>
	}

	// Actualizar siempre el timestamp de la ltima trama recibida
	g_gps_data.timestamp = HAL_GetTick();
 8001562:	f002 fd2d 	bl	8003fc0 <HAL_GetTick>
 8001566:	4603      	mov	r3, r0
 8001568:	4a0b      	ldr	r2, [pc, #44]	@ (8001598 <GPS_ParseGGA+0x204>)
 800156a:	62d3      	str	r3, [r2, #44]	@ 0x2c

	// --- LGICA DE VALIDACIN MEJORADA ---
	// Comprobar si el fix es vlido (>= 1)
	if (g_gps_data.fix_quality >= 1)
 800156c:	4b0a      	ldr	r3, [pc, #40]	@ (8001598 <GPS_ParseGGA+0x204>)
 800156e:	7d1b      	ldrb	r3, [r3, #20]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d007      	beq.n	8001584 <GPS_ParseGGA+0x1f0>
	{
		// El fix es bueno. Marcamos como vlido y avisamos a las tareas.
		g_gps_data.is_valid = 1;
 8001574:	4b08      	ldr	r3, [pc, #32]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001576:	2201      	movs	r2, #1
 8001578:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		gps_data_ready = 1; // Solo avisar a las tareas SI el dato es vlido!
 800157c:	4b07      	ldr	r3, [pc, #28]	@ (800159c <GPS_ParseGGA+0x208>)
 800157e:	2201      	movs	r2, #1
 8001580:	701a      	strb	r2, [r3, #0]

		// NO ponemos gps_data_ready = 1.
		// La tarea GPSTask no procesar estos datos
		// y no enviar coordenadas invlidas a la cola de navegacin.
	}
}
 8001582:	e003      	b.n	800158c <GPS_ParseGGA+0x1f8>
		g_gps_data.is_valid = 0;
 8001584:	4b04      	ldr	r3, [pc, #16]	@ (8001598 <GPS_ParseGGA+0x204>)
 8001586:	2200      	movs	r2, #0
 8001588:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
}
 800158c:	bf00      	nop
 800158e:	3790      	adds	r7, #144	@ 0x90
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	08014950 	.word	0x08014950
 8001598:	20000554 	.word	0x20000554
 800159c:	20000610 	.word	0x20000610

080015a0 <GPS_ParseRMC>:
/**
 * @brief Parsea sentencia RMC (Recommended Minimum)
 * Formato: $GPRMC,hhmmss.ss,A,llll.ll,a,yyyyy.yy,a,x.x,x.x,ddmmyy,x.x,a*hh
 */
static void GPS_ParseRMC(char* sentence)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b0a4      	sub	sp, #144	@ 0x90
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
	char sentence_copy[GPS_MAX_SENTENCE_LENGTH];
	strncpy(sentence_copy, sentence, GPS_MAX_SENTENCE_LENGTH - 1);
 80015a8:	f107 0308 	add.w	r3, r7, #8
 80015ac:	227f      	movs	r2, #127	@ 0x7f
 80015ae:	6879      	ldr	r1, [r7, #4]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f010 fcf2 	bl	8011f9a <strncpy>

	char* token;
	uint8_t field = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

	token = strtok(sentence_copy, ",");
 80015bc:	f107 0308 	add.w	r3, r7, #8
 80015c0:	4971      	ldr	r1, [pc, #452]	@ (8001788 <GPS_ParseRMC+0x1e8>)
 80015c2:	4618      	mov	r0, r3
 80015c4:	f010 fcfc 	bl	8011fc0 <strtok>
 80015c8:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c

	while (token != NULL) {
 80015cc:	e0ce      	b.n	800176c <GPS_ParseRMC+0x1cc>
		switch (field) {
 80015ce:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80015d2:	3b01      	subs	r3, #1
 80015d4:	2b08      	cmp	r3, #8
 80015d6:	f200 80be 	bhi.w	8001756 <GPS_ParseRMC+0x1b6>
 80015da:	a201      	add	r2, pc, #4	@ (adr r2, 80015e0 <GPS_ParseRMC+0x40>)
 80015dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015e0:	08001605 	.word	0x08001605
 80015e4:	08001631 	.word	0x08001631
 80015e8:	08001655 	.word	0x08001655
 80015ec:	0800167b 	.word	0x0800167b
 80015f0:	08001691 	.word	0x08001691
 80015f4:	080016b7 	.word	0x080016b7
 80015f8:	080016cd 	.word	0x080016cd
 80015fc:	080016f3 	.word	0x080016f3
 8001600:	08001719 	.word	0x08001719
		case 1: // UTC Time
			if (strlen(token) >= 6) {
 8001604:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001608:	f7fe fe3a 	bl	8000280 <strlen>
 800160c:	4603      	mov	r3, r0
 800160e:	2b05      	cmp	r3, #5
 8001610:	f240 8090 	bls.w	8001734 <GPS_ParseRMC+0x194>
				g_gps_data.utc_time = atof(token);
 8001614:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001618:	f00e fce6 	bl	800ffe8 <atof>
 800161c:	ec53 2b10 	vmov	r2, r3, d0
 8001620:	4610      	mov	r0, r2
 8001622:	4619      	mov	r1, r3
 8001624:	f7ff fae8 	bl	8000bf8 <__aeabi_d2f>
 8001628:	4603      	mov	r3, r0
 800162a:	4a58      	ldr	r2, [pc, #352]	@ (800178c <GPS_ParseRMC+0x1ec>)
 800162c:	60d3      	str	r3, [r2, #12]
			}
			break;
 800162e:	e081      	b.n	8001734 <GPS_ParseRMC+0x194>

		case 2: // Status (A=active/valid, V=void/invalid)
			if (strlen(token) > 0) {
 8001630:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d07e      	beq.n	8001738 <GPS_ParseRMC+0x198>
				g_gps_data.is_valid = (token[0] == 'A') ? 1 : 0;
 800163a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b41      	cmp	r3, #65	@ 0x41
 8001642:	bf0c      	ite	eq
 8001644:	2301      	moveq	r3, #1
 8001646:	2300      	movne	r3, #0
 8001648:	b2db      	uxtb	r3, r3
 800164a:	461a      	mov	r2, r3
 800164c:	4b4f      	ldr	r3, [pc, #316]	@ (800178c <GPS_ParseRMC+0x1ec>)
 800164e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			}
			break;
 8001652:	e071      	b.n	8001738 <GPS_ParseRMC+0x198>

		case 3: // Latitude
			if (strlen(token) > 0) {
 8001654:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d06e      	beq.n	800173c <GPS_ParseRMC+0x19c>
				g_gps_data.latitude = atof(token);
 800165e:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001662:	f00e fcc1 	bl	800ffe8 <atof>
 8001666:	ec53 2b10 	vmov	r2, r3, d0
 800166a:	4610      	mov	r0, r2
 800166c:	4619      	mov	r1, r3
 800166e:	f7ff fac3 	bl	8000bf8 <__aeabi_d2f>
 8001672:	4603      	mov	r3, r0
 8001674:	4a45      	ldr	r2, [pc, #276]	@ (800178c <GPS_ParseRMC+0x1ec>)
 8001676:	6013      	str	r3, [r2, #0]
			}
			break;
 8001678:	e060      	b.n	800173c <GPS_ParseRMC+0x19c>

		case 4: // Latitude Direction
			if (strlen(token) > 0) {
 800167a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d05d      	beq.n	8001740 <GPS_ParseRMC+0x1a0>
				g_gps_data.lat_direction = token[0];
 8001684:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001688:	781a      	ldrb	r2, [r3, #0]
 800168a:	4b40      	ldr	r3, [pc, #256]	@ (800178c <GPS_ParseRMC+0x1ec>)
 800168c:	721a      	strb	r2, [r3, #8]
			}
			break;
 800168e:	e057      	b.n	8001740 <GPS_ParseRMC+0x1a0>

		case 5: // Longitude
			if (strlen(token) > 0) {
 8001690:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d054      	beq.n	8001744 <GPS_ParseRMC+0x1a4>
				g_gps_data.longitude = atof(token);
 800169a:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800169e:	f00e fca3 	bl	800ffe8 <atof>
 80016a2:	ec53 2b10 	vmov	r2, r3, d0
 80016a6:	4610      	mov	r0, r2
 80016a8:	4619      	mov	r1, r3
 80016aa:	f7ff faa5 	bl	8000bf8 <__aeabi_d2f>
 80016ae:	4603      	mov	r3, r0
 80016b0:	4a36      	ldr	r2, [pc, #216]	@ (800178c <GPS_ParseRMC+0x1ec>)
 80016b2:	6053      	str	r3, [r2, #4]
			}
			break;
 80016b4:	e046      	b.n	8001744 <GPS_ParseRMC+0x1a4>

		case 6: // Longitude Direction
			if (strlen(token) > 0) {
 80016b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d043      	beq.n	8001748 <GPS_ParseRMC+0x1a8>
				g_gps_data.lon_direction = token[0];
 80016c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016c4:	781a      	ldrb	r2, [r3, #0]
 80016c6:	4b31      	ldr	r3, [pc, #196]	@ (800178c <GPS_ParseRMC+0x1ec>)
 80016c8:	725a      	strb	r2, [r3, #9]
			}
			break;
 80016ca:	e03d      	b.n	8001748 <GPS_ParseRMC+0x1a8>

		case 7: // Speed over ground (knots)
			if (strlen(token) > 0) {
 80016cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d03a      	beq.n	800174c <GPS_ParseRMC+0x1ac>
				g_gps_data.speed_knots = atof(token);
 80016d6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80016da:	f00e fc85 	bl	800ffe8 <atof>
 80016de:	ec53 2b10 	vmov	r2, r3, d0
 80016e2:	4610      	mov	r0, r2
 80016e4:	4619      	mov	r1, r3
 80016e6:	f7ff fa87 	bl	8000bf8 <__aeabi_d2f>
 80016ea:	4603      	mov	r3, r0
 80016ec:	4a27      	ldr	r2, [pc, #156]	@ (800178c <GPS_ParseRMC+0x1ec>)
 80016ee:	6213      	str	r3, [r2, #32]
			}
			break;
 80016f0:	e02c      	b.n	800174c <GPS_ParseRMC+0x1ac>

		case 8: // Course over ground (degrees)
			if (strlen(token) > 0) {
 80016f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d029      	beq.n	8001750 <GPS_ParseRMC+0x1b0>
				g_gps_data.course = atof(token);
 80016fc:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001700:	f00e fc72 	bl	800ffe8 <atof>
 8001704:	ec53 2b10 	vmov	r2, r3, d0
 8001708:	4610      	mov	r0, r2
 800170a:	4619      	mov	r1, r3
 800170c:	f7ff fa74 	bl	8000bf8 <__aeabi_d2f>
 8001710:	4603      	mov	r3, r0
 8001712:	4a1e      	ldr	r2, [pc, #120]	@ (800178c <GPS_ParseRMC+0x1ec>)
 8001714:	6253      	str	r3, [r2, #36]	@ 0x24
			}
			break;
 8001716:	e01b      	b.n	8001750 <GPS_ParseRMC+0x1b0>

		case 9: // Date (ddmmyy)
			if (strlen(token) > 0) {
 8001718:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d018      	beq.n	8001754 <GPS_ParseRMC+0x1b4>
				g_gps_data.date = atol(token);
 8001722:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001726:	f00e fc66 	bl	800fff6 <atol>
 800172a:	4603      	mov	r3, r0
 800172c:	461a      	mov	r2, r3
 800172e:	4b17      	ldr	r3, [pc, #92]	@ (800178c <GPS_ParseRMC+0x1ec>)
 8001730:	611a      	str	r2, [r3, #16]
			}
			break;
 8001732:	e00f      	b.n	8001754 <GPS_ParseRMC+0x1b4>
			break;
 8001734:	bf00      	nop
 8001736:	e00e      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001738:	bf00      	nop
 800173a:	e00c      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 800173c:	bf00      	nop
 800173e:	e00a      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001740:	bf00      	nop
 8001742:	e008      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001744:	bf00      	nop
 8001746:	e006      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001748:	bf00      	nop
 800174a:	e004      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 800174c:	bf00      	nop
 800174e:	e002      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001750:	bf00      	nop
 8001752:	e000      	b.n	8001756 <GPS_ParseRMC+0x1b6>
			break;
 8001754:	bf00      	nop
		}

		token = strtok(NULL, ",");
 8001756:	490c      	ldr	r1, [pc, #48]	@ (8001788 <GPS_ParseRMC+0x1e8>)
 8001758:	2000      	movs	r0, #0
 800175a:	f010 fc31 	bl	8011fc0 <strtok>
 800175e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
		field++;
 8001762:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8001766:	3301      	adds	r3, #1
 8001768:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
	while (token != NULL) {
 800176c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001770:	2b00      	cmp	r3, #0
 8001772:	f47f af2c 	bne.w	80015ce <GPS_ParseRMC+0x2e>
	}

	g_gps_data.timestamp = HAL_GetTick();
 8001776:	f002 fc23 	bl	8003fc0 <HAL_GetTick>
 800177a:	4603      	mov	r3, r0
 800177c:	4a03      	ldr	r2, [pc, #12]	@ (800178c <GPS_ParseRMC+0x1ec>)
 800177e:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8001780:	bf00      	nop
 8001782:	3790      	adds	r7, #144	@ 0x90
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	08014950 	.word	0x08014950
 800178c:	20000554 	.word	0x20000554

08001790 <GPS_ConvertToDecimalDegrees>:

/**
 * @brief Convierte coordenadas NMEA a grados decimales
 */
float GPS_ConvertToDecimalDegrees(float coord, char direction)
{
 8001790:	b480      	push	{r7}
 8001792:	b087      	sub	sp, #28
 8001794:	af00      	add	r7, sp, #0
 8001796:	ed87 0a01 	vstr	s0, [r7, #4]
 800179a:	4603      	mov	r3, r0
 800179c:	70fb      	strb	r3, [r7, #3]
	int degrees = (int)(coord / 100);
 800179e:	ed97 7a01 	vldr	s14, [r7, #4]
 80017a2:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800181c <GPS_ConvertToDecimalDegrees+0x8c>
 80017a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017ae:	ee17 3a90 	vmov	r3, s15
 80017b2:	613b      	str	r3, [r7, #16]
	float minutes = coord - (degrees * 100);
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	2264      	movs	r2, #100	@ 0x64
 80017b8:	fb02 f303 	mul.w	r3, r2, r3
 80017bc:	ee07 3a90 	vmov	s15, r3
 80017c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017c4:	ed97 7a01 	vldr	s14, [r7, #4]
 80017c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017cc:	edc7 7a03 	vstr	s15, [r7, #12]
	float decimal_degrees = degrees + (minutes / 60.0f);
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	ee07 3a90 	vmov	s15, r3
 80017d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017da:	edd7 6a03 	vldr	s13, [r7, #12]
 80017de:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8001820 <GPS_ConvertToDecimalDegrees+0x90>
 80017e2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80017e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017ea:	edc7 7a05 	vstr	s15, [r7, #20]

	if (direction == 'S' || direction == 'W') {
 80017ee:	78fb      	ldrb	r3, [r7, #3]
 80017f0:	2b53      	cmp	r3, #83	@ 0x53
 80017f2:	d002      	beq.n	80017fa <GPS_ConvertToDecimalDegrees+0x6a>
 80017f4:	78fb      	ldrb	r3, [r7, #3]
 80017f6:	2b57      	cmp	r3, #87	@ 0x57
 80017f8:	d105      	bne.n	8001806 <GPS_ConvertToDecimalDegrees+0x76>
		decimal_degrees = -decimal_degrees;
 80017fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80017fe:	eef1 7a67 	vneg.f32	s15, s15
 8001802:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	return decimal_degrees;
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	ee07 3a90 	vmov	s15, r3
}
 800180c:	eeb0 0a67 	vmov.f32	s0, s15
 8001810:	371c      	adds	r7, #28
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	42c80000 	.word	0x42c80000
 8001820:	42700000 	.word	0x42700000

08001824 <GPS_PrintData>:

/**
 * @brief Imprime datos GPS (usar Serial.h)
 */
void GPS_PrintData(GPS_Data_t* data)
{
 8001824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001828:	b0df      	sub	sp, #380	@ 0x17c
 800182a:	af14      	add	r7, sp, #80	@ 0x50
 800182c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001830:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001834:	6018      	str	r0, [r3, #0]
	char buffer[256];

	if (data->is_valid) {
 8001836:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800183a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001844:	2b00      	cmp	r3, #0
 8001846:	f000 80a3 	beq.w	8001990 <GPS_PrintData+0x16c>
		float lat_decimal = GPS_ConvertToDecimalDegrees(data->latitude, data->lat_direction);
 800184a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800184e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	edd3 7a00 	vldr	s15, [r3]
 8001858:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800185c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	7a1b      	ldrb	r3, [r3, #8]
 8001864:	4618      	mov	r0, r3
 8001866:	eeb0 0a67 	vmov.f32	s0, s15
 800186a:	f7ff ff91 	bl	8001790 <GPS_ConvertToDecimalDegrees>
 800186e:	ed87 0a49 	vstr	s0, [r7, #292]	@ 0x124
		float lon_decimal = GPS_ConvertToDecimalDegrees(data->longitude, data->lon_direction);
 8001872:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001876:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001880:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001884:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	7a5b      	ldrb	r3, [r3, #9]
 800188c:	4618      	mov	r0, r3
 800188e:	eeb0 0a67 	vmov.f32	s0, s15
 8001892:	f7ff ff7d 	bl	8001790 <GPS_ConvertToDecimalDegrees>
 8001896:	ed87 0a48 	vstr	s0, [r7, #288]	@ 0x120

		snprintf(buffer, sizeof(buffer),
 800189a:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 800189e:	f7fe fe5b 	bl	8000558 <__aeabi_f2d>
 80018a2:	4682      	mov	sl, r0
 80018a4:	468b      	mov	fp, r1
				"[GPS] Pos: %.6f%c, %.6f%c | Fix:%d Sats:%d Alt:%.1fm Spd:%.1fkn Crs:%.1f | Rx:%lu Ok:%lu Err:%lu\r\n",
				lat_decimal, data->lat_direction,
 80018a6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018aa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	7a1b      	ldrb	r3, [r3, #8]
		snprintf(buffer, sizeof(buffer),
 80018b2:	461e      	mov	r6, r3
 80018b4:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 80018b8:	f7fe fe4e 	bl	8000558 <__aeabi_f2d>
 80018bc:	e9c7 0104 	strd	r0, r1, [r7, #16]
				lon_decimal, data->lon_direction,
 80018c0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018c4:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	7a5b      	ldrb	r3, [r3, #9]
		snprintf(buffer, sizeof(buffer),
 80018cc:	61bb      	str	r3, [r7, #24]
				data->fix_quality, data->satellites,
 80018ce:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	7d1b      	ldrb	r3, [r3, #20]
		snprintf(buffer, sizeof(buffer),
 80018da:	60fb      	str	r3, [r7, #12]
				data->fix_quality, data->satellites,
 80018dc:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018e0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	7d5b      	ldrb	r3, [r3, #21]
		snprintf(buffer, sizeof(buffer),
 80018e8:	60bb      	str	r3, [r7, #8]
				data->altitude, data->speed_knots, data->course,
 80018ea:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80018ee:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	69db      	ldr	r3, [r3, #28]
		snprintf(buffer, sizeof(buffer),
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe fe2e 	bl	8000558 <__aeabi_f2d>
 80018fc:	e9c7 0100 	strd	r0, r1, [r7]
				data->altitude, data->speed_knots, data->course,
 8001900:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001904:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	6a1b      	ldr	r3, [r3, #32]
		snprintf(buffer, sizeof(buffer),
 800190c:	4618      	mov	r0, r3
 800190e:	f7fe fe23 	bl	8000558 <__aeabi_f2d>
 8001912:	4680      	mov	r8, r0
 8001914:	4689      	mov	r9, r1
				data->altitude, data->speed_knots, data->course,
 8001916:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800191a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
		snprintf(buffer, sizeof(buffer),
 8001922:	4618      	mov	r0, r3
 8001924:	f7fe fe18 	bl	8000558 <__aeabi_f2d>
 8001928:	4604      	mov	r4, r0
 800192a:	460d      	mov	r5, r1
 800192c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001930:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001938:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800193c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001944:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001948:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001950:	f107 0020 	add.w	r0, r7, #32
 8001954:	9312      	str	r3, [sp, #72]	@ 0x48
 8001956:	9211      	str	r2, [sp, #68]	@ 0x44
 8001958:	9110      	str	r1, [sp, #64]	@ 0x40
 800195a:	e9cd 450e 	strd	r4, r5, [sp, #56]	@ 0x38
 800195e:	e9cd 890c 	strd	r8, r9, [sp, #48]	@ 0x30
 8001962:	ed97 7b00 	vldr	d7, [r7]
 8001966:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800196a:	68ba      	ldr	r2, [r7, #8]
 800196c:	9208      	str	r2, [sp, #32]
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	9207      	str	r2, [sp, #28]
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	9306      	str	r3, [sp, #24]
 8001976:	ed97 7b04 	vldr	d7, [r7, #16]
 800197a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800197e:	9602      	str	r6, [sp, #8]
 8001980:	e9cd ab00 	strd	sl, fp, [sp]
 8001984:	4a1e      	ldr	r2, [pc, #120]	@ (8001a00 <GPS_PrintData+0x1dc>)
 8001986:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800198a:	f010 f9af 	bl	8011cec <sniprintf>
 800198e:	e02b      	b.n	80019e8 <GPS_PrintData+0x1c4>
				data->sentences_received, data->sentences_parsed, data->checksum_errors);
	} else {
		snprintf(buffer, sizeof(buffer),
				"[GPS] NO FIX | Sats:%d | Rx:%lu Ok:%lu Err:%lu | Time:%lu ms\r\n",
				data->satellites,
 8001990:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001994:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	7d5b      	ldrb	r3, [r3, #21]
		snprintf(buffer, sizeof(buffer),
 800199c:	461d      	mov	r5, r3
 800199e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80019a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 80019ae:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80019b2:	6812      	ldr	r2, [r2, #0]
 80019b4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80019b6:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 80019ba:	f5a1 7186 	sub.w	r1, r1, #268	@ 0x10c
 80019be:	6809      	ldr	r1, [r1, #0]
 80019c0:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 80019c2:	f507 7094 	add.w	r0, r7, #296	@ 0x128
 80019c6:	f5a0 7086 	sub.w	r0, r0, #268	@ 0x10c
 80019ca:	6800      	ldr	r0, [r0, #0]
 80019cc:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 80019ce:	f107 0420 	add.w	r4, r7, #32
 80019d2:	9003      	str	r0, [sp, #12]
 80019d4:	9102      	str	r1, [sp, #8]
 80019d6:	9201      	str	r2, [sp, #4]
 80019d8:	9300      	str	r3, [sp, #0]
 80019da:	462b      	mov	r3, r5
 80019dc:	4a09      	ldr	r2, [pc, #36]	@ (8001a04 <GPS_PrintData+0x1e0>)
 80019de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019e2:	4620      	mov	r0, r4
 80019e4:	f010 f982 	bl	8011cec <sniprintf>
				data->sentences_received, data->sentences_parsed, data->checksum_errors,
				data->timestamp);
	}

	Serial_PrintString(buffer);
 80019e8:	f107 0320 	add.w	r3, r7, #32
 80019ec:	4618      	mov	r0, r3
 80019ee:	f000 fe39 	bl	8002664 <Serial_PrintString>
}
 80019f2:	bf00      	nop
 80019f4:	f507 7796 	add.w	r7, r7, #300	@ 0x12c
 80019f8:	46bd      	mov	sp, r7
 80019fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80019fe:	bf00      	nop
 8001a00:	08014954 	.word	0x08014954
 8001a04:	080149c0 	.word	0x080149c0

08001a08 <GPS_UART_RxHalfCpltCallback>:
/**
 * @brief Callback de DMA Half-Complete (mitad del buffer procesada)
 * LLAMAR desde HAL_UART_RxHalfCpltCallback en stm32f4xx_it.c
 */
void GPS_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
	if (huart == gps_config.huart) {
		// En modo circular, este callback indica que se llen la primera mitad
		// No hacer nada aqu, el procesamiento se hace en GPS_ProcessData()
	}
}
 8001a10:	bf00      	nop
 8001a12:	370c      	adds	r7, #12
 8001a14:	46bd      	mov	sp, r7
 8001a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1a:	4770      	bx	lr

08001a1c <GPS_UART_RxCpltCallback>:
/**
 * @brief Callback de DMA Complete (buffer completo procesado)
 * LLAMAR desde HAL_UART_RxCpltCallback en stm32f4xx_it.c
 */
void GPS_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
	if (huart == gps_config.huart) {
		// En modo circular, este callback indica que se llen la segunda mitad
		// No hacer nada aqu, el procesamiento se hace en GPS_ProcessData()
	}
}
 8001a24:	bf00      	nop
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <GPS_UART_ErrorCallback>:

/**
 * @brief Callback de error UART
 */
void GPS_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
	if (huart == gps_config.huart) {
 8001a38:	4b06      	ldr	r3, [pc, #24]	@ (8001a54 <GPS_UART_ErrorCallback+0x24>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d104      	bne.n	8001a4c <GPS_UART_ErrorCallback+0x1c>
		// Reiniciar DMA en caso de error
		HAL_UART_DMAStop(huart);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f007 f90b 	bl	8008c5e <HAL_UART_DMAStop>
		GPS_StartReceive();
 8001a48:	f7ff fb4c 	bl	80010e4 <GPS_StartReceive>
	}
}
 8001a4c:	bf00      	nop
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000920 	.word	0x20000920

08001a58 <Sensors_I2C_Init>:
#define CCS811_REG_STATUS 0x00
#define CCS811_REG_ALG_RESULT_DATA 0x02
#define CCS811_STATUS_DATA_READY (1 << 0)


HAL_StatusTypeDef Sensors_I2C_Init(Sensors_I2C_Handle_t *hsensors, I2C_HandleTypeDef *hi2c) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b088      	sub	sp, #32
 8001a5c:	af04      	add	r7, sp, #16
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6039      	str	r1, [r7, #0]
	hsensors->hi2c = hi2c;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	683a      	ldr	r2, [r7, #0]
 8001a66:	601a      	str	r2, [r3, #0]
	uint8_t buffer[2];
	HAL_StatusTypeDef status;

	// ----- 1. Despertar MPU6050 -----
	// Escribir 0x00 en el registro PWR_MGMT_1 (0x6B)
	buffer[0] = 0x00;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	733b      	strb	r3, [r7, #12]
	status = HAL_I2C_Mem_Write(hsensors->hi2c, MPU6050_ADDR, MPU6050_REG_PWR_MGMT_1, 1, buffer, 1, 100);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6818      	ldr	r0, [r3, #0]
 8001a70:	2364      	movs	r3, #100	@ 0x64
 8001a72:	9302      	str	r3, [sp, #8]
 8001a74:	2301      	movs	r3, #1
 8001a76:	9301      	str	r3, [sp, #4]
 8001a78:	f107 030c 	add.w	r3, r7, #12
 8001a7c:	9300      	str	r3, [sp, #0]
 8001a7e:	2301      	movs	r3, #1
 8001a80:	226b      	movs	r2, #107	@ 0x6b
 8001a82:	21d0      	movs	r1, #208	@ 0xd0
 8001a84:	f003 fd9e 	bl	80055c4 <HAL_I2C_Mem_Write>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al despertar MPU6050
 8001a8c:	7bfb      	ldrb	r3, [r7, #15]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <Sensors_I2C_Init+0x3e>
 8001a92:	7bfb      	ldrb	r3, [r7, #15]
 8001a94:	e04f      	b.n	8001b36 <Sensors_I2C_Init+0xde>
	osDelay(10);
 8001a96:	200a      	movs	r0, #10
 8001a98:	f00a fe53 	bl	800c742 <osDelay>

	// ----- 2. Iniciar CCS811 -----
	// Escribir un comando "vaco" al registro APP_START (0xF4)
	status = HAL_I2C_Master_Transmit(hsensors->hi2c, CCS811_ADDR, (uint8_t[]){CCS811_REG_APP_START}, 1, 100);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6818      	ldr	r0, [r3, #0]
 8001aa0:	23f4      	movs	r3, #244	@ 0xf4
 8001aa2:	723b      	strb	r3, [r7, #8]
 8001aa4:	f107 0208 	add.w	r2, r7, #8
 8001aa8:	2364      	movs	r3, #100	@ 0x64
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	2301      	movs	r3, #1
 8001aae:	21b6      	movs	r1, #182	@ 0xb6
 8001ab0:	f003 fa58 	bl	8004f64 <HAL_I2C_Master_Transmit>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al iniciar CCS811
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <Sensors_I2C_Init+0x6a>
 8001abe:	7bfb      	ldrb	r3, [r7, #15]
 8001ac0:	e039      	b.n	8001b36 <Sensors_I2C_Init+0xde>
	osDelay(100); // El CCS811 necesita tiempo para arrancar
 8001ac2:	2064      	movs	r0, #100	@ 0x64
 8001ac4:	f00a fe3d 	bl	800c742 <osDelay>

	// ----- 3. Configurar HDC1080 -----
	// Configurar para adquirir Temp y Humedad en 14 bits
	// Escribir 0x1000 en el registro de Configuracin (0x02)
	buffer[0] = 0x10;
 8001ac8:	2310      	movs	r3, #16
 8001aca:	733b      	strb	r3, [r7, #12]
	buffer[1] = 0x00;
 8001acc:	2300      	movs	r3, #0
 8001ace:	737b      	strb	r3, [r7, #13]
	status = HAL_I2C_Mem_Write(hsensors->hi2c, HDC1080_ADDR, HDC1080_REG_CONFIG, 1, buffer, 2, 100);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6818      	ldr	r0, [r3, #0]
 8001ad4:	2364      	movs	r3, #100	@ 0x64
 8001ad6:	9302      	str	r3, [sp, #8]
 8001ad8:	2302      	movs	r3, #2
 8001ada:	9301      	str	r3, [sp, #4]
 8001adc:	f107 030c 	add.w	r3, r7, #12
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	2202      	movs	r2, #2
 8001ae6:	2180      	movs	r1, #128	@ 0x80
 8001ae8:	f003 fd6c 	bl	80055c4 <HAL_I2C_Mem_Write>
 8001aec:	4603      	mov	r3, r0
 8001aee:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al configurar HDC1080
 8001af0:	7bfb      	ldrb	r3, [r7, #15]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <Sensors_I2C_Init+0xa2>
 8001af6:	7bfb      	ldrb	r3, [r7, #15]
 8001af8:	e01d      	b.n	8001b36 <Sensors_I2C_Init+0xde>
	osDelay(20); // Tiempo de configuracin
 8001afa:	2014      	movs	r0, #20
 8001afc:	f00a fe21 	bl	800c742 <osDelay>

	// ----- 4. Activar LTR390 -----
	// Poner en modo ALS (Ambient Light Sensor)
	// Escribir 0x02 en el registro MAIN_CTRL (0x00)
	buffer[0] = 0x02; // 0x02 = (Bit 1: Enable = 1, Bit 3: Mode = 0 (ALS))
 8001b00:	2302      	movs	r3, #2
 8001b02:	733b      	strb	r3, [r7, #12]
	status = HAL_I2C_Mem_Write(hsensors->hi2c, LTR390_ADDR, LTR390_REG_MAIN_CTRL, 1, buffer, 1, 100);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6818      	ldr	r0, [r3, #0]
 8001b08:	2364      	movs	r3, #100	@ 0x64
 8001b0a:	9302      	str	r3, [sp, #8]
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	9301      	str	r3, [sp, #4]
 8001b10:	f107 030c 	add.w	r3, r7, #12
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	2301      	movs	r3, #1
 8001b18:	2200      	movs	r2, #0
 8001b1a:	21a6      	movs	r1, #166	@ 0xa6
 8001b1c:	f003 fd52 	bl	80055c4 <HAL_I2C_Mem_Write>
 8001b20:	4603      	mov	r3, r0
 8001b22:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status; // Falla al activar LTR390
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <Sensors_I2C_Init+0xd6>
 8001b2a:	7bfb      	ldrb	r3, [r7, #15]
 8001b2c:	e003      	b.n	8001b36 <Sensors_I2C_Init+0xde>
	osDelay(10);
 8001b2e:	200a      	movs	r0, #10
 8001b30:	f00a fe07 	bl	800c742 <osDelay>

	return HAL_OK;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}

08001b3e <CCS811_Read>:

// ---------------- CCS811 -----------------
HAL_StatusTypeDef CCS811_Read(Sensors_I2C_Handle_t *hsensors) {
 8001b3e:	b580      	push	{r7, lr}
 8001b40:	b08a      	sub	sp, #40	@ 0x28
 8001b42:	af04      	add	r7, sp, #16
 8001b44:	6078      	str	r0, [r7, #4]
    uint8_t buffer[8];
    HAL_StatusTypeDef status;

    // 1. Leer el registro de STATUS (0x00) para ver si hay datos listos
    status = HAL_I2C_Mem_Read(hsensors->hi2c, CCS811_ADDR, CCS811_REG_STATUS, 1, buffer, 1, 100);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6818      	ldr	r0, [r3, #0]
 8001b4a:	2364      	movs	r3, #100	@ 0x64
 8001b4c:	9302      	str	r3, [sp, #8]
 8001b4e:	2301      	movs	r3, #1
 8001b50:	9301      	str	r3, [sp, #4]
 8001b52:	f107 030c 	add.w	r3, r7, #12
 8001b56:	9300      	str	r3, [sp, #0]
 8001b58:	2301      	movs	r3, #1
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	21b6      	movs	r1, #182	@ 0xb6
 8001b5e:	f003 fe2b 	bl	80057b8 <HAL_I2C_Mem_Read>
 8001b62:	4603      	mov	r3, r0
 8001b64:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 8001b66:	7dfb      	ldrb	r3, [r7, #23]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <CCS811_Read+0x32>
        return status; // Falla al leer el status
 8001b6c:	7dfb      	ldrb	r3, [r7, #23]
 8001b6e:	e030      	b.n	8001bd2 <CCS811_Read+0x94>

    // 2. Comprobar el bit DATA_READY
    //    Si no est listo, simplemente salimos sin actualizar los valores.
    //    Los valores antiguos (ej. 65021) se seguirn mostrando
    //    hasta que el sensor reporte datos nuevos.
    if (buffer[0] & CCS811_STATUS_DATA_READY)
 8001b70:	7b3b      	ldrb	r3, [r7, #12]
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d02a      	beq.n	8001bd0 <CCS811_Read+0x92>
    {
        // 3. Datos listos! Leer los 8 bytes del registro de resultados (0x02)
        status = HAL_I2C_Mem_Read(hsensors->hi2c, CCS811_ADDR, CCS811_REG_ALG_RESULT_DATA, 1, buffer, 8, 100);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6818      	ldr	r0, [r3, #0]
 8001b7e:	2364      	movs	r3, #100	@ 0x64
 8001b80:	9302      	str	r3, [sp, #8]
 8001b82:	2308      	movs	r3, #8
 8001b84:	9301      	str	r3, [sp, #4]
 8001b86:	f107 030c 	add.w	r3, r7, #12
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	2202      	movs	r2, #2
 8001b90:	21b6      	movs	r1, #182	@ 0xb6
 8001b92:	f003 fe11 	bl	80057b8 <HAL_I2C_Mem_Read>
 8001b96:	4603      	mov	r3, r0
 8001b98:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK) {
 8001b9a:	7dfb      	ldrb	r3, [r7, #23]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d115      	bne.n	8001bcc <CCS811_Read+0x8e>
            // Actualizar los valores solo si la lectura fue exitosa
            hsensors->data.eco2 = (buffer[0] << 8) | buffer[1];
 8001ba0:	7b3b      	ldrb	r3, [r7, #12]
 8001ba2:	b21b      	sxth	r3, r3
 8001ba4:	021b      	lsls	r3, r3, #8
 8001ba6:	b21a      	sxth	r2, r3
 8001ba8:	7b7b      	ldrb	r3, [r7, #13]
 8001baa:	b21b      	sxth	r3, r3
 8001bac:	4313      	orrs	r3, r2
 8001bae:	b21b      	sxth	r3, r3
 8001bb0:	b29a      	uxth	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	819a      	strh	r2, [r3, #12]
            hsensors->data.tvoc = (buffer[2] << 8) | buffer[3];
 8001bb6:	7bbb      	ldrb	r3, [r7, #14]
 8001bb8:	b21b      	sxth	r3, r3
 8001bba:	021b      	lsls	r3, r3, #8
 8001bbc:	b21a      	sxth	r2, r3
 8001bbe:	7bfb      	ldrb	r3, [r7, #15]
 8001bc0:	b21b      	sxth	r3, r3
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	b21b      	sxth	r3, r3
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	81da      	strh	r2, [r3, #14]
        }
        return status;
 8001bcc:	7dfb      	ldrb	r3, [r7, #23]
 8001bce:	e000      	b.n	8001bd2 <CCS811_Read+0x94>
    }

    // Si llegamos aqu, no haba datos listos (DATA_READY == 0)
    // Devolvemos HAL_OK porque no hubo un error de I2C,
    // simplemente no haba datos nuevos.
    return HAL_OK;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3718      	adds	r7, #24
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
	...

08001bdc <MPU6050_Read>:

// ---------------- MPU6050 -----------------
HAL_StatusTypeDef MPU6050_Read(Sensors_I2C_Handle_t *hsensors) {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	@ 0x28
 8001be0:	af04      	add	r7, sp, #16
 8001be2:	6078      	str	r0, [r7, #4]
	uint8_t buffer[14];
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hsensors->hi2c, MPU6050_ADDR, 0x3B, 1, buffer, 14, 100);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6818      	ldr	r0, [r3, #0]
 8001be8:	2364      	movs	r3, #100	@ 0x64
 8001bea:	9302      	str	r3, [sp, #8]
 8001bec:	230e      	movs	r3, #14
 8001bee:	9301      	str	r3, [sp, #4]
 8001bf0:	f107 0308 	add.w	r3, r7, #8
 8001bf4:	9300      	str	r3, [sp, #0]
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	223b      	movs	r2, #59	@ 0x3b
 8001bfa:	21d0      	movs	r1, #208	@ 0xd0
 8001bfc:	f003 fddc 	bl	80057b8 <HAL_I2C_Mem_Read>
 8001c00:	4603      	mov	r3, r0
 8001c02:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 8001c04:	7dfb      	ldrb	r3, [r7, #23]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d171      	bne.n	8001cee <MPU6050_Read+0x112>
		hsensors->data.accel[0] = (int16_t)((buffer[0] << 8) | buffer[1]) / 16384.0f;
 8001c0a:	7a3b      	ldrb	r3, [r7, #8]
 8001c0c:	b21b      	sxth	r3, r3
 8001c0e:	021b      	lsls	r3, r3, #8
 8001c10:	b21a      	sxth	r2, r3
 8001c12:	7a7b      	ldrb	r3, [r7, #9]
 8001c14:	b21b      	sxth	r3, r3
 8001c16:	4313      	orrs	r3, r2
 8001c18:	b21b      	sxth	r3, r3
 8001c1a:	ee07 3a90 	vmov	s15, r3
 8001c1e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c22:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8001cf8 <MPU6050_Read+0x11c>
 8001c26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	edc3 7a04 	vstr	s15, [r3, #16]
		hsensors->data.accel[1] = (int16_t)((buffer[2] << 8) | buffer[3]) / 16384.0f;
 8001c30:	7abb      	ldrb	r3, [r7, #10]
 8001c32:	b21b      	sxth	r3, r3
 8001c34:	021b      	lsls	r3, r3, #8
 8001c36:	b21a      	sxth	r2, r3
 8001c38:	7afb      	ldrb	r3, [r7, #11]
 8001c3a:	b21b      	sxth	r3, r3
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	b21b      	sxth	r3, r3
 8001c40:	ee07 3a90 	vmov	s15, r3
 8001c44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c48:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8001cf8 <MPU6050_Read+0x11c>
 8001c4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	edc3 7a05 	vstr	s15, [r3, #20]
		hsensors->data.accel[2] = (int16_t)((buffer[4] << 8) | buffer[5]) / 16384.0f;
 8001c56:	7b3b      	ldrb	r3, [r7, #12]
 8001c58:	b21b      	sxth	r3, r3
 8001c5a:	021b      	lsls	r3, r3, #8
 8001c5c:	b21a      	sxth	r2, r3
 8001c5e:	7b7b      	ldrb	r3, [r7, #13]
 8001c60:	b21b      	sxth	r3, r3
 8001c62:	4313      	orrs	r3, r2
 8001c64:	b21b      	sxth	r3, r3
 8001c66:	ee07 3a90 	vmov	s15, r3
 8001c6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c6e:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001cf8 <MPU6050_Read+0x11c>
 8001c72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	edc3 7a06 	vstr	s15, [r3, #24]
		hsensors->data.gyro[0]  = (int16_t)((buffer[8] << 8) | buffer[9]) / 131.0f;
 8001c7c:	7c3b      	ldrb	r3, [r7, #16]
 8001c7e:	b21b      	sxth	r3, r3
 8001c80:	021b      	lsls	r3, r3, #8
 8001c82:	b21a      	sxth	r2, r3
 8001c84:	7c7b      	ldrb	r3, [r7, #17]
 8001c86:	b21b      	sxth	r3, r3
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	b21b      	sxth	r3, r3
 8001c8c:	ee07 3a90 	vmov	s15, r3
 8001c90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c94:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8001cfc <MPU6050_Read+0x120>
 8001c98:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	edc3 7a07 	vstr	s15, [r3, #28]
		hsensors->data.gyro[1]  = (int16_t)((buffer[10] << 8) | buffer[11]) / 131.0f;
 8001ca2:	7cbb      	ldrb	r3, [r7, #18]
 8001ca4:	b21b      	sxth	r3, r3
 8001ca6:	021b      	lsls	r3, r3, #8
 8001ca8:	b21a      	sxth	r2, r3
 8001caa:	7cfb      	ldrb	r3, [r7, #19]
 8001cac:	b21b      	sxth	r3, r3
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	b21b      	sxth	r3, r3
 8001cb2:	ee07 3a90 	vmov	s15, r3
 8001cb6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cba:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001cfc <MPU6050_Read+0x120>
 8001cbe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	edc3 7a08 	vstr	s15, [r3, #32]
		hsensors->data.gyro[2]  = (int16_t)((buffer[12] << 8) | buffer[13]) / 131.0f;
 8001cc8:	7d3b      	ldrb	r3, [r7, #20]
 8001cca:	b21b      	sxth	r3, r3
 8001ccc:	021b      	lsls	r3, r3, #8
 8001cce:	b21a      	sxth	r2, r3
 8001cd0:	7d7b      	ldrb	r3, [r7, #21]
 8001cd2:	b21b      	sxth	r3, r3
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	b21b      	sxth	r3, r3
 8001cd8:	ee07 3a90 	vmov	s15, r3
 8001cdc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ce0:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8001cfc <MPU6050_Read+0x120>
 8001ce4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	}
	return status;
 8001cee:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3718      	adds	r7, #24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	46800000 	.word	0x46800000
 8001cfc:	43030000 	.word	0x43030000

08001d00 <HDC1080_Read>:

// ---------------- HDC1080 -----------------
HAL_StatusTypeDef HDC1080_Read(Sensors_I2C_Handle_t *hsensors) {
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b088      	sub	sp, #32
 8001d04:	af02      	add	r7, sp, #8
 8001d06:	6078      	str	r0, [r7, #4]
	uint8_t buffer[4];
	HAL_StatusTypeDef status;

	// 1. Apuntar al registro de temperatura (0x00)
	buffer[0] = 0x00;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	733b      	strb	r3, [r7, #12]
	status = HAL_I2C_Master_Transmit(hsensors->hi2c, HDC1080_ADDR, buffer, 1, 100);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6818      	ldr	r0, [r3, #0]
 8001d10:	f107 020c 	add.w	r2, r7, #12
 8001d14:	2364      	movs	r3, #100	@ 0x64
 8001d16:	9300      	str	r3, [sp, #0]
 8001d18:	2301      	movs	r3, #1
 8001d1a:	2180      	movs	r1, #128	@ 0x80
 8001d1c:	f003 f922 	bl	8004f64 <HAL_I2C_Master_Transmit>
 8001d20:	4603      	mov	r3, r0
 8001d22:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) {
 8001d24:	7dfb      	ldrb	r3, [r7, #23]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <HDC1080_Read+0x2e>
		return status;
 8001d2a:	7dfb      	ldrb	r3, [r7, #23]
 8001d2c:	e048      	b.n	8001dc0 <HDC1080_Read+0xc0>
	}

	// 2. Esperar el tiempo de conversin (aprox 15ms para T+H)
	osDelay(20);
 8001d2e:	2014      	movs	r0, #20
 8001d30:	f00a fd07 	bl	800c742 <osDelay>

	// 3. Leer los 4 bytes (Temp MSB, Temp LSB, Hum MSB, Hum LSB)
	status = HAL_I2C_Master_Receive(hsensors->hi2c, HDC1080_ADDR, buffer, 4, 100);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6818      	ldr	r0, [r3, #0]
 8001d38:	f107 020c 	add.w	r2, r7, #12
 8001d3c:	2364      	movs	r3, #100	@ 0x64
 8001d3e:	9300      	str	r3, [sp, #0]
 8001d40:	2304      	movs	r3, #4
 8001d42:	2180      	movs	r1, #128	@ 0x80
 8001d44:	f003 fa0c 	bl	8005160 <HAL_I2C_Master_Receive>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 8001d4c:	7dfb      	ldrb	r3, [r7, #23]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d135      	bne.n	8001dbe <HDC1080_Read+0xbe>
		uint16_t raw_temp = (buffer[0] << 8) | buffer[1];
 8001d52:	7b3b      	ldrb	r3, [r7, #12]
 8001d54:	b21b      	sxth	r3, r3
 8001d56:	021b      	lsls	r3, r3, #8
 8001d58:	b21a      	sxth	r2, r3
 8001d5a:	7b7b      	ldrb	r3, [r7, #13]
 8001d5c:	b21b      	sxth	r3, r3
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	b21b      	sxth	r3, r3
 8001d62:	82bb      	strh	r3, [r7, #20]
		uint16_t raw_hum  = (buffer[2] << 8) | buffer[3];
 8001d64:	7bbb      	ldrb	r3, [r7, #14]
 8001d66:	b21b      	sxth	r3, r3
 8001d68:	021b      	lsls	r3, r3, #8
 8001d6a:	b21a      	sxth	r2, r3
 8001d6c:	7bfb      	ldrb	r3, [r7, #15]
 8001d6e:	b21b      	sxth	r3, r3
 8001d70:	4313      	orrs	r3, r2
 8001d72:	b21b      	sxth	r3, r3
 8001d74:	827b      	strh	r3, [r7, #18]

		hsensors->data.temperature = ((raw_temp / 65536.0f) * 165.0f) - 40.0f;
 8001d76:	8abb      	ldrh	r3, [r7, #20]
 8001d78:	ee07 3a90 	vmov	s15, r3
 8001d7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d80:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001dc8 <HDC1080_Read+0xc8>
 8001d84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d88:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001dcc <HDC1080_Read+0xcc>
 8001d8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d90:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001dd0 <HDC1080_Read+0xd0>
 8001d94:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	edc3 7a01 	vstr	s15, [r3, #4]
		hsensors->data.humidity    = (raw_hum / 65536.0f) * 100.0f;
 8001d9e:	8a7b      	ldrh	r3, [r7, #18]
 8001da0:	ee07 3a90 	vmov	s15, r3
 8001da4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001da8:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001dc8 <HDC1080_Read+0xc8>
 8001dac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001db0:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001dd4 <HDC1080_Read+0xd4>
 8001db4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	edc3 7a02 	vstr	s15, [r3, #8]
	}
	return status;
 8001dbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3718      	adds	r7, #24
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	47800000 	.word	0x47800000
 8001dcc:	43250000 	.word	0x43250000
 8001dd0:	42200000 	.word	0x42200000
 8001dd4:	42c80000 	.word	0x42c80000

08001dd8 <LTR390_Read>:
		hsensors->data.light = raw_light * 0.6f; // factor de conversin estimado
	}
	return status;
}*/

HAL_StatusTypeDef LTR390_Read(Sensors_I2C_Handle_t *hsensors) {
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b08a      	sub	sp, #40	@ 0x28
 8001ddc:	af04      	add	r7, sp, #16
 8001dde:	6078      	str	r0, [r7, #4]
	extern uint32_t raw_light_debug; // Declara que usar la variable global
	uint8_t buffer[3];
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hsensors->hi2c, LTR390_ADDR, 0x0D, 1, buffer, 3, 100);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6818      	ldr	r0, [r3, #0]
 8001de4:	2364      	movs	r3, #100	@ 0x64
 8001de6:	9302      	str	r3, [sp, #8]
 8001de8:	2303      	movs	r3, #3
 8001dea:	9301      	str	r3, [sp, #4]
 8001dec:	f107 030c 	add.w	r3, r7, #12
 8001df0:	9300      	str	r3, [sp, #0]
 8001df2:	2301      	movs	r3, #1
 8001df4:	220d      	movs	r2, #13
 8001df6:	21a6      	movs	r1, #166	@ 0xa6
 8001df8:	f003 fcde 	bl	80057b8 <HAL_I2C_Mem_Read>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	75fb      	strb	r3, [r7, #23]
	if (status == HAL_OK) {
 8001e00:	7dfb      	ldrb	r3, [r7, #23]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d117      	bne.n	8001e36 <LTR390_Read+0x5e>
		uint32_t raw_light = (buffer[2] << 16) | (buffer[1] << 8) | buffer[0];
 8001e06:	7bbb      	ldrb	r3, [r7, #14]
 8001e08:	041a      	lsls	r2, r3, #16
 8001e0a:	7b7b      	ldrb	r3, [r7, #13]
 8001e0c:	021b      	lsls	r3, r3, #8
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	7b3a      	ldrb	r2, [r7, #12]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	613b      	str	r3, [r7, #16]
		raw_light_debug = raw_light; // <- AADE ESTA LNEA
 8001e16:	4a0c      	ldr	r2, [pc, #48]	@ (8001e48 <LTR390_Read+0x70>)
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	6013      	str	r3, [r2, #0]
		hsensors->data.light = raw_light * 0.6f; // factor de conversin estimado
 8001e1c:	693b      	ldr	r3, [r7, #16]
 8001e1e:	ee07 3a90 	vmov	s15, r3
 8001e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e26:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001e4c <LTR390_Read+0x74>
 8001e2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
 8001e34:	e002      	b.n	8001e3c <LTR390_Read+0x64>
	} else {
		raw_light_debug = 999999; // Error
 8001e36:	4b04      	ldr	r3, [pc, #16]	@ (8001e48 <LTR390_Read+0x70>)
 8001e38:	4a05      	ldr	r2, [pc, #20]	@ (8001e50 <LTR390_Read+0x78>)
 8001e3a:	601a      	str	r2, [r3, #0]
	}
	return status;
 8001e3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3718      	adds	r7, #24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	20000850 	.word	0x20000850
 8001e4c:	3f19999a 	.word	0x3f19999a
 8001e50:	000f423f 	.word	0x000f423f

08001e54 <CCS811_WriteEnvData>:
 * @param temp: Temperatura en C
 * @param hum: Humedad relativa en %
 * @return HAL_StatusTypeDef
 */
HAL_StatusTypeDef CCS811_WriteEnvData(Sensors_I2C_Handle_t *hsensors, float temp, float hum)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08a      	sub	sp, #40	@ 0x28
 8001e58:	af04      	add	r7, sp, #16
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001e60:	edc7 0a01 	vstr	s1, [r7, #4]

	// El sensor CCS811 espera los datos en un formato especfico.
	// Humedad: (humedad * 512)
	// Temperatura: ((temperatura + 25) * 512)

	uint16_t hum_data = (uint16_t)(hum * 512.0f);
 8001e64:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e68:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001ee0 <CCS811_WriteEnvData+0x8c>
 8001e6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e74:	ee17 3a90 	vmov	r3, s15
 8001e78:	82fb      	strh	r3, [r7, #22]
	uint16_t temp_data = (uint16_t)((temp + 25.0f) * 512.0f);
 8001e7a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e7e:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8001e82:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e86:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001ee0 <CCS811_WriteEnvData+0x8c>
 8001e8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e92:	ee17 3a90 	vmov	r3, s15
 8001e96:	82bb      	strh	r3, [r7, #20]

	// Formato: [HUM_MSB, HUM_LSB, TEMP_MSB, TEMP_LSB]
	buffer[0] = (hum_data >> 8) & 0xFF;
 8001e98:	8afb      	ldrh	r3, [r7, #22]
 8001e9a:	0a1b      	lsrs	r3, r3, #8
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	743b      	strb	r3, [r7, #16]
	buffer[1] = hum_data & 0xFF;
 8001ea2:	8afb      	ldrh	r3, [r7, #22]
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	747b      	strb	r3, [r7, #17]
	buffer[2] = (temp_data >> 8) & 0xFF;
 8001ea8:	8abb      	ldrh	r3, [r7, #20]
 8001eaa:	0a1b      	lsrs	r3, r3, #8
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	74bb      	strb	r3, [r7, #18]
	buffer[3] = temp_data & 0xFF;
 8001eb2:	8abb      	ldrh	r3, [r7, #20]
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	74fb      	strb	r3, [r7, #19]

	// Escribir los 4 bytes en el registro ENV_DATA (0x05)
	return HAL_I2C_Mem_Write(hsensors->hi2c, CCS811_ADDR, CCS811_REG_ENV_DATA, 1, buffer, 4, 100);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6818      	ldr	r0, [r3, #0]
 8001ebc:	2364      	movs	r3, #100	@ 0x64
 8001ebe:	9302      	str	r3, [sp, #8]
 8001ec0:	2304      	movs	r3, #4
 8001ec2:	9301      	str	r3, [sp, #4]
 8001ec4:	f107 0310 	add.w	r3, r7, #16
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	2301      	movs	r3, #1
 8001ecc:	2205      	movs	r2, #5
 8001ece:	21b6      	movs	r1, #182	@ 0xb6
 8001ed0:	f003 fb78 	bl	80055c4 <HAL_I2C_Mem_Write>
 8001ed4:	4603      	mov	r3, r0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	44000000 	.word	0x44000000

08001ee4 <delay_us>:
/**
 * @brief Genera un delay preciso en microsegundos usando el DWT.
 * (Asegrate de habilitar el DWT en main.c)
 */
static void delay_us(uint32_t us)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
    uint32_t start_tick = DWT->CYCCNT;
 8001eec:	4b0e      	ldr	r3, [pc, #56]	@ (8001f28 <delay_us+0x44>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	617b      	str	r3, [r7, #20]
    uint32_t ticks_por_us = (HAL_RCC_GetHCLKFreq() / 1000000); // ej. 100MHz / 1M = 100 ticks/us
 8001ef2:	f004 ffbb 	bl	8006e6c <HAL_RCC_GetHCLKFreq>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	4a0c      	ldr	r2, [pc, #48]	@ (8001f2c <delay_us+0x48>)
 8001efa:	fba2 2303 	umull	r2, r3, r2, r3
 8001efe:	0c9b      	lsrs	r3, r3, #18
 8001f00:	613b      	str	r3, [r7, #16]
    uint32_t delay_ticks = us * ticks_por_us;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	fb02 f303 	mul.w	r3, r2, r3
 8001f0a:	60fb      	str	r3, [r7, #12]

    while ((DWT->CYCCNT - start_tick) < delay_ticks);
 8001f0c:	bf00      	nop
 8001f0e:	4b06      	ldr	r3, [pc, #24]	@ (8001f28 <delay_us+0x44>)
 8001f10:	685a      	ldr	r2, [r3, #4]
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d8f8      	bhi.n	8001f0e <delay_us+0x2a>
}
 8001f1c:	bf00      	nop
 8001f1e:	bf00      	nop
 8001f20:	3718      	adds	r7, #24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	e0001000 	.word	0xe0001000
 8001f2c:	431bde83 	.word	0x431bde83

08001f30 <HCSR04_Init>:


/**
 * @brief Inicializa el sensor HC-SR04
 */
void HCSR04_Init(HCSR04_Config_t* config) {
 8001f30:	b5b0      	push	{r4, r5, r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
	hcsr04_conf = *config;
 8001f38:	4a12      	ldr	r2, [pc, #72]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4614      	mov	r4, r2
 8001f3e:	461d      	mov	r5, r3
 8001f40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f44:	682b      	ldr	r3, [r5, #0]
 8001f46:	6023      	str	r3, [r4, #0]

	// Iniciar el timer y sus interrupciones
	HAL_TIM_Base_Start(hcsr04_conf.htim);             // Inicia el contador
 8001f48:	4b0e      	ldr	r3, [pc, #56]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f005 f8cb 	bl	80070e8 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(hcsr04_conf.htim);         // Habilita la interrupcin de overflow
 8001f52:	4b0c      	ldr	r3, [pc, #48]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f005 f920 	bl	800719c <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel); // Habilita la interrupcin de Input Capture
 8001f5c:	4b09      	ldr	r3, [pc, #36]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a08      	ldr	r2, [pc, #32]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f62:	6852      	ldr	r2, [r2, #4]
 8001f64:	4611      	mov	r1, r2
 8001f66:	4618      	mov	r0, r3
 8001f68:	f005 fade 	bl	8007528 <HAL_TIM_IC_Start_IT>

	// Inicializar pin TRIG en LOW
	HAL_GPIO_WritePin(hcsr04_conf.trig_port, hcsr04_conf.trig_pin, GPIO_PIN_RESET);
 8001f6c:	4b05      	ldr	r3, [pc, #20]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	4a04      	ldr	r2, [pc, #16]	@ (8001f84 <HCSR04_Init+0x54>)
 8001f72:	8991      	ldrh	r1, [r2, #12]
 8001f74:	2200      	movs	r2, #0
 8001f76:	4618      	mov	r0, r3
 8001f78:	f002 fe96 	bl	8004ca8 <HAL_GPIO_WritePin>
}
 8001f7c:	bf00      	nop
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bdb0      	pop	{r4, r5, r7, pc}
 8001f84:	20000614 	.word	0x20000614

08001f88 <HCSR04_ReadDistance>:


/**
 * @brief Lee la distancia del sensor (Funcin de Tarea)
 */
HAL_StatusTypeDef HCSR04_ReadDistance(HCSR04_Data_t* data) {
 8001f88:	b5b0      	push	{r4, r5, r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]

    // --- 1. Resetear estado ---
    // Usamos una seccin crtica para asegurarnos de que una interrupcin
    // no ocurra mientras reseteamos las variables.
	taskENTER_CRITICAL();
 8001f90:	f00d fd1a 	bl	800f9c8 <vPortEnterCritical>
	capture_index = 0;     // Esperando el flanco ascendente
 8001f94:	4b7c      	ldr	r3, [pc, #496]	@ (8002188 <HCSR04_ReadDistance+0x200>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	701a      	strb	r2, [r3, #0]
	timer_overflows = 0;   // Reseteamos el contador de overflows
 8001f9a:	4b7c      	ldr	r3, [pc, #496]	@ (800218c <HCSR04_ReadDistance+0x204>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	601a      	str	r2, [r3, #0]
	taskEXIT_CRITICAL();
 8001fa0:	f00d fd44 	bl	800fa2c <vPortExitCritical>

	// Asegurar que empezamos en flanco ascendente
	__HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8001fa4:	4b7a      	ldr	r3, [pc, #488]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d10a      	bne.n	8001fc2 <HCSR04_ReadDistance+0x3a>
 8001fac:	4b78      	ldr	r3, [pc, #480]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	6a1a      	ldr	r2, [r3, #32]
 8001fb4:	4b76      	ldr	r3, [pc, #472]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f022 020a 	bic.w	r2, r2, #10
 8001fbe:	621a      	str	r2, [r3, #32]
 8001fc0:	e027      	b.n	8002012 <HCSR04_ReadDistance+0x8a>
 8001fc2:	4b73      	ldr	r3, [pc, #460]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	2b04      	cmp	r3, #4
 8001fc8:	d10a      	bne.n	8001fe0 <HCSR04_ReadDistance+0x58>
 8001fca:	4b71      	ldr	r3, [pc, #452]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	6a1b      	ldr	r3, [r3, #32]
 8001fd2:	4a6f      	ldr	r2, [pc, #444]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fd4:	6812      	ldr	r2, [r2, #0]
 8001fd6:	6812      	ldr	r2, [r2, #0]
 8001fd8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001fdc:	6213      	str	r3, [r2, #32]
 8001fde:	e018      	b.n	8002012 <HCSR04_ReadDistance+0x8a>
 8001fe0:	4b6b      	ldr	r3, [pc, #428]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	2b08      	cmp	r3, #8
 8001fe6:	d10a      	bne.n	8001ffe <HCSR04_ReadDistance+0x76>
 8001fe8:	4b69      	ldr	r3, [pc, #420]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	6a1b      	ldr	r3, [r3, #32]
 8001ff0:	4a67      	ldr	r2, [pc, #412]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8001ff2:	6812      	ldr	r2, [r2, #0]
 8001ff4:	6812      	ldr	r2, [r2, #0]
 8001ff6:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8001ffa:	6213      	str	r3, [r2, #32]
 8001ffc:	e009      	b.n	8002012 <HCSR04_ReadDistance+0x8a>
 8001ffe:	4b64      	ldr	r3, [pc, #400]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6a1b      	ldr	r3, [r3, #32]
 8002006:	4a62      	ldr	r2, [pc, #392]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002008:	6812      	ldr	r2, [r2, #0]
 800200a:	6812      	ldr	r2, [r2, #0]
 800200c:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8002010:	6213      	str	r3, [r2, #32]
 8002012:	4b5f      	ldr	r3, [pc, #380]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d108      	bne.n	800202c <HCSR04_ReadDistance+0xa4>
 800201a:	4b5d      	ldr	r3, [pc, #372]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	4b5b      	ldr	r3, [pc, #364]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	6a12      	ldr	r2, [r2, #32]
 8002028:	621a      	str	r2, [r3, #32]
 800202a:	e021      	b.n	8002070 <HCSR04_ReadDistance+0xe8>
 800202c:	4b58      	ldr	r3, [pc, #352]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	2b04      	cmp	r3, #4
 8002032:	d108      	bne.n	8002046 <HCSR04_ReadDistance+0xbe>
 8002034:	4b56      	ldr	r3, [pc, #344]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a55      	ldr	r2, [pc, #340]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 800203c:	6812      	ldr	r2, [r2, #0]
 800203e:	6812      	ldr	r2, [r2, #0]
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	6213      	str	r3, [r2, #32]
 8002044:	e014      	b.n	8002070 <HCSR04_ReadDistance+0xe8>
 8002046:	4b52      	ldr	r3, [pc, #328]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	2b08      	cmp	r3, #8
 800204c:	d108      	bne.n	8002060 <HCSR04_ReadDistance+0xd8>
 800204e:	4b50      	ldr	r3, [pc, #320]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a4e      	ldr	r2, [pc, #312]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002056:	6812      	ldr	r2, [r2, #0]
 8002058:	6812      	ldr	r2, [r2, #0]
 800205a:	6a1b      	ldr	r3, [r3, #32]
 800205c:	6213      	str	r3, [r2, #32]
 800205e:	e007      	b.n	8002070 <HCSR04_ReadDistance+0xe8>
 8002060:	4b4b      	ldr	r3, [pc, #300]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a4a      	ldr	r2, [pc, #296]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002068:	6812      	ldr	r2, [r2, #0]
 800206a:	6812      	ldr	r2, [r2, #0]
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	6213      	str	r3, [r2, #32]
	// (Re)iniciar la captura
	HAL_TIM_IC_Start_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 8002070:	4b47      	ldr	r3, [pc, #284]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a46      	ldr	r2, [pc, #280]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002076:	6852      	ldr	r2, [r2, #4]
 8002078:	4611      	mov	r1, r2
 800207a:	4618      	mov	r0, r3
 800207c:	f005 fa54 	bl	8007528 <HAL_TIM_IC_Start_IT>

	// --- 2. Enviar pulso de trigger (10us) ---
	HAL_GPIO_WritePin(hcsr04_conf.trig_port, hcsr04_conf.trig_pin, GPIO_PIN_SET);
 8002080:	4b43      	ldr	r3, [pc, #268]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	4a42      	ldr	r2, [pc, #264]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002086:	8991      	ldrh	r1, [r2, #12]
 8002088:	2201      	movs	r2, #1
 800208a:	4618      	mov	r0, r3
 800208c:	f002 fe0c 	bl	8004ca8 <HAL_GPIO_WritePin>
	delay_us(10); // Esta es la versin DWT que no interfiere con el TIM2
 8002090:	200a      	movs	r0, #10
 8002092:	f7ff ff27 	bl	8001ee4 <delay_us>
	HAL_GPIO_WritePin(hcsr04_conf.trig_port, hcsr04_conf.trig_pin, GPIO_PIN_RESET);
 8002096:	4b3e      	ldr	r3, [pc, #248]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	4a3d      	ldr	r2, [pc, #244]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 800209c:	8991      	ldrh	r1, [r2, #12]
 800209e:	2200      	movs	r2, #0
 80020a0:	4618      	mov	r0, r3
 80020a2:	f002 fe01 	bl	8004ca8 <HAL_GPIO_WritePin>

	// --- 3. Esperar a que la ISR complete (libere el semforo) ---
    // Esperamos 100ms. Si no hay eco, reporta timeout.
	if (osSemaphoreAcquire(hcsr04SemaphoreHandle, 100) != osOK) {
 80020a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002194 <HCSR04_ReadDistance+0x20c>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2164      	movs	r1, #100	@ 0x64
 80020ac:	4618      	mov	r0, r3
 80020ae:	f00a fbed 	bl	800c88c <osSemaphoreAcquire>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d00c      	beq.n	80020d2 <HCSR04_ReadDistance+0x14a>
		data->is_valid = 0;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	731a      	strb	r2, [r3, #12]
		// Detener la captura si fall para no gastar CPU
		HAL_TIM_IC_Stop_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 80020be:	4b34      	ldr	r3, [pc, #208]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a33      	ldr	r2, [pc, #204]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 80020c4:	6852      	ldr	r2, [r2, #4]
 80020c6:	4611      	mov	r1, r2
 80020c8:	4618      	mov	r0, r3
 80020ca:	f005 fb47 	bl	800775c <HAL_TIM_IC_Stop_IT>
		return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e055      	b.n	800217e <HCSR04_ReadDistance+0x1f6>
	}

	// --- 4. Calcular y copiar los datos ---
	uint32_t echo_time;
    uint32_t timer_period = hcsr04_conf.htim->Init.Period + 1; // 1000
 80020d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002190 <HCSR04_ReadDistance+0x208>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	3301      	adds	r3, #1
 80020da:	617b      	str	r3, [r7, #20]

    // Clculo robusto (maneja 0, 1 o N overflows)
    // (ValorFinal + (Overlows * Periodo)) - ValorInicial
	echo_time = (capture_values[1] + (timer_overflows * timer_period)) - capture_values[0];
 80020dc:	4b2e      	ldr	r3, [pc, #184]	@ (8002198 <HCSR04_ReadDistance+0x210>)
 80020de:	685a      	ldr	r2, [r3, #4]
 80020e0:	4b2a      	ldr	r3, [pc, #168]	@ (800218c <HCSR04_ReadDistance+0x204>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6979      	ldr	r1, [r7, #20]
 80020e6:	fb01 f303 	mul.w	r3, r1, r3
 80020ea:	441a      	add	r2, r3
 80020ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002198 <HCSR04_ReadDistance+0x210>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	613b      	str	r3, [r7, #16]

	// Guardar en la estructura de datos
	g_hcsr04_data.echo_time_us = echo_time;
 80020f4:	4a29      	ldr	r2, [pc, #164]	@ (800219c <HCSR04_ReadDistance+0x214>)
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	6093      	str	r3, [r2, #8]
	float distance_cm = (echo_time * 0.0343f) / 2.0f;
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	ee07 3a90 	vmov	s15, r3
 8002100:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002104:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80021a0 <HCSR04_ReadDistance+0x218>
 8002108:	ee27 7a87 	vmul.f32	s14, s15, s14
 800210c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002110:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002114:	edc7 7a03 	vstr	s15, [r7, #12]

	if (distance_cm >= 2.0f && distance_cm <= 400.0f) {
 8002118:	edd7 7a03 	vldr	s15, [r7, #12]
 800211c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8002120:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002128:	db18      	blt.n	800215c <HCSR04_ReadDistance+0x1d4>
 800212a:	edd7 7a03 	vldr	s15, [r7, #12]
 800212e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80021a4 <HCSR04_ReadDistance+0x21c>
 8002132:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800213a:	d80f      	bhi.n	800215c <HCSR04_ReadDistance+0x1d4>
		g_hcsr04_data.distance_cm = distance_cm;
 800213c:	4a17      	ldr	r2, [pc, #92]	@ (800219c <HCSR04_ReadDistance+0x214>)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	6013      	str	r3, [r2, #0]
		g_hcsr04_data.distance_mm = distance_cm * 10.0f;
 8002142:	edd7 7a03 	vldr	s15, [r7, #12]
 8002146:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800214a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800214e:	4b13      	ldr	r3, [pc, #76]	@ (800219c <HCSR04_ReadDistance+0x214>)
 8002150:	edc3 7a01 	vstr	s15, [r3, #4]
		g_hcsr04_data.is_valid = 1;
 8002154:	4b11      	ldr	r3, [pc, #68]	@ (800219c <HCSR04_ReadDistance+0x214>)
 8002156:	2201      	movs	r2, #1
 8002158:	731a      	strb	r2, [r3, #12]
 800215a:	e002      	b.n	8002162 <HCSR04_ReadDistance+0x1da>
	} else {
		g_hcsr04_data.is_valid = 0; // Falla si est fuera de rango
 800215c:	4b0f      	ldr	r3, [pc, #60]	@ (800219c <HCSR04_ReadDistance+0x214>)
 800215e:	2200      	movs	r2, #0
 8002160:	731a      	strb	r2, [r3, #12]
	}
	g_hcsr04_data.timestamp = HAL_GetTick();
 8002162:	f001 ff2d 	bl	8003fc0 <HAL_GetTick>
 8002166:	4603      	mov	r3, r0
 8002168:	4a0c      	ldr	r2, [pc, #48]	@ (800219c <HCSR04_ReadDistance+0x214>)
 800216a:	6113      	str	r3, [r2, #16]

	// 5. Copiar el resultado a la variable del caller
	*data = g_hcsr04_data;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4a0b      	ldr	r2, [pc, #44]	@ (800219c <HCSR04_ReadDistance+0x214>)
 8002170:	461c      	mov	r4, r3
 8002172:	4615      	mov	r5, r2
 8002174:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002176:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002178:	682b      	ldr	r3, [r5, #0]
 800217a:	6023      	str	r3, [r4, #0]

	return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3718      	adds	r7, #24
 8002182:	46bd      	mov	sp, r7
 8002184:	bdb0      	pop	{r4, r5, r7, pc}
 8002186:	bf00      	nop
 8002188:	20000628 	.word	0x20000628
 800218c:	2000062c 	.word	0x2000062c
 8002190:	20000614 	.word	0x20000614
 8002194:	20000890 	.word	0x20000890
 8002198:	20000630 	.word	0x20000630
 800219c:	20000638 	.word	0x20000638
 80021a0:	3d0c7e28 	.word	0x3d0c7e28
 80021a4:	43c80000 	.word	0x43c80000

080021a8 <HCSR04_InputCaptureCallback>:

/**
 * @brief Callback de Input Capture (ISR)
 * LLAMAR DESDE HAL_TIM_IC_CaptureCallback en stm32f4xx_it.c
 */
void HCSR04_InputCaptureCallback(TIM_HandleTypeDef* htim) {
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
	if (htim->Channel == hcsr04_conf.tim_channel) { // Comprobar el canal
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	7f1b      	ldrb	r3, [r3, #28]
 80021b4:	461a      	mov	r2, r3
 80021b6:	4b8b      	ldr	r3, [pc, #556]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	f040 810d 	bne.w	80023da <HCSR04_InputCaptureCallback+0x232>

		if (capture_index == 0) {
 80021c0:	4b89      	ldr	r3, [pc, #548]	@ (80023e8 <HCSR04_InputCaptureCallback+0x240>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d17f      	bne.n	80022ca <HCSR04_InputCaptureCallback+0x122>
			// --- 1. Flanco Ascendente (Inicio del Eco) ---
			capture_values[0] = HAL_TIM_ReadCapturedValue(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 80021ca:	4b86      	ldr	r3, [pc, #536]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a85      	ldr	r2, [pc, #532]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021d0:	6852      	ldr	r2, [r2, #4]
 80021d2:	4611      	mov	r1, r2
 80021d4:	4618      	mov	r0, r3
 80021d6:	f005 fe85 	bl	8007ee4 <HAL_TIM_ReadCapturedValue>
 80021da:	4603      	mov	r3, r0
 80021dc:	4a83      	ldr	r2, [pc, #524]	@ (80023ec <HCSR04_InputCaptureCallback+0x244>)
 80021de:	6013      	str	r3, [r2, #0]

            // Reseteamos el contador de overflows *despus* de capturar el inicio
            // Esto es lo que hace la lgica del tutorial (implcitamente)
			timer_overflows = 0;
 80021e0:	4b83      	ldr	r3, [pc, #524]	@ (80023f0 <HCSR04_InputCaptureCallback+0x248>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
			capture_index = 1; // Ahora esperamos el flanco descendente
 80021e6:	4b80      	ldr	r3, [pc, #512]	@ (80023e8 <HCSR04_InputCaptureCallback+0x240>)
 80021e8:	2201      	movs	r2, #1
 80021ea:	701a      	strb	r2, [r3, #0]

			// Cambiar a flanco descendente
			__HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 80021ec:	4b7d      	ldr	r3, [pc, #500]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d10a      	bne.n	800220a <HCSR04_InputCaptureCallback+0x62>
 80021f4:	4b7b      	ldr	r3, [pc, #492]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6a1a      	ldr	r2, [r3, #32]
 80021fc:	4b79      	ldr	r3, [pc, #484]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f022 020a 	bic.w	r2, r2, #10
 8002206:	621a      	str	r2, [r3, #32]
 8002208:	e027      	b.n	800225a <HCSR04_InputCaptureCallback+0xb2>
 800220a:	4b76      	ldr	r3, [pc, #472]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	2b04      	cmp	r3, #4
 8002210:	d10a      	bne.n	8002228 <HCSR04_InputCaptureCallback+0x80>
 8002212:	4b74      	ldr	r3, [pc, #464]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	6a1b      	ldr	r3, [r3, #32]
 800221a:	4a72      	ldr	r2, [pc, #456]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800221c:	6812      	ldr	r2, [r2, #0]
 800221e:	6812      	ldr	r2, [r2, #0]
 8002220:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002224:	6213      	str	r3, [r2, #32]
 8002226:	e018      	b.n	800225a <HCSR04_InputCaptureCallback+0xb2>
 8002228:	4b6e      	ldr	r3, [pc, #440]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	2b08      	cmp	r3, #8
 800222e:	d10a      	bne.n	8002246 <HCSR04_InputCaptureCallback+0x9e>
 8002230:	4b6c      	ldr	r3, [pc, #432]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	4a6a      	ldr	r2, [pc, #424]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800223a:	6812      	ldr	r2, [r2, #0]
 800223c:	6812      	ldr	r2, [r2, #0]
 800223e:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8002242:	6213      	str	r3, [r2, #32]
 8002244:	e009      	b.n	800225a <HCSR04_InputCaptureCallback+0xb2>
 8002246:	4b67      	ldr	r3, [pc, #412]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	4a65      	ldr	r2, [pc, #404]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002250:	6812      	ldr	r2, [r2, #0]
 8002252:	6812      	ldr	r2, [r2, #0]
 8002254:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8002258:	6213      	str	r3, [r2, #32]
 800225a:	4b62      	ldr	r3, [pc, #392]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d10a      	bne.n	8002278 <HCSR04_InputCaptureCallback+0xd0>
 8002262:	4b60      	ldr	r3, [pc, #384]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	6a1a      	ldr	r2, [r3, #32]
 800226a:	4b5e      	ldr	r3, [pc, #376]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f042 0202 	orr.w	r2, r2, #2
 8002274:	621a      	str	r2, [r3, #32]
			// Despertar a la tarea!
            // Usamos 'FromISR' para seguridad en la interrupcin
			osSemaphoreRelease(hcsr04SemaphoreHandle);
		}
	}
}
 8002276:	e0b0      	b.n	80023da <HCSR04_InputCaptureCallback+0x232>
			__HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002278:	4b5a      	ldr	r3, [pc, #360]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b04      	cmp	r3, #4
 800227e:	d10a      	bne.n	8002296 <HCSR04_InputCaptureCallback+0xee>
 8002280:	4b58      	ldr	r3, [pc, #352]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	6a1b      	ldr	r3, [r3, #32]
 8002288:	4a56      	ldr	r2, [pc, #344]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800228a:	6812      	ldr	r2, [r2, #0]
 800228c:	6812      	ldr	r2, [r2, #0]
 800228e:	f043 0320 	orr.w	r3, r3, #32
 8002292:	6213      	str	r3, [r2, #32]
 8002294:	e0a1      	b.n	80023da <HCSR04_InputCaptureCallback+0x232>
 8002296:	4b53      	ldr	r3, [pc, #332]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b08      	cmp	r3, #8
 800229c:	d10a      	bne.n	80022b4 <HCSR04_InputCaptureCallback+0x10c>
 800229e:	4b51      	ldr	r3, [pc, #324]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6a1b      	ldr	r3, [r3, #32]
 80022a6:	4a4f      	ldr	r2, [pc, #316]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022a8:	6812      	ldr	r2, [r2, #0]
 80022aa:	6812      	ldr	r2, [r2, #0]
 80022ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022b0:	6213      	str	r3, [r2, #32]
 80022b2:	e092      	b.n	80023da <HCSR04_InputCaptureCallback+0x232>
 80022b4:	4b4b      	ldr	r3, [pc, #300]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	6a1b      	ldr	r3, [r3, #32]
 80022bc:	4a49      	ldr	r2, [pc, #292]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022be:	6812      	ldr	r2, [r2, #0]
 80022c0:	6812      	ldr	r2, [r2, #0]
 80022c2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80022c6:	6213      	str	r3, [r2, #32]
}
 80022c8:	e087      	b.n	80023da <HCSR04_InputCaptureCallback+0x232>
		} else if (capture_index == 1) {
 80022ca:	4b47      	ldr	r3, [pc, #284]	@ (80023e8 <HCSR04_InputCaptureCallback+0x240>)
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	f040 8082 	bne.w	80023da <HCSR04_InputCaptureCallback+0x232>
			capture_values[1] = HAL_TIM_ReadCapturedValue(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 80022d6:	4b43      	ldr	r3, [pc, #268]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a42      	ldr	r2, [pc, #264]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022dc:	6852      	ldr	r2, [r2, #4]
 80022de:	4611      	mov	r1, r2
 80022e0:	4618      	mov	r0, r3
 80022e2:	f005 fdff 	bl	8007ee4 <HAL_TIM_ReadCapturedValue>
 80022e6:	4603      	mov	r3, r0
 80022e8:	4a40      	ldr	r2, [pc, #256]	@ (80023ec <HCSR04_InputCaptureCallback+0x244>)
 80022ea:	6053      	str	r3, [r2, #4]
			HAL_TIM_IC_Stop_IT(hcsr04_conf.htim, hcsr04_conf.tim_channel);
 80022ec:	4b3d      	ldr	r3, [pc, #244]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a3c      	ldr	r2, [pc, #240]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80022f2:	6852      	ldr	r2, [r2, #4]
 80022f4:	4611      	mov	r1, r2
 80022f6:	4618      	mov	r0, r3
 80022f8:	f005 fa30 	bl	800775c <HAL_TIM_IC_Stop_IT>
			capture_index = 0;
 80022fc:	4b3a      	ldr	r3, [pc, #232]	@ (80023e8 <HCSR04_InputCaptureCallback+0x240>)
 80022fe:	2200      	movs	r2, #0
 8002300:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(hcsr04_conf.htim, hcsr04_conf.tim_channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8002302:	4b38      	ldr	r3, [pc, #224]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d10a      	bne.n	8002320 <HCSR04_InputCaptureCallback+0x178>
 800230a:	4b36      	ldr	r3, [pc, #216]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6a1a      	ldr	r2, [r3, #32]
 8002312:	4b34      	ldr	r3, [pc, #208]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 020a 	bic.w	r2, r2, #10
 800231c:	621a      	str	r2, [r3, #32]
 800231e:	e027      	b.n	8002370 <HCSR04_InputCaptureCallback+0x1c8>
 8002320:	4b30      	ldr	r3, [pc, #192]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	2b04      	cmp	r3, #4
 8002326:	d10a      	bne.n	800233e <HCSR04_InputCaptureCallback+0x196>
 8002328:	4b2e      	ldr	r3, [pc, #184]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	6a1b      	ldr	r3, [r3, #32]
 8002330:	4a2c      	ldr	r2, [pc, #176]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002332:	6812      	ldr	r2, [r2, #0]
 8002334:	6812      	ldr	r2, [r2, #0]
 8002336:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800233a:	6213      	str	r3, [r2, #32]
 800233c:	e018      	b.n	8002370 <HCSR04_InputCaptureCallback+0x1c8>
 800233e:	4b29      	ldr	r3, [pc, #164]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	2b08      	cmp	r3, #8
 8002344:	d10a      	bne.n	800235c <HCSR04_InputCaptureCallback+0x1b4>
 8002346:	4b27      	ldr	r3, [pc, #156]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6a1b      	ldr	r3, [r3, #32]
 800234e:	4a25      	ldr	r2, [pc, #148]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002350:	6812      	ldr	r2, [r2, #0]
 8002352:	6812      	ldr	r2, [r2, #0]
 8002354:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8002358:	6213      	str	r3, [r2, #32]
 800235a:	e009      	b.n	8002370 <HCSR04_InputCaptureCallback+0x1c8>
 800235c:	4b21      	ldr	r3, [pc, #132]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	4a1f      	ldr	r2, [pc, #124]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002366:	6812      	ldr	r2, [r2, #0]
 8002368:	6812      	ldr	r2, [r2, #0]
 800236a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800236e:	6213      	str	r3, [r2, #32]
 8002370:	4b1c      	ldr	r3, [pc, #112]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d108      	bne.n	800238a <HCSR04_InputCaptureCallback+0x1e2>
 8002378:	4b1a      	ldr	r3, [pc, #104]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	4b19      	ldr	r3, [pc, #100]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6a12      	ldr	r2, [r2, #32]
 8002386:	621a      	str	r2, [r3, #32]
 8002388:	e021      	b.n	80023ce <HCSR04_InputCaptureCallback+0x226>
 800238a:	4b16      	ldr	r3, [pc, #88]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	2b04      	cmp	r3, #4
 8002390:	d108      	bne.n	80023a4 <HCSR04_InputCaptureCallback+0x1fc>
 8002392:	4b14      	ldr	r3, [pc, #80]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a12      	ldr	r2, [pc, #72]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 800239a:	6812      	ldr	r2, [r2, #0]
 800239c:	6812      	ldr	r2, [r2, #0]
 800239e:	6a1b      	ldr	r3, [r3, #32]
 80023a0:	6213      	str	r3, [r2, #32]
 80023a2:	e014      	b.n	80023ce <HCSR04_InputCaptureCallback+0x226>
 80023a4:	4b0f      	ldr	r3, [pc, #60]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	2b08      	cmp	r3, #8
 80023aa:	d108      	bne.n	80023be <HCSR04_InputCaptureCallback+0x216>
 80023ac:	4b0d      	ldr	r3, [pc, #52]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a0c      	ldr	r2, [pc, #48]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80023b4:	6812      	ldr	r2, [r2, #0]
 80023b6:	6812      	ldr	r2, [r2, #0]
 80023b8:	6a1b      	ldr	r3, [r3, #32]
 80023ba:	6213      	str	r3, [r2, #32]
 80023bc:	e007      	b.n	80023ce <HCSR04_InputCaptureCallback+0x226>
 80023be:	4b09      	ldr	r3, [pc, #36]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a07      	ldr	r2, [pc, #28]	@ (80023e4 <HCSR04_InputCaptureCallback+0x23c>)
 80023c6:	6812      	ldr	r2, [r2, #0]
 80023c8:	6812      	ldr	r2, [r2, #0]
 80023ca:	6a1b      	ldr	r3, [r3, #32]
 80023cc:	6213      	str	r3, [r2, #32]
			osSemaphoreRelease(hcsr04SemaphoreHandle);
 80023ce:	4b09      	ldr	r3, [pc, #36]	@ (80023f4 <HCSR04_InputCaptureCallback+0x24c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f00a faac 	bl	800c930 <osSemaphoreRelease>
}
 80023d8:	e7ff      	b.n	80023da <HCSR04_InputCaptureCallback+0x232>
 80023da:	bf00      	nop
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	20000614 	.word	0x20000614
 80023e8:	20000628 	.word	0x20000628
 80023ec:	20000630 	.word	0x20000630
 80023f0:	2000062c 	.word	0x2000062c
 80023f4:	20000890 	.word	0x20000890

080023f8 <HCSR04_TimerOverflowCallback>:

/**
 * @brief Callback de Overflow del Timer (ISR)
 * LLAMAR DESDE HAL_TIM_PeriodElapsedCallback
 */
void HCSR04_TimerOverflowCallback(TIM_HandleTypeDef* htim) {
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
	if (htim == hcsr04_conf.htim) {
 8002400:	4b0a      	ldr	r3, [pc, #40]	@ (800242c <HCSR04_TimerOverflowCallback+0x34>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	429a      	cmp	r2, r3
 8002408:	d109      	bne.n	800241e <HCSR04_TimerOverflowCallback+0x26>
        // Solo contar si la medicin est activa
        // (es decir, despus del flanco ascendente)
		if (capture_index == 1) {
 800240a:	4b09      	ldr	r3, [pc, #36]	@ (8002430 <HCSR04_TimerOverflowCallback+0x38>)
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	b2db      	uxtb	r3, r3
 8002410:	2b01      	cmp	r3, #1
 8002412:	d104      	bne.n	800241e <HCSR04_TimerOverflowCallback+0x26>
			timer_overflows++;
 8002414:	4b07      	ldr	r3, [pc, #28]	@ (8002434 <HCSR04_TimerOverflowCallback+0x3c>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	3301      	adds	r3, #1
 800241a:	4a06      	ldr	r2, [pc, #24]	@ (8002434 <HCSR04_TimerOverflowCallback+0x3c>)
 800241c:	6013      	str	r3, [r2, #0]
		}
	}
}
 800241e:	bf00      	nop
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	20000614 	.word	0x20000614
 8002430:	20000628 	.word	0x20000628
 8002434:	2000062c 	.word	0x2000062c

08002438 <LoRa_Init>:
 *      Author: joadj
 */
#include "LoRa_RYLR998.h"
#include "cmsis_os.h"

HAL_StatusTypeDef LoRa_Init(LoRa_t *lora, UART_HandleTypeDef *huart) {
 8002438:	b590      	push	{r4, r7, lr}
 800243a:	b085      	sub	sp, #20
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
 8002440:	6039      	str	r1, [r7, #0]
	lora->huart = huart;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	601a      	str	r2, [r3, #0]
	memset(lora->buffer, 0, sizeof(lora->buffer));
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	3304      	adds	r3, #4
 800244c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002450:	2100      	movs	r1, #0
 8002452:	4618      	mov	r0, r3
 8002454:	f00f fd7a 	bl	8011f4c <memset>

	// Prueba de comunicacin
	const char *cmd = "AT\r\n";
 8002458:	4b0b      	ldr	r3, [pc, #44]	@ (8002488 <LoRa_Init+0x50>)
 800245a:	60fb      	str	r3, [r7, #12]
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681c      	ldr	r4, [r3, #0]
 8002460:	68f8      	ldr	r0, [r7, #12]
 8002462:	f7fd ff0d 	bl	8000280 <strlen>
 8002466:	4603      	mov	r3, r0
 8002468:	b29a      	uxth	r2, r3
 800246a:	2364      	movs	r3, #100	@ 0x64
 800246c:	68f9      	ldr	r1, [r7, #12]
 800246e:	4620      	mov	r0, r4
 8002470:	f006 faae 	bl	80089d0 <HAL_UART_Transmit>
	return LoRa_ReadResponse(lora, 500);
 8002474:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f000 f807 	bl	800248c <LoRa_ReadResponse>
 800247e:	4603      	mov	r3, r0
}
 8002480:	4618      	mov	r0, r3
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	bd90      	pop	{r4, r7, pc}
 8002488:	08014a00 	.word	0x08014a00

0800248c <LoRa_ReadResponse>:

HAL_StatusTypeDef LoRa_ReadResponse(LoRa_t *lora, uint32_t timeout) {
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
 8002494:	6039      	str	r1, [r7, #0]
	memset(lora->buffer, 0, sizeof(lora->buffer));
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	3304      	adds	r3, #4
 800249a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800249e:	2100      	movs	r1, #0
 80024a0:	4618      	mov	r0, r3
 80024a2:	f00f fd53 	bl	8011f4c <memset>
	return HAL_UART_Receive(lora->huart, (uint8_t*)lora->buffer, sizeof(lora->buffer)-1, timeout);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6818      	ldr	r0, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	1d19      	adds	r1, r3, #4
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	22ff      	movs	r2, #255	@ 0xff
 80024b2:	f006 fb18 	bl	8008ae6 <HAL_UART_Receive>
 80024b6:	4603      	mov	r3, r0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3708      	adds	r7, #8
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}

080024c0 <LoRa_Setup>:

	// No esperamos la respuesta "+OK". Asumimos que funcion.
	return status;
}

HAL_StatusTypeDef LoRa_Setup(LoRa_t *lora, const char *addr, const char *netid, const char *band) {
 80024c0:	b590      	push	{r4, r7, lr}
 80024c2:	b095      	sub	sp, #84	@ 0x54
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	60f8      	str	r0, [r7, #12]
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	607a      	str	r2, [r7, #4]
 80024cc:	603b      	str	r3, [r7, #0]
	char cmd[64];

	// Direccin local
	snprintf(cmd, sizeof(cmd), "AT+ADDRESS=%s\r\n", addr);
 80024ce:	f107 0010 	add.w	r0, r7, #16
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	4a34      	ldr	r2, [pc, #208]	@ (80025a8 <LoRa_Setup+0xe8>)
 80024d6:	2140      	movs	r1, #64	@ 0x40
 80024d8:	f00f fc08 	bl	8011cec <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681c      	ldr	r4, [r3, #0]
 80024e0:	f107 0310 	add.w	r3, r7, #16
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7fd fecb 	bl	8000280 <strlen>
 80024ea:	4603      	mov	r3, r0
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	f107 0110 	add.w	r1, r7, #16
 80024f2:	2364      	movs	r3, #100	@ 0x64
 80024f4:	4620      	mov	r0, r4
 80024f6:	f006 fa6b 	bl	80089d0 <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 80024fa:	21c8      	movs	r1, #200	@ 0xc8
 80024fc:	68f8      	ldr	r0, [r7, #12]
 80024fe:	f7ff ffc5 	bl	800248c <LoRa_ReadResponse>

	// Red
	snprintf(cmd, sizeof(cmd), "AT+NETWORKID=%s\r\n", netid);
 8002502:	f107 0010 	add.w	r0, r7, #16
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a28      	ldr	r2, [pc, #160]	@ (80025ac <LoRa_Setup+0xec>)
 800250a:	2140      	movs	r1, #64	@ 0x40
 800250c:	f00f fbee 	bl	8011cec <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681c      	ldr	r4, [r3, #0]
 8002514:	f107 0310 	add.w	r3, r7, #16
 8002518:	4618      	mov	r0, r3
 800251a:	f7fd feb1 	bl	8000280 <strlen>
 800251e:	4603      	mov	r3, r0
 8002520:	b29a      	uxth	r2, r3
 8002522:	f107 0110 	add.w	r1, r7, #16
 8002526:	2364      	movs	r3, #100	@ 0x64
 8002528:	4620      	mov	r0, r4
 800252a:	f006 fa51 	bl	80089d0 <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 800252e:	21c8      	movs	r1, #200	@ 0xc8
 8002530:	68f8      	ldr	r0, [r7, #12]
 8002532:	f7ff ffab 	bl	800248c <LoRa_ReadResponse>

	// Banda de frecuencia
	snprintf(cmd, sizeof(cmd), "AT+BAND=%s\r\n", band);
 8002536:	f107 0010 	add.w	r0, r7, #16
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	4a1c      	ldr	r2, [pc, #112]	@ (80025b0 <LoRa_Setup+0xf0>)
 800253e:	2140      	movs	r1, #64	@ 0x40
 8002540:	f00f fbd4 	bl	8011cec <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681c      	ldr	r4, [r3, #0]
 8002548:	f107 0310 	add.w	r3, r7, #16
 800254c:	4618      	mov	r0, r3
 800254e:	f7fd fe97 	bl	8000280 <strlen>
 8002552:	4603      	mov	r3, r0
 8002554:	b29a      	uxth	r2, r3
 8002556:	f107 0110 	add.w	r1, r7, #16
 800255a:	2364      	movs	r3, #100	@ 0x64
 800255c:	4620      	mov	r0, r4
 800255e:	f006 fa37 	bl	80089d0 <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 8002562:	21c8      	movs	r1, #200	@ 0xc8
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f7ff ff91 	bl	800248c <LoRa_ReadResponse>

	// Configurar parmetros RF (SF=9, BW=125kHz, CR=4/5, Preamble=12)
	snprintf(cmd, sizeof(cmd), "AT+PARAMETER=9,7,1,12\r\n");
 800256a:	f107 0310 	add.w	r3, r7, #16
 800256e:	4a11      	ldr	r2, [pc, #68]	@ (80025b4 <LoRa_Setup+0xf4>)
 8002570:	2140      	movs	r1, #64	@ 0x40
 8002572:	4618      	mov	r0, r3
 8002574:	f00f fbba 	bl	8011cec <sniprintf>
	HAL_UART_Transmit(lora->huart, (uint8_t*)cmd, strlen(cmd), 100);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681c      	ldr	r4, [r3, #0]
 800257c:	f107 0310 	add.w	r3, r7, #16
 8002580:	4618      	mov	r0, r3
 8002582:	f7fd fe7d 	bl	8000280 <strlen>
 8002586:	4603      	mov	r3, r0
 8002588:	b29a      	uxth	r2, r3
 800258a:	f107 0110 	add.w	r1, r7, #16
 800258e:	2364      	movs	r3, #100	@ 0x64
 8002590:	4620      	mov	r0, r4
 8002592:	f006 fa1d 	bl	80089d0 <HAL_UART_Transmit>
	LoRa_ReadResponse(lora, 200);
 8002596:	21c8      	movs	r1, #200	@ 0xc8
 8002598:	68f8      	ldr	r0, [r7, #12]
 800259a:	f7ff ff77 	bl	800248c <LoRa_ReadResponse>

	return HAL_OK;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3754      	adds	r7, #84	@ 0x54
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd90      	pop	{r4, r7, pc}
 80025a8:	08014a1c 	.word	0x08014a1c
 80025ac:	08014a2c 	.word	0x08014a2c
 80025b0:	08014a40 	.word	0x08014a40
 80025b4:	08014a50 	.word	0x08014a50

080025b8 <Serial_Init>:

/**
 * @brief Inicializa el mdulo de salida serial
 * @param huart Handle de UART
 */
void Serial_Init(UART_HandleTypeDef* huart) {
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
    huart_serial = huart;
 80025c0:	4a06      	ldr	r2, [pc, #24]	@ (80025dc <Serial_Init+0x24>)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6013      	str	r3, [r2, #0]

    // Mensaje de inicio
    Serial_PrintString("HC-SR04, GPS Monitor & GY-91\r\n");
 80025c6:	4806      	ldr	r0, [pc, #24]	@ (80025e0 <Serial_Init+0x28>)
 80025c8:	f000 f84c 	bl	8002664 <Serial_PrintString>
    Serial_PrintString("Initializing sensors...\r\n");
 80025cc:	4805      	ldr	r0, [pc, #20]	@ (80025e4 <Serial_Init+0x2c>)
 80025ce:	f000 f849 	bl	8002664 <Serial_PrintString>
}
 80025d2:	bf00      	nop
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	2000064c 	.word	0x2000064c
 80025e0:	08014a68 	.word	0x08014a68
 80025e4:	08014a88 	.word	0x08014a88

080025e8 <Serial_PrintHCSR04Data>:

/**
 * @brief Imprime los datos del sensor HC-SR04
 * @param data Estructura con los datos del sensor
 */
void Serial_PrintHCSR04Data(HCSR04_Data_t* data) {
 80025e8:	b5b0      	push	{r4, r5, r7, lr}
 80025ea:	b088      	sub	sp, #32
 80025ec:	af06      	add	r7, sp, #24
 80025ee:	6078      	str	r0, [r7, #4]
    if (data->is_valid) {
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	7b1b      	ldrb	r3, [r3, #12]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d01e      	beq.n	8002636 <Serial_PrintHCSR04Data+0x4e>
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
                "\n[Ultrasonico] -> Distance: %.2f cm (%.1f mm) | Echo: %lu us | Time: %lu ms\r\n",
                data->distance_cm,
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
 80025fc:	4618      	mov	r0, r3
 80025fe:	f7fd ffab 	bl	8000558 <__aeabi_f2d>
 8002602:	4604      	mov	r4, r0
 8002604:	460d      	mov	r5, r1
                data->distance_mm,
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	685b      	ldr	r3, [r3, #4]
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
 800260a:	4618      	mov	r0, r3
 800260c:	f7fd ffa4 	bl	8000558 <__aeabi_f2d>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	6879      	ldr	r1, [r7, #4]
 8002616:	6889      	ldr	r1, [r1, #8]
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	6900      	ldr	r0, [r0, #16]
 800261c:	9005      	str	r0, [sp, #20]
 800261e:	9104      	str	r1, [sp, #16]
 8002620:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002624:	e9cd 4500 	strd	r4, r5, [sp]
 8002628:	4a0b      	ldr	r2, [pc, #44]	@ (8002658 <Serial_PrintHCSR04Data+0x70>)
 800262a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800262e:	480b      	ldr	r0, [pc, #44]	@ (800265c <Serial_PrintHCSR04Data+0x74>)
 8002630:	f00f fb5c 	bl	8011cec <sniprintf>
 8002634:	e008      	b.n	8002648 <Serial_PrintHCSR04Data+0x60>
                data->echo_time_us,
                data->timestamp);
    } else {
        snprintf(serial_buffer, SERIAL_BUFFER_SIZE,
 8002636:	f001 fcc3 	bl	8003fc0 <HAL_GetTick>
 800263a:	4603      	mov	r3, r0
 800263c:	4a08      	ldr	r2, [pc, #32]	@ (8002660 <Serial_PrintHCSR04Data+0x78>)
 800263e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002642:	4806      	ldr	r0, [pc, #24]	@ (800265c <Serial_PrintHCSR04Data+0x74>)
 8002644:	f00f fb52 	bl	8011cec <sniprintf>
                "\nInvalid measurement | Time: %lu ms\r\n",
                HAL_GetTick());
    }

    Serial_PrintString(serial_buffer);
 8002648:	4804      	ldr	r0, [pc, #16]	@ (800265c <Serial_PrintHCSR04Data+0x74>)
 800264a:	f000 f80b 	bl	8002664 <Serial_PrintString>
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bdb0      	pop	{r4, r5, r7, pc}
 8002656:	bf00      	nop
 8002658:	08014aa4 	.word	0x08014aa4
 800265c:	20000650 	.word	0x20000650
 8002660:	08014af4 	.word	0x08014af4

08002664 <Serial_PrintString>:

/**
 * @brief Enva una cadena por UART usando DMA
 * @param str Cadena a enviar
 */
void Serial_PrintString(const char* str) {
 8002664:	b590      	push	{r4, r7, lr}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
    // Esperar por el semforo (bloqueo hasta que la transmisin anterior termine)
   // if (osSemaphoreAcquire(serialSemaphoreHandle, 500) == osOK) {
        // Enviar por DMA
        HAL_UART_Transmit(huart_serial, (uint8_t*)str, strlen(str),500);
 800266c:	4b08      	ldr	r3, [pc, #32]	@ (8002690 <Serial_PrintString+0x2c>)
 800266e:	681c      	ldr	r4, [r3, #0]
 8002670:	6878      	ldr	r0, [r7, #4]
 8002672:	f7fd fe05 	bl	8000280 <strlen>
 8002676:	4603      	mov	r3, r0
 8002678:	b29a      	uxth	r2, r3
 800267a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	4620      	mov	r0, r4
 8002682:	f006 f9a5 	bl	80089d0 <HAL_UART_Transmit>
        // El semforo se libera en el callback de transmisin completa
    //}
}
 8002686:	bf00      	nop
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	bd90      	pop	{r4, r7, pc}
 800268e:	bf00      	nop
 8002690:	2000064c 	.word	0x2000064c

08002694 <Serial_TxComplete_Callback>:

/**
 * @brief Callback de transmisin completa (llamado desde la interrupcin)
 * @param huart Handle de UART
 */
void Serial_TxComplete_Callback(UART_HandleTypeDef* huart) {
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
    if (huart == huart_serial) {
 800269c:	4b06      	ldr	r3, [pc, #24]	@ (80026b8 <Serial_TxComplete_Callback+0x24>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d104      	bne.n	80026b0 <Serial_TxComplete_Callback+0x1c>
        // Liberar semforo para permitir prxima transmisin
        osSemaphoreRelease(serialSemaphoreHandle);
 80026a6:	4b05      	ldr	r3, [pc, #20]	@ (80026bc <Serial_TxComplete_Callback+0x28>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f00a f940 	bl	800c930 <osSemaphoreRelease>
    }
}
 80026b0:	bf00      	nop
 80026b2:	3708      	adds	r7, #8
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	2000064c 	.word	0x2000064c
 80026bc:	20000894 	.word	0x20000894

080026c0 <Datalogger_Init>:
// La librera de bajo nivel (sd_diskio.c) la necesita.
FATFS SDFatFS;
// Nombre del "drive" (siempre "0:" por defecto)
char SDPath[4] = "0:/";

HAL_StatusTypeDef Datalogger_Init(Datalogger_t *logger, const char *filename) {
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
 80026c8:	6039      	str	r1, [r7, #0]
    FRESULT res;

    // Guardar nombre del archivo
    strncpy(logger->filename, filename, sizeof(logger->filename));
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 80026d0:	2220      	movs	r2, #32
 80026d2:	6839      	ldr	r1, [r7, #0]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f00f fc60 	bl	8011f9a <strncpy>
    logger->is_mounted = 0;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2200      	movs	r2, #0
 80026de:	f883 2484 	strb.w	r2, [r3, #1156]	@ 0x484

    // 1. Montar el sistema de archivos
    // Necesitas vincular SDFatFS y SDPath a tu 'datalogger'
    // o simplemente usar la variable global SDFatFS
    res = f_mount(&logger->fs, (TCHAR const*)SDPath, 1); // 1 = montar ahora
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2201      	movs	r2, #1
 80026e6:	4915      	ldr	r1, [pc, #84]	@ (800273c <Datalogger_Init+0x7c>)
 80026e8:	4618      	mov	r0, r3
 80026ea:	f009 f9e9 	bl	800bac0 <f_mount>
 80026ee:	4603      	mov	r3, r0
 80026f0:	73fb      	strb	r3, [r7, #15]

    if (res != FR_OK) {
 80026f2:	7bfb      	ldrb	r3, [r7, #15]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d001      	beq.n	80026fc <Datalogger_Init+0x3c>
        // Error al montar (No hay tarjeta? Mal formato?)
        return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e01a      	b.n	8002732 <Datalogger_Init+0x72>
    }

    // 2. Abrir el archivo de log
    // FA_OPEN_APPEND: Abre si existe y va al final. Si no existe, lo crea.
    // FA_WRITE: Necesitamos permiso de escritura.
    res = f_open(&logger->file, logger->filename, FA_OPEN_APPEND | FA_WRITE);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f503 700d 	add.w	r0, r3, #564	@ 0x234
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8002708:	2232      	movs	r2, #50	@ 0x32
 800270a:	4619      	mov	r1, r3
 800270c:	f009 fa3c 	bl	800bb88 <f_open>
 8002710:	4603      	mov	r3, r0
 8002712:	73fb      	strb	r3, [r7, #15]

    if (res != FR_OK) {
 8002714:	7bfb      	ldrb	r3, [r7, #15]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d006      	beq.n	8002728 <Datalogger_Init+0x68>
        f_mount(NULL, (TCHAR const*)SDPath, 1); // Desmontar
 800271a:	2201      	movs	r2, #1
 800271c:	4907      	ldr	r1, [pc, #28]	@ (800273c <Datalogger_Init+0x7c>)
 800271e:	2000      	movs	r0, #0
 8002720:	f009 f9ce 	bl	800bac0 <f_mount>
        return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e004      	b.n	8002732 <Datalogger_Init+0x72>
    }

    logger->is_mounted = 1;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 2484 	strb.w	r2, [r3, #1156]	@ 0x484
    return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	20000004 	.word	0x20000004

08002740 <Datalogger_LogEntry>:

HAL_StatusTypeDef Datalogger_LogEntry(Datalogger_t *logger, Datalog_Entry_t *entry) {
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
    if (!logger->is_mounted) {
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	f893 3484 	ldrb.w	r3, [r3, #1156]	@ 0x484
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <Datalogger_LogEntry+0x18>
        return HAL_ERROR; // No se ha inicializado
 8002754:	2301      	movs	r3, #1
 8002756:	e022      	b.n	800279e <Datalogger_LogEntry+0x5e>
    }

    FRESULT res;
    UINT bytes_written = 0;
 8002758:	2300      	movs	r3, #0
 800275a:	60bb      	str	r3, [r7, #8]

    // 1. Escribir la estructura binaria (struct) directamente en el archivo
    res = f_write(&logger->file, entry, sizeof(Datalog_Entry_t), &bytes_written);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f503 700d 	add.w	r0, r3, #564	@ 0x234
 8002762:	f107 0308 	add.w	r3, r7, #8
 8002766:	221e      	movs	r2, #30
 8002768:	6839      	ldr	r1, [r7, #0]
 800276a:	f009 fbce 	bl	800bf0a <f_write>
 800276e:	4603      	mov	r3, r0
 8002770:	73fb      	strb	r3, [r7, #15]

    if (res != FR_OK || bytes_written != sizeof(Datalog_Entry_t)) {
 8002772:	7bfb      	ldrb	r3, [r7, #15]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d102      	bne.n	800277e <Datalogger_LogEntry+0x3e>
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	2b1e      	cmp	r3, #30
 800277c:	d001      	beq.n	8002782 <Datalogger_LogEntry+0x42>
        // Error durante la escritura
        return HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	e00d      	b.n	800279e <Datalogger_LogEntry+0x5e>

    // 2. Sincronizar el archivo (CRTICO!)
    // Esto fuerza al sistema a escribir el buffer en la tarjeta SD fsica.
    // Si no haces esto y quitas la energa, perders los ltimos datos.
    // Es una operacin lenta, pero perfecta para una tarea de baja prioridad.
    res = f_sync(&logger->file);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f503 730d 	add.w	r3, r3, #564	@ 0x234
 8002788:	4618      	mov	r0, r3
 800278a:	f009 fd62 	bl	800c252 <f_sync>
 800278e:	4603      	mov	r3, r0
 8002790:	73fb      	strb	r3, [r7, #15]

    if (res != FR_OK) {
 8002792:	7bfb      	ldrb	r3, [r7, #15]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <Datalogger_LogEntry+0x5c>
        return HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	e000      	b.n	800279e <Datalogger_LogEntry+0x5e>
    }

    return HAL_OK;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
	...

080027a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b082      	sub	sp, #8
 80027ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80027ae:	2300      	movs	r3, #0
 80027b0:	607b      	str	r3, [r7, #4]
 80027b2:	4b17      	ldr	r3, [pc, #92]	@ (8002810 <MX_DMA_Init+0x68>)
 80027b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b6:	4a16      	ldr	r2, [pc, #88]	@ (8002810 <MX_DMA_Init+0x68>)
 80027b8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80027be:	4b14      	ldr	r3, [pc, #80]	@ (8002810 <MX_DMA_Init+0x68>)
 80027c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027c6:	607b      	str	r3, [r7, #4]
 80027c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80027ca:	2300      	movs	r3, #0
 80027cc:	603b      	str	r3, [r7, #0]
 80027ce:	4b10      	ldr	r3, [pc, #64]	@ (8002810 <MX_DMA_Init+0x68>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d2:	4a0f      	ldr	r2, [pc, #60]	@ (8002810 <MX_DMA_Init+0x68>)
 80027d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80027d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027da:	4b0d      	ldr	r3, [pc, #52]	@ (8002810 <MX_DMA_Init+0x68>)
 80027dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027e2:	603b      	str	r3, [r7, #0]
 80027e4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80027e6:	2200      	movs	r2, #0
 80027e8:	2105      	movs	r1, #5
 80027ea:	2010      	movs	r0, #16
 80027ec:	f001 fcac 	bl	8004148 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80027f0:	2010      	movs	r0, #16
 80027f2:	f001 fcc5 	bl	8004180 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 80027f6:	2200      	movs	r2, #0
 80027f8:	2105      	movs	r1, #5
 80027fa:	2046      	movs	r0, #70	@ 0x46
 80027fc:	f001 fca4 	bl	8004148 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002800:	2046      	movs	r0, #70	@ 0x46
 8002802:	f001 fcbd 	bl	8004180 <HAL_NVIC_EnableIRQ>

}
 8002806:	bf00      	nop
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40023800 	.word	0x40023800

08002814 <__io_putchar>:

/* USER CODE END PM */

/* Private variables ---------------------------------------------------------*/
/* USER CODE BEGIN Variables */
int __io_putchar(int ch) {
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800281c:	1d39      	adds	r1, r7, #4
 800281e:	f04f 33ff 	mov.w	r3, #4294967295
 8002822:	2201      	movs	r2, #1
 8002824:	4803      	ldr	r0, [pc, #12]	@ (8002834 <__io_putchar+0x20>)
 8002826:	f006 f8d3 	bl	80089d0 <HAL_UART_Transmit>
	return ch;
 800282a:	687b      	ldr	r3, [r7, #4]
}
 800282c:	4618      	mov	r0, r3
 800282e:	3708      	adds	r7, #8
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	20000ab8 	.word	0x20000ab8

08002838 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
	/* add mutexes, ... */
	/* USER CODE END RTOS_MUTEX */

	/* Create the semaphores(s) */
	/* creation of hcsr04Semaphore */
	hcsr04SemaphoreHandle = osSemaphoreNew(1, 0, &hcsr04Semaphore_attributes);
 800283c:	4a48      	ldr	r2, [pc, #288]	@ (8002960 <MX_FREERTOS_Init+0x128>)
 800283e:	2100      	movs	r1, #0
 8002840:	2001      	movs	r0, #1
 8002842:	f009 ff99 	bl	800c778 <osSemaphoreNew>
 8002846:	4603      	mov	r3, r0
 8002848:	4a46      	ldr	r2, [pc, #280]	@ (8002964 <MX_FREERTOS_Init+0x12c>)
 800284a:	6013      	str	r3, [r2, #0]

	/* creation of serialSemaphore */
	serialSemaphoreHandle = osSemaphoreNew(1, 1, &serialSemaphore_attributes);
 800284c:	4a46      	ldr	r2, [pc, #280]	@ (8002968 <MX_FREERTOS_Init+0x130>)
 800284e:	2101      	movs	r1, #1
 8002850:	2001      	movs	r0, #1
 8002852:	f009 ff91 	bl	800c778 <osSemaphoreNew>
 8002856:	4603      	mov	r3, r0
 8002858:	4a44      	ldr	r2, [pc, #272]	@ (800296c <MX_FREERTOS_Init+0x134>)
 800285a:	6013      	str	r3, [r2, #0]

	/* creation of imuSemaphore */
	imuSemaphoreHandle = osSemaphoreNew(1, 1, &imuSemaphore_attributes);
 800285c:	4a44      	ldr	r2, [pc, #272]	@ (8002970 <MX_FREERTOS_Init+0x138>)
 800285e:	2101      	movs	r1, #1
 8002860:	2001      	movs	r0, #1
 8002862:	f009 ff89 	bl	800c778 <osSemaphoreNew>
 8002866:	4603      	mov	r3, r0
 8002868:	4a42      	ldr	r2, [pc, #264]	@ (8002974 <MX_FREERTOS_Init+0x13c>)
 800286a:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* creation of sensorDataQueue */
	sensorDataQueueHandle = osMessageQueueNew (5, sizeof(SensorData_t), &sensorDataQueue_attributes);
 800286c:	4a42      	ldr	r2, [pc, #264]	@ (8002978 <MX_FREERTOS_Init+0x140>)
 800286e:	2130      	movs	r1, #48	@ 0x30
 8002870:	2005      	movs	r0, #5
 8002872:	f00a f8c5 	bl	800ca00 <osMessageQueueNew>
 8002876:	4603      	mov	r3, r0
 8002878:	4a40      	ldr	r2, [pc, #256]	@ (800297c <MX_FREERTOS_Init+0x144>)
 800287a:	6013      	str	r3, [r2, #0]

	/* creation of gpsDataQueue */
	gpsDataQueueHandle = osMessageQueueNew (5, sizeof(GPS_Data_t), &gpsDataQueue_attributes);
 800287c:	4a40      	ldr	r2, [pc, #256]	@ (8002980 <MX_FREERTOS_Init+0x148>)
 800287e:	21bc      	movs	r1, #188	@ 0xbc
 8002880:	2005      	movs	r0, #5
 8002882:	f00a f8bd 	bl	800ca00 <osMessageQueueNew>
 8002886:	4603      	mov	r3, r0
 8002888:	4a3e      	ldr	r2, [pc, #248]	@ (8002984 <MX_FREERTOS_Init+0x14c>)
 800288a:	6013      	str	r3, [r2, #0]

	/* creation of controlDataQueue */
	controlDataQueueHandle = osMessageQueueNew (5, sizeof(ControlCommand_t), &controlDataQueue_attributes);
 800288c:	4a3e      	ldr	r2, [pc, #248]	@ (8002988 <MX_FREERTOS_Init+0x150>)
 800288e:	2120      	movs	r1, #32
 8002890:	2005      	movs	r0, #5
 8002892:	f00a f8b5 	bl	800ca00 <osMessageQueueNew>
 8002896:	4603      	mov	r3, r0
 8002898:	4a3c      	ldr	r2, [pc, #240]	@ (800298c <MX_FREERTOS_Init+0x154>)
 800289a:	6013      	str	r3, [r2, #0]

	/* creation of navStatesQueue */
	navStatesQueueHandle = osMessageQueueNew (5, sizeof(evento_navegacion), &navStatesQueue_attributes);
 800289c:	4a3c      	ldr	r2, [pc, #240]	@ (8002990 <MX_FREERTOS_Init+0x158>)
 800289e:	2101      	movs	r1, #1
 80028a0:	2005      	movs	r0, #5
 80028a2:	f00a f8ad 	bl	800ca00 <osMessageQueueNew>
 80028a6:	4603      	mov	r3, r0
 80028a8:	4a3a      	ldr	r2, [pc, #232]	@ (8002994 <MX_FREERTOS_Init+0x15c>)
 80028aa:	6013      	str	r3, [r2, #0]

	/* creation of hcsr04DataQueue */
	hcsr04DataQueueHandle = osMessageQueueNew (5, sizeof(HCSR04_Data_t), &hcsr04DataQueue_attributes);
 80028ac:	4a3a      	ldr	r2, [pc, #232]	@ (8002998 <MX_FREERTOS_Init+0x160>)
 80028ae:	2114      	movs	r1, #20
 80028b0:	2005      	movs	r0, #5
 80028b2:	f00a f8a5 	bl	800ca00 <osMessageQueueNew>
 80028b6:	4603      	mov	r3, r0
 80028b8:	4a38      	ldr	r2, [pc, #224]	@ (800299c <MX_FREERTOS_Init+0x164>)
 80028ba:	6013      	str	r3, [r2, #0]

	/* creation of logQueue */
	logQueueHandle = osMessageQueueNew (5, sizeof(Datalog_Entry_t), &logQueue_attributes);
 80028bc:	4a38      	ldr	r2, [pc, #224]	@ (80029a0 <MX_FREERTOS_Init+0x168>)
 80028be:	211e      	movs	r1, #30
 80028c0:	2005      	movs	r0, #5
 80028c2:	f00a f89d 	bl	800ca00 <osMessageQueueNew>
 80028c6:	4603      	mov	r3, r0
 80028c8:	4a36      	ldr	r2, [pc, #216]	@ (80029a4 <MX_FREERTOS_Init+0x16c>)
 80028ca:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of Navegacion */
	NavegacionHandle = osThreadNew(NavegacionTask, NULL, &Navegacion_attributes);
 80028cc:	4a36      	ldr	r2, [pc, #216]	@ (80029a8 <MX_FREERTOS_Init+0x170>)
 80028ce:	2100      	movs	r1, #0
 80028d0:	4836      	ldr	r0, [pc, #216]	@ (80029ac <MX_FREERTOS_Init+0x174>)
 80028d2:	f009 fe77 	bl	800c5c4 <osThreadNew>
 80028d6:	4603      	mov	r3, r0
 80028d8:	4a35      	ldr	r2, [pc, #212]	@ (80029b0 <MX_FREERTOS_Init+0x178>)
 80028da:	6013      	str	r3, [r2, #0]

	/* creation of Taquito */
	TaquitoHandle = osThreadNew(TaquitoTask, NULL, &Taquito_attributes);
 80028dc:	4a35      	ldr	r2, [pc, #212]	@ (80029b4 <MX_FREERTOS_Init+0x17c>)
 80028de:	2100      	movs	r1, #0
 80028e0:	4835      	ldr	r0, [pc, #212]	@ (80029b8 <MX_FREERTOS_Init+0x180>)
 80028e2:	f009 fe6f 	bl	800c5c4 <osThreadNew>
 80028e6:	4603      	mov	r3, r0
 80028e8:	4a34      	ldr	r2, [pc, #208]	@ (80029bc <MX_FREERTOS_Init+0x184>)
 80028ea:	6013      	str	r3, [r2, #0]

	/* creation of NavGlobal */
	NavGlobalHandle = osThreadNew(Navegacion_Global, NULL, &NavGlobal_attributes);
 80028ec:	4a34      	ldr	r2, [pc, #208]	@ (80029c0 <MX_FREERTOS_Init+0x188>)
 80028ee:	2100      	movs	r1, #0
 80028f0:	4834      	ldr	r0, [pc, #208]	@ (80029c4 <MX_FREERTOS_Init+0x18c>)
 80028f2:	f009 fe67 	bl	800c5c4 <osThreadNew>
 80028f6:	4603      	mov	r3, r0
 80028f8:	4a33      	ldr	r2, [pc, #204]	@ (80029c8 <MX_FREERTOS_Init+0x190>)
 80028fa:	6013      	str	r3, [r2, #0]

	/* creation of Control */
	ControlHandle = osThreadNew(ControlTask, NULL, &Control_attributes);
 80028fc:	4a33      	ldr	r2, [pc, #204]	@ (80029cc <MX_FREERTOS_Init+0x194>)
 80028fe:	2100      	movs	r1, #0
 8002900:	4833      	ldr	r0, [pc, #204]	@ (80029d0 <MX_FREERTOS_Init+0x198>)
 8002902:	f009 fe5f 	bl	800c5c4 <osThreadNew>
 8002906:	4603      	mov	r3, r0
 8002908:	4a32      	ldr	r2, [pc, #200]	@ (80029d4 <MX_FREERTOS_Init+0x19c>)
 800290a:	6013      	str	r3, [r2, #0]

	/* creation of Ultrasonido */
	UltrasonidoHandle = osThreadNew(UltrasonidoTask, NULL, &Ultrasonido_attributes);
 800290c:	4a32      	ldr	r2, [pc, #200]	@ (80029d8 <MX_FREERTOS_Init+0x1a0>)
 800290e:	2100      	movs	r1, #0
 8002910:	4832      	ldr	r0, [pc, #200]	@ (80029dc <MX_FREERTOS_Init+0x1a4>)
 8002912:	f009 fe57 	bl	800c5c4 <osThreadNew>
 8002916:	4603      	mov	r3, r0
 8002918:	4a31      	ldr	r2, [pc, #196]	@ (80029e0 <MX_FREERTOS_Init+0x1a8>)
 800291a:	6013      	str	r3, [r2, #0]

	/* creation of Geoposicion */
	GeoposicionHandle = osThreadNew(GPSTask, NULL, &Geoposicion_attributes);
 800291c:	4a31      	ldr	r2, [pc, #196]	@ (80029e4 <MX_FREERTOS_Init+0x1ac>)
 800291e:	2100      	movs	r1, #0
 8002920:	4831      	ldr	r0, [pc, #196]	@ (80029e8 <MX_FREERTOS_Init+0x1b0>)
 8002922:	f009 fe4f 	bl	800c5c4 <osThreadNew>
 8002926:	4603      	mov	r3, r0
 8002928:	4a30      	ldr	r2, [pc, #192]	@ (80029ec <MX_FREERTOS_Init+0x1b4>)
 800292a:	6013      	str	r3, [r2, #0]

	/* creation of Transmision */
	TransmisionHandle = osThreadNew(TransmisionTask, NULL, &Transmision_attributes);
 800292c:	4a30      	ldr	r2, [pc, #192]	@ (80029f0 <MX_FREERTOS_Init+0x1b8>)
 800292e:	2100      	movs	r1, #0
 8002930:	4830      	ldr	r0, [pc, #192]	@ (80029f4 <MX_FREERTOS_Init+0x1bc>)
 8002932:	f009 fe47 	bl	800c5c4 <osThreadNew>
 8002936:	4603      	mov	r3, r0
 8002938:	4a2f      	ldr	r2, [pc, #188]	@ (80029f8 <MX_FREERTOS_Init+0x1c0>)
 800293a:	6013      	str	r3, [r2, #0]

	/* creation of Sensores_I2C */
	Sensores_I2CHandle = osThreadNew(SensoresTask, NULL, &Sensores_I2C_attributes);
 800293c:	4a2f      	ldr	r2, [pc, #188]	@ (80029fc <MX_FREERTOS_Init+0x1c4>)
 800293e:	2100      	movs	r1, #0
 8002940:	482f      	ldr	r0, [pc, #188]	@ (8002a00 <MX_FREERTOS_Init+0x1c8>)
 8002942:	f009 fe3f 	bl	800c5c4 <osThreadNew>
 8002946:	4603      	mov	r3, r0
 8002948:	4a2e      	ldr	r2, [pc, #184]	@ (8002a04 <MX_FREERTOS_Init+0x1cc>)
 800294a:	6013      	str	r3, [r2, #0]

	/* creation of logTask */
	logTaskHandle = osThreadNew(Datos_SD, NULL, &logTask_attributes);
 800294c:	4a2e      	ldr	r2, [pc, #184]	@ (8002a08 <MX_FREERTOS_Init+0x1d0>)
 800294e:	2100      	movs	r1, #0
 8002950:	482e      	ldr	r0, [pc, #184]	@ (8002a0c <MX_FREERTOS_Init+0x1d4>)
 8002952:	f009 fe37 	bl	800c5c4 <osThreadNew>
 8002956:	4603      	mov	r3, r0
 8002958:	4a2d      	ldr	r2, [pc, #180]	@ (8002a10 <MX_FREERTOS_Init+0x1d8>)
 800295a:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

}
 800295c:	bf00      	nop
 800295e:	bd80      	pop	{r7, pc}
 8002960:	08014ff0 	.word	0x08014ff0
 8002964:	20000890 	.word	0x20000890
 8002968:	08015000 	.word	0x08015000
 800296c:	20000894 	.word	0x20000894
 8002970:	08015010 	.word	0x08015010
 8002974:	20000898 	.word	0x20000898
 8002978:	08014f60 	.word	0x08014f60
 800297c:	20000878 	.word	0x20000878
 8002980:	08014f78 	.word	0x08014f78
 8002984:	2000087c 	.word	0x2000087c
 8002988:	08014f90 	.word	0x08014f90
 800298c:	20000880 	.word	0x20000880
 8002990:	08014fa8 	.word	0x08014fa8
 8002994:	20000884 	.word	0x20000884
 8002998:	08014fc0 	.word	0x08014fc0
 800299c:	20000888 	.word	0x20000888
 80029a0:	08014fd8 	.word	0x08014fd8
 80029a4:	2000088c 	.word	0x2000088c
 80029a8:	08014e1c 	.word	0x08014e1c
 80029ac:	08002a15 	.word	0x08002a15
 80029b0:	20000854 	.word	0x20000854
 80029b4:	08014e40 	.word	0x08014e40
 80029b8:	08002a25 	.word	0x08002a25
 80029bc:	20000858 	.word	0x20000858
 80029c0:	08014e64 	.word	0x08014e64
 80029c4:	08002a35 	.word	0x08002a35
 80029c8:	2000085c 	.word	0x2000085c
 80029cc:	08014e88 	.word	0x08014e88
 80029d0:	08002a45 	.word	0x08002a45
 80029d4:	20000860 	.word	0x20000860
 80029d8:	08014eac 	.word	0x08014eac
 80029dc:	08002a55 	.word	0x08002a55
 80029e0:	20000864 	.word	0x20000864
 80029e4:	08014ed0 	.word	0x08014ed0
 80029e8:	08002a85 	.word	0x08002a85
 80029ec:	20000868 	.word	0x20000868
 80029f0:	08014ef4 	.word	0x08014ef4
 80029f4:	08002ae1 	.word	0x08002ae1
 80029f8:	2000086c 	.word	0x2000086c
 80029fc:	08014f18 	.word	0x08014f18
 8002a00:	08002cc5 	.word	0x08002cc5
 8002a04:	20000870 	.word	0x20000870
 8002a08:	08014f3c 	.word	0x08014f3c
 8002a0c:	08002d69 	.word	0x08002d69
 8002a10:	20000874 	.word	0x20000874

08002a14 <NavegacionTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_NavegacionTask */
void NavegacionTask(void *argument)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN NavegacionTask */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8002a1c:	2001      	movs	r0, #1
 8002a1e:	f009 fe90 	bl	800c742 <osDelay>
 8002a22:	e7fb      	b.n	8002a1c <NavegacionTask+0x8>

08002a24 <TaquitoTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_TaquitoTask */
void TaquitoTask(void *argument)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN TaquitoTask */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8002a2c:	2001      	movs	r0, #1
 8002a2e:	f009 fe88 	bl	800c742 <osDelay>
 8002a32:	e7fb      	b.n	8002a2c <TaquitoTask+0x8>

08002a34 <Navegacion_Global>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Navegacion_Global */
void Navegacion_Global(void *argument)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Navegacion_Global */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8002a3c:	2001      	movs	r0, #1
 8002a3e:	f009 fe80 	bl	800c742 <osDelay>
 8002a42:	e7fb      	b.n	8002a3c <Navegacion_Global+0x8>

08002a44 <ControlTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ControlTask */
void ControlTask(void *argument)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN ControlTask */
	/* Infinite loop */
	for(;;)
	{
		osDelay(1);
 8002a4c:	2001      	movs	r0, #1
 8002a4e:	f009 fe78 	bl	800c742 <osDelay>
 8002a52:	e7fb      	b.n	8002a4c <ControlTask+0x8>

08002a54 <UltrasonidoTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_UltrasonidoTask */
void UltrasonidoTask(void *argument)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b088      	sub	sp, #32
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		// 1. Llama a la funcin de lectura.
		// Esta funcin bloquear la tarea (espera el semforo)
		// hasta que la interrupcin del timer reciba el eco.
		HAL_StatusTypeDef status = HCSR04_ReadDistance(&data_ultrasonico);
 8002a5c:	f107 0308 	add.w	r3, r7, #8
 8002a60:	4618      	mov	r0, r3
 8002a62:	f7ff fa91 	bl	8001f88 <HCSR04_ReadDistance>
 8002a66:	4603      	mov	r3, r0
 8002a68:	77fb      	strb	r3, [r7, #31]
		// 2. Comprobar si la lectura fue exitosa
		if (status == HAL_OK)
 8002a6a:	7ffb      	ldrb	r3, [r7, #31]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d104      	bne.n	8002a7a <UltrasonidoTask+0x26>
		{
			// 3. Imprimir el dato usando la funcin de Serial.c
			// Esta funcin ya comprueba si data.is_valid
			Serial_PrintHCSR04Data(&data_ultrasonico);
 8002a70:	f107 0308 	add.w	r3, r7, #8
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff fdb7 	bl	80025e8 <Serial_PrintHCSR04Data>
			// 4. (Opcional) Imprimir si hubo un error (timeout)
			//Serial_PrintString("[Ultrasonico] Error: Timeout (eco no recibido)\r\n");
		}
		// 5. Esperar antes de la prxima medicin
		// No medir demasiado rpido para evitar ecos fantasmas.
		osDelay(200); // 5 lecturas por segundo es ms que suficiente.
 8002a7a:	20c8      	movs	r0, #200	@ 0xc8
 8002a7c:	f009 fe61 	bl	800c742 <osDelay>
	{
 8002a80:	e7ec      	b.n	8002a5c <UltrasonidoTask+0x8>
	...

08002a84 <GPSTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_GPSTask */
void GPSTask(void *argument)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b0b2      	sub	sp, #200	@ 0xc8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
	GPS_Data_t local_gps_data;

	/* Infinite loop */
	for(;;)
	{
		GPS_ProcessData();
 8002a8c:	f7fe fb3a 	bl	8001104 <GPS_ProcessData>
		if (gps_data_ready) {
 8002a90:	4b10      	ldr	r3, [pc, #64]	@ (8002ad4 <GPSTask+0x50>)
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d017      	beq.n	8002aca <GPSTask+0x46>
			// Copiar datos globales a local
			memcpy(&local_gps_data, &g_gps_data, sizeof(GPS_Data_t));
 8002a9a:	4a0f      	ldr	r2, [pc, #60]	@ (8002ad8 <GPSTask+0x54>)
 8002a9c:	f107 030c 	add.w	r3, r7, #12
 8002aa0:	4611      	mov	r1, r2
 8002aa2:	22bc      	movs	r2, #188	@ 0xbc
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f00f fbcc 	bl	8012242 <memcpy>

			// Enviar a cola para otras tareas
			osMessageQueuePut(gpsDataQueueHandle, &local_gps_data, 0, 0);
 8002aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8002adc <GPSTask+0x58>)
 8002aac:	6818      	ldr	r0, [r3, #0]
 8002aae:	f107 010c 	add.w	r1, r7, #12
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f00a f817 	bl	800cae8 <osMessageQueuePut>

			// Imprimir para debug
			GPS_PrintData(&local_gps_data);
 8002aba:	f107 030c 	add.w	r3, r7, #12
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7fe feb0 	bl	8001824 <GPS_PrintData>

			// Limpiar bandera
			gps_data_ready = 0;
 8002ac4:	4b03      	ldr	r3, [pc, #12]	@ (8002ad4 <GPSTask+0x50>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	701a      	strb	r2, [r3, #0]
		}
		osDelay(100);
 8002aca:	2064      	movs	r0, #100	@ 0x64
 8002acc:	f009 fe39 	bl	800c742 <osDelay>
		GPS_ProcessData();
 8002ad0:	e7dc      	b.n	8002a8c <GPSTask+0x8>
 8002ad2:	bf00      	nop
 8002ad4:	20000610 	.word	0x20000610
 8002ad8:	20000554 	.word	0x20000554
 8002adc:	2000087c 	.word	0x2000087c

08002ae0 <TransmisionTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_TransmisionTask */
void TransmisionTask(void *argument)
{
 8002ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ae4:	f5ad 7d63 	sub.w	sp, sp, #908	@ 0x38c
 8002ae8:	af0e      	add	r7, sp, #56	@ 0x38
 8002aea:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002aee:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8002af2:	6018      	str	r0, [r3, #0]
	Sensors_I2C_Handle_t i2c_data;
	GPS_Data_t gps_data;
	LoRa_t lora_module;

	// La estructura que rellenaremos y enviaremos al logger
	Datalog_Entry_t current_log_entry = {0};
 8002af4:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002af8:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002afc:	4618      	mov	r0, r3
 8002afe:	231e      	movs	r3, #30
 8002b00:	461a      	mov	r2, r3
 8002b02:	2100      	movs	r1, #0
 8002b04:	f00f fa22 	bl	8011f4c <memset>
	char msg[128];
	/* Infinite loop */
	for(;;)
	{
		LoRa_Init(&lora_module, &huart1);
 8002b08:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8002b0c:	4964      	ldr	r1, [pc, #400]	@ (8002ca0 <TransmisionTask+0x1c0>)
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff fc92 	bl	8002438 <LoRa_Init>
		LoRa_Setup(&lora_module,
 8002b14:	f507 70ae 	add.w	r0, r7, #348	@ 0x15c
 8002b18:	4b62      	ldr	r3, [pc, #392]	@ (8002ca4 <TransmisionTask+0x1c4>)
 8002b1a:	4a63      	ldr	r2, [pc, #396]	@ (8002ca8 <TransmisionTask+0x1c8>)
 8002b1c:	4963      	ldr	r1, [pc, #396]	@ (8002cac <TransmisionTask+0x1cc>)
 8002b1e:	f7ff fccf 	bl	80024c0 <LoRa_Setup>
				"1",  // Direccin del dispositivo
				"18", // ID de Red
				"915000000"); // Banda (ej. 915 MHz)

		// 1. Esperar por datos de los sensores I2C (cada 2 seg)
		if (osMessageQueueGet(sensorDataQueueHandle, &i2c_data, NULL, osWaitForever) == osOK)
 8002b22:	4b63      	ldr	r3, [pc, #396]	@ (8002cb0 <TransmisionTask+0x1d0>)
 8002b24:	6818      	ldr	r0, [r3, #0]
 8002b26:	f507 7147 	add.w	r1, r7, #796	@ 0x31c
 8002b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f00a f83a 	bl	800cba8 <osMessageQueueGet>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1e6      	bne.n	8002b08 <TransmisionTask+0x28>
		{
			// 2. Intentar obtener los ltimos datos del GPS (no esperar)
			// (Esto vaca la cola de GPS por si hay datos nuevos)
			osMessageQueueGet(gpsDataQueueHandle, &gps_data, NULL, 0);
 8002b3a:	4b5e      	ldr	r3, [pc, #376]	@ (8002cb4 <TransmisionTask+0x1d4>)
 8002b3c:	6818      	ldr	r0, [r3, #0]
 8002b3e:	f507 7118 	add.w	r1, r7, #608	@ 0x260
 8002b42:	2300      	movs	r3, #0
 8002b44:	2200      	movs	r2, #0
 8002b46:	f00a f82f 	bl	800cba8 <osMessageQueueGet>

			// 3. Rellenar la estructura de log
			current_log_entry.timestamp = gps_data.timestamp; // O mejor, un timestamp del GPS
 8002b4a:	f8d7 228c 	ldr.w	r2, [r7, #652]	@ 0x28c
 8002b4e:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002b52:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002b56:	601a      	str	r2, [r3, #0]
			current_log_entry.latitude = gps_data.latitude;
 8002b58:	f8d7 2260 	ldr.w	r2, [r7, #608]	@ 0x260
 8002b5c:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002b60:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002b64:	605a      	str	r2, [r3, #4]
			current_log_entry.longitude = gps_data.longitude;
 8002b66:	f8d7 2264 	ldr.w	r2, [r7, #612]	@ 0x264
 8002b6a:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002b6e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002b72:	609a      	str	r2, [r3, #8]
			current_log_entry.gps_fix = gps_data.fix_quality;
 8002b74:	f897 3274 	ldrb.w	r3, [r7, #628]	@ 0x274
 8002b78:	461a      	mov	r2, r3
 8002b7a:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002b7e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002b82:	819a      	strh	r2, [r3, #12]
			current_log_entry.temperature = i2c_data.data.temperature;
 8002b84:	f8d7 2320 	ldr.w	r2, [r7, #800]	@ 0x320
 8002b88:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002b8c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002b90:	f8c3 200e 	str.w	r2, [r3, #14]
			current_log_entry.humidity = i2c_data.data.humidity;
 8002b94:	f8d7 2324 	ldr.w	r2, [r7, #804]	@ 0x324
 8002b98:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002b9c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002ba0:	f8c3 2012 	str.w	r2, [r3, #18]
			current_log_entry.eco2 = i2c_data.data.eco2;
 8002ba4:	f8b7 2328 	ldrh.w	r2, [r7, #808]	@ 0x328
 8002ba8:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002bac:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002bb0:	82da      	strh	r2, [r3, #22]
			current_log_entry.tvoc = i2c_data.data.tvoc;
 8002bb2:	f8b7 232a 	ldrh.w	r2, [r7, #810]	@ 0x32a
 8002bb6:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002bba:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002bbe:	831a      	strh	r2, [r3, #24]
			current_log_entry.light = i2c_data.data.light;
 8002bc0:	f8d7 2344 	ldr.w	r2, [r7, #836]	@ 0x344
 8002bc4:	f507 7354 	add.w	r3, r7, #848	@ 0x350
 8002bc8:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002bcc:	f8c3 201a 	str.w	r2, [r3, #26]

			// 4. Enviar la estructura COMPLETA a la cola de Log
			osMessageQueuePut(logQueueHandle, &current_log_entry, 0, 0);
 8002bd0:	4b39      	ldr	r3, [pc, #228]	@ (8002cb8 <TransmisionTask+0x1d8>)
 8002bd2:	6818      	ldr	r0, [r3, #0]
 8002bd4:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8002bd8:	2300      	movs	r3, #0
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f009 ff84 	bl	800cae8 <osMessageQueuePut>

			// 5. Formatear y enviar por LoRa (como antes)
			snprintf(msg, sizeof(msg),
					"%.1f,%.1f,%u,%u,%.2f,%.2f,%.2f,%.1f",
					i2c_data.data.temperature,
 8002be0:	f8d7 3320 	ldr.w	r3, [r7, #800]	@ 0x320
			snprintf(msg, sizeof(msg),
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7fd fcb7 	bl	8000558 <__aeabi_f2d>
 8002bea:	4680      	mov	r8, r0
 8002bec:	4689      	mov	r9, r1
					i2c_data.data.humidity,
 8002bee:	f8d7 3324 	ldr.w	r3, [r7, #804]	@ 0x324
			snprintf(msg, sizeof(msg),
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7fd fcb0 	bl	8000558 <__aeabi_f2d>
 8002bf8:	4682      	mov	sl, r0
 8002bfa:	468b      	mov	fp, r1
					i2c_data.data.eco2,
 8002bfc:	f8b7 3328 	ldrh.w	r3, [r7, #808]	@ 0x328
			snprintf(msg, sizeof(msg),
 8002c00:	461e      	mov	r6, r3
					i2c_data.data.tvoc,
 8002c02:	f8b7 332a 	ldrh.w	r3, [r7, #810]	@ 0x32a
			snprintf(msg, sizeof(msg),
 8002c06:	613b      	str	r3, [r7, #16]
					i2c_data.data.accel[0],
 8002c08:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
			snprintf(msg, sizeof(msg),
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f7fd fca3 	bl	8000558 <__aeabi_f2d>
 8002c12:	e9c7 0102 	strd	r0, r1, [r7, #8]
					i2c_data.data.accel[1],
 8002c16:	f8d7 3330 	ldr.w	r3, [r7, #816]	@ 0x330
			snprintf(msg, sizeof(msg),
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f7fd fc9c 	bl	8000558 <__aeabi_f2d>
 8002c20:	e9c7 0100 	strd	r0, r1, [r7]
					i2c_data.data.accel[2],
 8002c24:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
			snprintf(msg, sizeof(msg),
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7fd fc95 	bl	8000558 <__aeabi_f2d>
 8002c2e:	4604      	mov	r4, r0
 8002c30:	460d      	mov	r5, r1
					i2c_data.data.light); // Nos falta el gps
 8002c32:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
			snprintf(msg, sizeof(msg),
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7fd fc8e 	bl	8000558 <__aeabi_f2d>
 8002c3c:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8002c40:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8002c44:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 8002c48:	ed97 7b00 	vldr	d7, [r7]
 8002c4c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002c50:	ed97 7b02 	vldr	d7, [r7, #8]
 8002c54:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002c58:	693a      	ldr	r2, [r7, #16]
 8002c5a:	9205      	str	r2, [sp, #20]
 8002c5c:	9604      	str	r6, [sp, #16]
 8002c5e:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8002c62:	e9cd 8900 	strd	r8, r9, [sp]
 8002c66:	4a15      	ldr	r2, [pc, #84]	@ (8002cbc <TransmisionTask+0x1dc>)
 8002c68:	2180      	movs	r1, #128	@ 0x80
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f00f f83e 	bl	8011cec <sniprintf>

			char cmd[160];
			snprintf(cmd, sizeof(cmd), "AT+SEND=0,%d,%s\r\n", (int)strlen(msg), msg);
 8002c70:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7fd fb03 	bl	8000280 <strlen>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	f107 001c 	add.w	r0, r7, #28
 8002c82:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	4a0d      	ldr	r2, [pc, #52]	@ (8002cc0 <TransmisionTask+0x1e0>)
 8002c8c:	21a0      	movs	r1, #160	@ 0xa0
 8002c8e:	f00f f82d 	bl	8011cec <sniprintf>
			Serial_PrintString(cmd);
 8002c92:	f107 031c 	add.w	r3, r7, #28
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7ff fce4 	bl	8002664 <Serial_PrintString>
		LoRa_Init(&lora_module, &huart1);
 8002c9c:	e734      	b.n	8002b08 <TransmisionTask+0x28>
 8002c9e:	bf00      	nop
 8002ca0:	20000ab8 	.word	0x20000ab8
 8002ca4:	08014d1c 	.word	0x08014d1c
 8002ca8:	08014d28 	.word	0x08014d28
 8002cac:	08014d2c 	.word	0x08014d2c
 8002cb0:	20000878 	.word	0x20000878
 8002cb4:	2000087c 	.word	0x2000087c
 8002cb8:	2000088c 	.word	0x2000088c
 8002cbc:	08014d30 	.word	0x08014d30
 8002cc0:	08014d54 	.word	0x08014d54

08002cc4 <SensoresTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_SensoresTask */
void SensoresTask(void *argument)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b090      	sub	sp, #64	@ 0x40
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN SensoresTask */
	Sensors_I2C_Handle_t hsensors = {0};
 8002ccc:	f107 030c 	add.w	r3, r7, #12
 8002cd0:	2234      	movs	r2, #52	@ 0x34
 8002cd2:	2100      	movs	r1, #0
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f00f f939 	bl	8011f4c <memset>


	if (Sensors_I2C_Init(&hsensors, &hi2c1)==HAL_OK)
 8002cda:	f107 030c 	add.w	r3, r7, #12
 8002cde:	491e      	ldr	r1, [pc, #120]	@ (8002d58 <SensoresTask+0x94>)
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f7fe feb9 	bl	8001a58 <Sensors_I2C_Init>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d103      	bne.n	8002cf4 <SensoresTask+0x30>
	{
		Serial_PrintString("Sensores I2C Inicializados \n\r");
 8002cec:	481b      	ldr	r0, [pc, #108]	@ (8002d5c <SensoresTask+0x98>)
 8002cee:	f7ff fcb9 	bl	8002664 <Serial_PrintString>
 8002cf2:	e002      	b.n	8002cfa <SensoresTask+0x36>
	}
	else
	{
		Serial_PrintString("No se logr inicializar los sensores \n\r");
 8002cf4:	481a      	ldr	r0, [pc, #104]	@ (8002d60 <SensoresTask+0x9c>)
 8002cf6:	f7ff fcb5 	bl	8002664 <Serial_PrintString>

	/* Infinite loop */
	for(;;)
	{
		// 1. Leer Temperatura y Humedad
		HDC1080_Read(&hsensors);
 8002cfa:	f107 030c 	add.w	r3, r7, #12
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7fe fffe 	bl	8001d00 <HDC1080_Read>

		// 2. Enviar datos de T/H al CCS811 para compensacin
		CCS811_WriteEnvData(&hsensors, hsensors.data.temperature, hsensors.data.humidity);
 8002d04:	edd7 7a04 	vldr	s15, [r7, #16]
 8002d08:	ed97 7a05 	vldr	s14, [r7, #20]
 8002d0c:	f107 030c 	add.w	r3, r7, #12
 8002d10:	eef0 0a47 	vmov.f32	s1, s14
 8002d14:	eeb0 0a67 	vmov.f32	s0, s15
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff f89b 	bl	8001e54 <CCS811_WriteEnvData>

		// 3. Leer Calidad de Aire (ahora compensada)
		CCS811_Read(&hsensors);
 8002d1e:	f107 030c 	add.w	r3, r7, #12
 8002d22:	4618      	mov	r0, r3
 8002d24:	f7fe ff0b 	bl	8001b3e <CCS811_Read>

		// 4. Leer el resto de sensores
		MPU6050_Read(&hsensors);
 8002d28:	f107 030c 	add.w	r3, r7, #12
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7fe ff55 	bl	8001bdc <MPU6050_Read>
		LTR390_Read(&hsensors);
 8002d32:	f107 030c 	add.w	r3, r7, #12
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7ff f84e 	bl	8001dd8 <LTR390_Read>

		osMessageQueuePut(sensorDataQueueHandle, &hsensors, 0, 0);
 8002d3c:	4b09      	ldr	r3, [pc, #36]	@ (8002d64 <SensoresTask+0xa0>)
 8002d3e:	6818      	ldr	r0, [r3, #0]
 8002d40:	f107 010c 	add.w	r1, r7, #12
 8002d44:	2300      	movs	r3, #0
 8002d46:	2200      	movs	r2, #0
 8002d48:	f009 fece 	bl	800cae8 <osMessageQueuePut>
		osDelay(200);
 8002d4c:	20c8      	movs	r0, #200	@ 0xc8
 8002d4e:	f009 fcf8 	bl	800c742 <osDelay>
		HDC1080_Read(&hsensors);
 8002d52:	bf00      	nop
 8002d54:	e7d1      	b.n	8002cfa <SensoresTask+0x36>
 8002d56:	bf00      	nop
 8002d58:	2000089c 	.word	0x2000089c
 8002d5c:	08014d68 	.word	0x08014d68
 8002d60:	08014d88 	.word	0x08014d88
 8002d64:	20000878 	.word	0x20000878

08002d68 <Datos_SD>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Datos_SD */
void Datos_SD(void *argument)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	f5ad 6d96 	sub.w	sp, sp, #1200	@ 0x4b0
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	f507 6396 	add.w	r3, r7, #1200	@ 0x4b0
 8002d74:	f2a3 43ac 	subw	r3, r3, #1196	@ 0x4ac
 8002d78:	6018      	str	r0, [r3, #0]
	Datalog_Entry_t log_entry;
	Datalogger_t datalogger;

	// 1. Inicializar el Datalogger
	// Esperamos un poco para que la SD se estabilice
	osDelay(2000);
 8002d7a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002d7e:	f009 fce0 	bl	800c742 <osDelay>
	if (Datalogger_Init(&datalogger, "LOG_001.BIN") != HAL_OK) {
 8002d82:	f107 0308 	add.w	r3, r7, #8
 8002d86:	490f      	ldr	r1, [pc, #60]	@ (8002dc4 <Datos_SD+0x5c>)
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7ff fc99 	bl	80026c0 <Datalogger_Init>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d002      	beq.n	8002d9a <Datos_SD+0x32>
		// Error: No se pudo montar la SD.
		// Aqu podras encender un LED de error.
		osThreadTerminate(NULL); // Terminar la tarea
 8002d94:	2000      	movs	r0, #0
 8002d96:	f009 fca7 	bl	800c6e8 <osThreadTerminate>
	}
	/* Infinite loop */
	for(;;)
	{
		// 2. Esperar (bloquearse) hasta que lleguen datos a la cola de log
		if (osMessageQueueGet(logQueueHandle, &log_entry, NULL, osWaitForever) == osOK)
 8002d9a:	4b0b      	ldr	r3, [pc, #44]	@ (8002dc8 <Datos_SD+0x60>)
 8002d9c:	6818      	ldr	r0, [r3, #0]
 8002d9e:	f507 6192 	add.w	r1, r7, #1168	@ 0x490
 8002da2:	f04f 33ff 	mov.w	r3, #4294967295
 8002da6:	2200      	movs	r2, #0
 8002da8:	f009 fefe 	bl	800cba8 <osMessageQueueGet>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d1f3      	bne.n	8002d9a <Datos_SD+0x32>
		{
			// 3. Escribir los datos en la SD
			Datalogger_LogEntry(&datalogger, &log_entry);
 8002db2:	f507 6292 	add.w	r2, r7, #1168	@ 0x490
 8002db6:	f107 0308 	add.w	r3, r7, #8
 8002dba:	4611      	mov	r1, r2
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff fcbf 	bl	8002740 <Datalogger_LogEntry>
		if (osMessageQueueGet(logQueueHandle, &log_entry, NULL, osWaitForever) == osOK)
 8002dc2:	e7ea      	b.n	8002d9a <Datos_SD+0x32>
 8002dc4:	08014db4 	.word	0x08014db4
 8002dc8:	2000088c 	.word	0x2000088c

08002dcc <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b088      	sub	sp, #32
 8002dd0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dd2:	f107 030c 	add.w	r3, r7, #12
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	601a      	str	r2, [r3, #0]
 8002dda:	605a      	str	r2, [r3, #4]
 8002ddc:	609a      	str	r2, [r3, #8]
 8002dde:	60da      	str	r2, [r3, #12]
 8002de0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002de2:	2300      	movs	r3, #0
 8002de4:	60bb      	str	r3, [r7, #8]
 8002de6:	4b23      	ldr	r3, [pc, #140]	@ (8002e74 <MX_GPIO_Init+0xa8>)
 8002de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dea:	4a22      	ldr	r2, [pc, #136]	@ (8002e74 <MX_GPIO_Init+0xa8>)
 8002dec:	f043 0301 	orr.w	r3, r3, #1
 8002df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002df2:	4b20      	ldr	r3, [pc, #128]	@ (8002e74 <MX_GPIO_Init+0xa8>)
 8002df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	60bb      	str	r3, [r7, #8]
 8002dfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfe:	2300      	movs	r3, #0
 8002e00:	607b      	str	r3, [r7, #4]
 8002e02:	4b1c      	ldr	r3, [pc, #112]	@ (8002e74 <MX_GPIO_Init+0xa8>)
 8002e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e06:	4a1b      	ldr	r2, [pc, #108]	@ (8002e74 <MX_GPIO_Init+0xa8>)
 8002e08:	f043 0302 	orr.w	r3, r3, #2
 8002e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e0e:	4b19      	ldr	r3, [pc, #100]	@ (8002e74 <MX_GPIO_Init+0xa8>)
 8002e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	607b      	str	r3, [r7, #4]
 8002e18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIGGER_GPIO_Port, TRIGGER_Pin, GPIO_PIN_RESET);
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	2140      	movs	r1, #64	@ 0x40
 8002e1e:	4816      	ldr	r0, [pc, #88]	@ (8002e78 <MX_GPIO_Init+0xac>)
 8002e20:	f001 ff42 	bl	8004ca8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8002e24:	2200      	movs	r2, #0
 8002e26:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002e2a:	4814      	ldr	r0, [pc, #80]	@ (8002e7c <MX_GPIO_Init+0xb0>)
 8002e2c:	f001 ff3c 	bl	8004ca8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TRIGGER_Pin */
  GPIO_InitStruct.Pin = TRIGGER_Pin;
 8002e30:	2340      	movs	r3, #64	@ 0x40
 8002e32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e34:	2301      	movs	r3, #1
 8002e36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TRIGGER_GPIO_Port, &GPIO_InitStruct);
 8002e40:	f107 030c 	add.w	r3, r7, #12
 8002e44:	4619      	mov	r1, r3
 8002e46:	480c      	ldr	r0, [pc, #48]	@ (8002e78 <MX_GPIO_Init+0xac>)
 8002e48:	f001 fdaa 	bl	80049a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002e4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e50:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e52:	2301      	movs	r3, #1
 8002e54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e56:	2300      	movs	r3, #0
 8002e58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e5e:	f107 030c 	add.w	r3, r7, #12
 8002e62:	4619      	mov	r1, r3
 8002e64:	4805      	ldr	r0, [pc, #20]	@ (8002e7c <MX_GPIO_Init+0xb0>)
 8002e66:	f001 fd9b 	bl	80049a0 <HAL_GPIO_Init>

}
 8002e6a:	bf00      	nop
 8002e6c:	3720      	adds	r7, #32
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	40023800 	.word	0x40023800
 8002e78:	40020000 	.word	0x40020000
 8002e7c:	40020400 	.word	0x40020400

08002e80 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002e84:	4b12      	ldr	r3, [pc, #72]	@ (8002ed0 <MX_I2C1_Init+0x50>)
 8002e86:	4a13      	ldr	r2, [pc, #76]	@ (8002ed4 <MX_I2C1_Init+0x54>)
 8002e88:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002e8a:	4b11      	ldr	r3, [pc, #68]	@ (8002ed0 <MX_I2C1_Init+0x50>)
 8002e8c:	4a12      	ldr	r2, [pc, #72]	@ (8002ed8 <MX_I2C1_Init+0x58>)
 8002e8e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002e90:	4b0f      	ldr	r3, [pc, #60]	@ (8002ed0 <MX_I2C1_Init+0x50>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002e96:	4b0e      	ldr	r3, [pc, #56]	@ (8002ed0 <MX_I2C1_Init+0x50>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ed0 <MX_I2C1_Init+0x50>)
 8002e9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002ea2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ea4:	4b0a      	ldr	r3, [pc, #40]	@ (8002ed0 <MX_I2C1_Init+0x50>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002eaa:	4b09      	ldr	r3, [pc, #36]	@ (8002ed0 <MX_I2C1_Init+0x50>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002eb0:	4b07      	ldr	r3, [pc, #28]	@ (8002ed0 <MX_I2C1_Init+0x50>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002eb6:	4b06      	ldr	r3, [pc, #24]	@ (8002ed0 <MX_I2C1_Init+0x50>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ebc:	4804      	ldr	r0, [pc, #16]	@ (8002ed0 <MX_I2C1_Init+0x50>)
 8002ebe:	f001 ff0d 	bl	8004cdc <HAL_I2C_Init>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d001      	beq.n	8002ecc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002ec8:	f000 f9ac 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002ecc:	bf00      	nop
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	2000089c 	.word	0x2000089c
 8002ed4:	40005400 	.word	0x40005400
 8002ed8:	000186a0 	.word	0x000186a0

08002edc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b08a      	sub	sp, #40	@ 0x28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee4:	f107 0314 	add.w	r3, r7, #20
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]
 8002eec:	605a      	str	r2, [r3, #4]
 8002eee:	609a      	str	r2, [r3, #8]
 8002ef0:	60da      	str	r2, [r3, #12]
 8002ef2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a19      	ldr	r2, [pc, #100]	@ (8002f60 <HAL_I2C_MspInit+0x84>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d12b      	bne.n	8002f56 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002efe:	2300      	movs	r3, #0
 8002f00:	613b      	str	r3, [r7, #16]
 8002f02:	4b18      	ldr	r3, [pc, #96]	@ (8002f64 <HAL_I2C_MspInit+0x88>)
 8002f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f06:	4a17      	ldr	r2, [pc, #92]	@ (8002f64 <HAL_I2C_MspInit+0x88>)
 8002f08:	f043 0302 	orr.w	r3, r3, #2
 8002f0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f0e:	4b15      	ldr	r3, [pc, #84]	@ (8002f64 <HAL_I2C_MspInit+0x88>)
 8002f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	613b      	str	r3, [r7, #16]
 8002f18:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f1a:	23c0      	movs	r3, #192	@ 0xc0
 8002f1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f1e:	2312      	movs	r3, #18
 8002f20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f22:	2300      	movs	r3, #0
 8002f24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f26:	2303      	movs	r3, #3
 8002f28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002f2a:	2304      	movs	r3, #4
 8002f2c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f2e:	f107 0314 	add.w	r3, r7, #20
 8002f32:	4619      	mov	r1, r3
 8002f34:	480c      	ldr	r0, [pc, #48]	@ (8002f68 <HAL_I2C_MspInit+0x8c>)
 8002f36:	f001 fd33 	bl	80049a0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	60fb      	str	r3, [r7, #12]
 8002f3e:	4b09      	ldr	r3, [pc, #36]	@ (8002f64 <HAL_I2C_MspInit+0x88>)
 8002f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f42:	4a08      	ldr	r2, [pc, #32]	@ (8002f64 <HAL_I2C_MspInit+0x88>)
 8002f44:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002f48:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f4a:	4b06      	ldr	r3, [pc, #24]	@ (8002f64 <HAL_I2C_MspInit+0x88>)
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f52:	60fb      	str	r3, [r7, #12]
 8002f54:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002f56:	bf00      	nop
 8002f58:	3728      	adds	r7, #40	@ 0x28
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	40005400 	.word	0x40005400
 8002f64:	40023800 	.word	0x40023800
 8002f68:	40020400 	.word	0x40020400

08002f6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002f70:	4b16      	ldr	r3, [pc, #88]	@ (8002fcc <main+0x60>)
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	4a15      	ldr	r2, [pc, #84]	@ (8002fcc <main+0x60>)
 8002f76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f7a:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002f7c:	4b14      	ldr	r3, [pc, #80]	@ (8002fd0 <main+0x64>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a13      	ldr	r2, [pc, #76]	@ (8002fd0 <main+0x64>)
 8002f82:	f043 0301 	orr.w	r3, r3, #1
 8002f86:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f88:	f000 ffe4 	bl	8003f54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f8c:	f000 f822 	bl	8002fd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f90:	f7ff ff1c 	bl	8002dcc <MX_GPIO_Init>
  MX_DMA_Init();
 8002f94:	f7ff fc08 	bl	80027a8 <MX_DMA_Init>
  MX_TIM1_Init();
 8002f98:	f000 fb9a 	bl	80036d0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002f9c:	f000 fccc 	bl	8003938 <MX_TIM3_Init>
  MX_TIM2_Init();
 8002fa0:	f000 fc5a 	bl	8003858 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8002fa4:	f000 fe6e 	bl	8003c84 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8002fa8:	f000 fe42 	bl	8003c30 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8002fac:	f7ff ff68 	bl	8002e80 <MX_I2C1_Init>
  MX_SPI2_Init();
 8002fb0:	f000 f93e 	bl	8003230 <MX_SPI2_Init>
  MX_FATFS_Init();
 8002fb4:	f006 ffc6 	bl	8009f44 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
	//I2C_Scanner();
	AllInit();
 8002fb8:	f000 f874 	bl	80030a4 <AllInit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8002fbc:	f009 fab8 	bl	800c530 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002fc0:	f7ff fc3a 	bl	8002838 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002fc4:	f009 fad8 	bl	800c578 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8002fc8:	bf00      	nop
 8002fca:	e7fd      	b.n	8002fc8 <main+0x5c>
 8002fcc:	e000edf0 	.word	0xe000edf0
 8002fd0:	e0001000 	.word	0xe0001000

08002fd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b094      	sub	sp, #80	@ 0x50
 8002fd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002fda:	f107 0320 	add.w	r3, r7, #32
 8002fde:	2230      	movs	r2, #48	@ 0x30
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f00e ffb2 	bl	8011f4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002fe8:	f107 030c 	add.w	r3, r7, #12
 8002fec:	2200      	movs	r2, #0
 8002fee:	601a      	str	r2, [r3, #0]
 8002ff0:	605a      	str	r2, [r3, #4]
 8002ff2:	609a      	str	r2, [r3, #8]
 8002ff4:	60da      	str	r2, [r3, #12]
 8002ff6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	60bb      	str	r3, [r7, #8]
 8002ffc:	4b27      	ldr	r3, [pc, #156]	@ (800309c <SystemClock_Config+0xc8>)
 8002ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003000:	4a26      	ldr	r2, [pc, #152]	@ (800309c <SystemClock_Config+0xc8>)
 8003002:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003006:	6413      	str	r3, [r2, #64]	@ 0x40
 8003008:	4b24      	ldr	r3, [pc, #144]	@ (800309c <SystemClock_Config+0xc8>)
 800300a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003010:	60bb      	str	r3, [r7, #8]
 8003012:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003014:	2300      	movs	r3, #0
 8003016:	607b      	str	r3, [r7, #4]
 8003018:	4b21      	ldr	r3, [pc, #132]	@ (80030a0 <SystemClock_Config+0xcc>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a20      	ldr	r2, [pc, #128]	@ (80030a0 <SystemClock_Config+0xcc>)
 800301e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003022:	6013      	str	r3, [r2, #0]
 8003024:	4b1e      	ldr	r3, [pc, #120]	@ (80030a0 <SystemClock_Config+0xcc>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800302c:	607b      	str	r3, [r7, #4]
 800302e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003030:	2302      	movs	r3, #2
 8003032:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003034:	2301      	movs	r3, #1
 8003036:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003038:	2310      	movs	r3, #16
 800303a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800303c:	2302      	movs	r3, #2
 800303e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003040:	2300      	movs	r3, #0
 8003042:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003044:	2308      	movs	r3, #8
 8003046:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8003048:	2364      	movs	r3, #100	@ 0x64
 800304a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800304c:	2302      	movs	r3, #2
 800304e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003050:	2304      	movs	r3, #4
 8003052:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003054:	f107 0320 	add.w	r3, r7, #32
 8003058:	4618      	mov	r0, r3
 800305a:	f003 fae3 	bl	8006624 <HAL_RCC_OscConfig>
 800305e:	4603      	mov	r3, r0
 8003060:	2b00      	cmp	r3, #0
 8003062:	d001      	beq.n	8003068 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003064:	f000 f8de 	bl	8003224 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003068:	230f      	movs	r3, #15
 800306a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800306c:	2302      	movs	r3, #2
 800306e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003070:	2300      	movs	r3, #0
 8003072:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003074:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003078:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800307a:	2300      	movs	r3, #0
 800307c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800307e:	f107 030c 	add.w	r3, r7, #12
 8003082:	2103      	movs	r1, #3
 8003084:	4618      	mov	r0, r3
 8003086:	f003 fd45 	bl	8006b14 <HAL_RCC_ClockConfig>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d001      	beq.n	8003094 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8003090:	f000 f8c8 	bl	8003224 <Error_Handler>
  }
}
 8003094:	bf00      	nop
 8003096:	3750      	adds	r7, #80	@ 0x50
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40023800 	.word	0x40023800
 80030a0:	40007000 	.word	0x40007000

080030a4 <AllInit>:

/* USER CODE BEGIN 4 */

void AllInit(void){ // COLOCAR LOS QUE SON BRRRRRRRRRRR
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // motor izquierdo adelante
 80030a8:	2104      	movs	r1, #4
 80030aa:	4833      	ldr	r0, [pc, #204]	@ (8003178 <AllInit+0xd4>)
 80030ac:	f004 f932 	bl	8007314 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80030b0:	2108      	movs	r1, #8
 80030b2:	4831      	ldr	r0, [pc, #196]	@ (8003178 <AllInit+0xd4>)
 80030b4:	f004 f92e 	bl	8007314 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4); // Motor derecho adelante
 80030b8:	210c      	movs	r1, #12
 80030ba:	482f      	ldr	r0, [pc, #188]	@ (8003178 <AllInit+0xd4>)
 80030bc:	f004 f92a 	bl	8007314 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80030c0:	2100      	movs	r1, #0
 80030c2:	482d      	ldr	r0, [pc, #180]	@ (8003178 <AllInit+0xd4>)
 80030c4:	f004 f926 	bl	8007314 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // motor izquierdo atras
 80030c8:	2100      	movs	r1, #0
 80030ca:	482c      	ldr	r0, [pc, #176]	@ (800317c <AllInit+0xd8>)
 80030cc:	f004 f922 	bl	8007314 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80030d0:	2104      	movs	r1, #4
 80030d2:	482a      	ldr	r0, [pc, #168]	@ (800317c <AllInit+0xd8>)
 80030d4:	f004 f91e 	bl	8007314 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4); // Motor derecho atras
 80030d8:	210c      	movs	r1, #12
 80030da:	4828      	ldr	r0, [pc, #160]	@ (800317c <AllInit+0xd8>)
 80030dc:	f004 f91a 	bl	8007314 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80030e0:	2108      	movs	r1, #8
 80030e2:	4826      	ldr	r0, [pc, #152]	@ (800317c <AllInit+0xd8>)
 80030e4:	f004 f916 	bl	8007314 <HAL_TIM_PWM_Start>

	// Configurar pines y timer para el motor derecho delantero
	Rover.f_right_motor.pwm_timer = &htim1;
 80030e8:	4b25      	ldr	r3, [pc, #148]	@ (8003180 <AllInit+0xdc>)
 80030ea:	4a23      	ldr	r2, [pc, #140]	@ (8003178 <AllInit+0xd4>)
 80030ec:	60da      	str	r2, [r3, #12]
	Rover.f_right_motor.pwm_channel_IN1 = TIM_CHANNEL_4; // AIN1
 80030ee:	4b24      	ldr	r3, [pc, #144]	@ (8003180 <AllInit+0xdc>)
 80030f0:	220c      	movs	r2, #12
 80030f2:	611a      	str	r2, [r3, #16]
	Rover.f_right_motor.pwm_channel_IN2 = TIM_CHANNEL_1; // AIN2
 80030f4:	4b22      	ldr	r3, [pc, #136]	@ (8003180 <AllInit+0xdc>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	615a      	str	r2, [r3, #20]

	// Configurar pines y timer para el motor izquierdo delantero
	Rover.f_left_motor.pwm_timer = &htim1;
 80030fa:	4b21      	ldr	r3, [pc, #132]	@ (8003180 <AllInit+0xdc>)
 80030fc:	4a1e      	ldr	r2, [pc, #120]	@ (8003178 <AllInit+0xd4>)
 80030fe:	601a      	str	r2, [r3, #0]
	Rover.f_left_motor.pwm_channel_IN1 = TIM_CHANNEL_2; // BIN1
 8003100:	4b1f      	ldr	r3, [pc, #124]	@ (8003180 <AllInit+0xdc>)
 8003102:	2204      	movs	r2, #4
 8003104:	605a      	str	r2, [r3, #4]
	Rover.f_left_motor.pwm_channel_IN2 = TIM_CHANNEL_3; // BIN2
 8003106:	4b1e      	ldr	r3, [pc, #120]	@ (8003180 <AllInit+0xdc>)
 8003108:	2208      	movs	r2, #8
 800310a:	609a      	str	r2, [r3, #8]

	// Configurar pines y timer para el motor derecho trasero
	Rover.b_right_motor.pwm_timer = &htim3;
 800310c:	4b1c      	ldr	r3, [pc, #112]	@ (8003180 <AllInit+0xdc>)
 800310e:	4a1b      	ldr	r2, [pc, #108]	@ (800317c <AllInit+0xd8>)
 8003110:	625a      	str	r2, [r3, #36]	@ 0x24
	Rover.b_right_motor.pwm_channel_IN1 = TIM_CHANNEL_4; // CIN1
 8003112:	4b1b      	ldr	r3, [pc, #108]	@ (8003180 <AllInit+0xdc>)
 8003114:	220c      	movs	r2, #12
 8003116:	629a      	str	r2, [r3, #40]	@ 0x28
	Rover.b_right_motor.pwm_channel_IN2 = TIM_CHANNEL_3; // CIN2
 8003118:	4b19      	ldr	r3, [pc, #100]	@ (8003180 <AllInit+0xdc>)
 800311a:	2208      	movs	r2, #8
 800311c:	62da      	str	r2, [r3, #44]	@ 0x2c

	// Configurar pines y timer para el motor izquierdo trasero
	Rover.b_left_motor.pwm_timer = &htim3;
 800311e:	4b18      	ldr	r3, [pc, #96]	@ (8003180 <AllInit+0xdc>)
 8003120:	4a16      	ldr	r2, [pc, #88]	@ (800317c <AllInit+0xd8>)
 8003122:	619a      	str	r2, [r3, #24]
	Rover.b_left_motor.pwm_channel_IN1 = TIM_CHANNEL_1; // DIN1
 8003124:	4b16      	ldr	r3, [pc, #88]	@ (8003180 <AllInit+0xdc>)
 8003126:	2200      	movs	r2, #0
 8003128:	61da      	str	r2, [r3, #28]
	Rover.b_left_motor.pwm_channel_IN2 = TIM_CHANNEL_2; // DIN2
 800312a:	4b15      	ldr	r3, [pc, #84]	@ (8003180 <AllInit+0xdc>)
 800312c:	2204      	movs	r2, #4
 800312e:	621a      	str	r2, [r3, #32]


	hcsr04_frontal.htim = &htim2;
 8003130:	4b14      	ldr	r3, [pc, #80]	@ (8003184 <AllInit+0xe0>)
 8003132:	4a15      	ldr	r2, [pc, #84]	@ (8003188 <AllInit+0xe4>)
 8003134:	601a      	str	r2, [r3, #0]
	hcsr04_frontal.tim_channel = TIM_CHANNEL_1;
 8003136:	4b13      	ldr	r3, [pc, #76]	@ (8003184 <AllInit+0xe0>)
 8003138:	2200      	movs	r2, #0
 800313a:	605a      	str	r2, [r3, #4]
	hcsr04_frontal.trig_port = GPIOA;          // Ajustar segn tu configuracin
 800313c:	4b11      	ldr	r3, [pc, #68]	@ (8003184 <AllInit+0xe0>)
 800313e:	4a13      	ldr	r2, [pc, #76]	@ (800318c <AllInit+0xe8>)
 8003140:	609a      	str	r2, [r3, #8]
	hcsr04_frontal.trig_pin = GPIO_PIN_6;     // Ajustar segn tu configuracin
 8003142:	4b10      	ldr	r3, [pc, #64]	@ (8003184 <AllInit+0xe0>)
 8003144:	2240      	movs	r2, #64	@ 0x40
 8003146:	819a      	strh	r2, [r3, #12]
	hcsr04_frontal.timeout_ms = 100;
 8003148:	4b0e      	ldr	r3, [pc, #56]	@ (8003184 <AllInit+0xe0>)
 800314a:	2264      	movs	r2, #100	@ 0x64
 800314c:	611a      	str	r2, [r3, #16]
	HCSR04_Init(&hcsr04_frontal);
 800314e:	480d      	ldr	r0, [pc, #52]	@ (8003184 <AllInit+0xe0>)
 8003150:	f7fe feee 	bl	8001f30 <HCSR04_Init>

	gps_config.huart = &huart2;  // colocar la que es aqui y arriba en la definicion externa
 8003154:	4b0e      	ldr	r3, [pc, #56]	@ (8003190 <AllInit+0xec>)
 8003156:	4a0f      	ldr	r2, [pc, #60]	@ (8003194 <AllInit+0xf0>)
 8003158:	601a      	str	r2, [r3, #0]
	gps_config.timeout_ms = 1000;
 800315a:	4b0d      	ldr	r3, [pc, #52]	@ (8003190 <AllInit+0xec>)
 800315c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003160:	605a      	str	r2, [r3, #4]
	GPS_Init(&gps_config);
 8003162:	480b      	ldr	r0, [pc, #44]	@ (8003190 <AllInit+0xec>)
 8003164:	f7fd ff82 	bl	800106c <GPS_Init>

	Serial_Init(&huart1);
 8003168:	480b      	ldr	r0, [pc, #44]	@ (8003198 <AllInit+0xf4>)
 800316a:	f7ff fa25 	bl	80025b8 <Serial_Init>

	init_navegacion();
 800316e:	f7fd ff5f 	bl	8001030 <init_navegacion>
}
 8003172:	bf00      	nop
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	200009e0 	.word	0x200009e0
 800317c:	20000a70 	.word	0x20000a70
 8003180:	200008f0 	.word	0x200008f0
 8003184:	20000928 	.word	0x20000928
 8003188:	20000a28 	.word	0x20000a28
 800318c:	40020000 	.word	0x40020000
 8003190:	20000920 	.word	0x20000920
 8003194:	20000b00 	.word	0x20000b00
 8003198:	20000ab8 	.word	0x20000ab8

0800319c <HAL_UART_RxHalfCpltCallback>:


void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b082      	sub	sp, #8
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
	GPS_UART_RxHalfCpltCallback(huart);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f7fe fc2f 	bl	8001a08 <GPS_UART_RxHalfCpltCallback>
}
 80031aa:	bf00      	nop
 80031ac:	3708      	adds	r7, #8
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}

080031b2 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	b082      	sub	sp, #8
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
	GPS_UART_RxCpltCallback(huart);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f7fe fc2e 	bl	8001a1c <GPS_UART_RxCpltCallback>
	Serial_TxComplete_Callback(huart);  // Mantener si usas Serial
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f7ff fa67 	bl	8002694 <Serial_TxComplete_Callback>
}
 80031c6:	bf00      	nop
 80031c8:	3708      	adds	r7, #8
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}

080031ce <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80031ce:	b580      	push	{r7, lr}
 80031d0:	b082      	sub	sp, #8
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
	GPS_UART_ErrorCallback(huart);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f7fe fc2a 	bl	8001a30 <GPS_UART_ErrorCallback>
}
 80031dc:	bf00      	nop
 80031de:	3708      	adds	r7, #8
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <HAL_TIM_IC_CaptureCallback>:
 * @brief  Input Capture callback in non blocking mode
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
	// Llama a nuestro driver del sensor.
	// El driver sr04.c comprobar internamente si el htim
	// es el que le corresponde (el &htim2 que le pasamos en main.c)
	HCSR04_InputCaptureCallback(htim);
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f7fe ffdb 	bl	80021a8 <HCSR04_InputCaptureCallback>
}
 80031f2:	bf00      	nop
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}
	...

080031fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	HCSR04_TimerOverflowCallback(htim);
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f7ff f8f7 	bl	80023f8 <HCSR04_TimerOverflowCallback>
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a04      	ldr	r2, [pc, #16]	@ (8003220 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d101      	bne.n	8003218 <HAL_TIM_PeriodElapsedCallback+0x1c>
  {
    HAL_IncTick();
 8003214:	f000 fec0 	bl	8003f98 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003218:	bf00      	nop
 800321a:	3708      	adds	r7, #8
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}
 8003220:	40014800 	.word	0x40014800

08003224 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003224:	b480      	push	{r7}
 8003226:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003228:	b672      	cpsid	i
}
 800322a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800322c:	bf00      	nop
 800322e:	e7fd      	b.n	800322c <Error_Handler+0x8>

08003230 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003234:	4b17      	ldr	r3, [pc, #92]	@ (8003294 <MX_SPI2_Init+0x64>)
 8003236:	4a18      	ldr	r2, [pc, #96]	@ (8003298 <MX_SPI2_Init+0x68>)
 8003238:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800323a:	4b16      	ldr	r3, [pc, #88]	@ (8003294 <MX_SPI2_Init+0x64>)
 800323c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003240:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003242:	4b14      	ldr	r3, [pc, #80]	@ (8003294 <MX_SPI2_Init+0x64>)
 8003244:	2200      	movs	r2, #0
 8003246:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003248:	4b12      	ldr	r3, [pc, #72]	@ (8003294 <MX_SPI2_Init+0x64>)
 800324a:	2200      	movs	r2, #0
 800324c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800324e:	4b11      	ldr	r3, [pc, #68]	@ (8003294 <MX_SPI2_Init+0x64>)
 8003250:	2200      	movs	r2, #0
 8003252:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003254:	4b0f      	ldr	r3, [pc, #60]	@ (8003294 <MX_SPI2_Init+0x64>)
 8003256:	2200      	movs	r2, #0
 8003258:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800325a:	4b0e      	ldr	r3, [pc, #56]	@ (8003294 <MX_SPI2_Init+0x64>)
 800325c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003260:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003262:	4b0c      	ldr	r3, [pc, #48]	@ (8003294 <MX_SPI2_Init+0x64>)
 8003264:	2200      	movs	r2, #0
 8003266:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003268:	4b0a      	ldr	r3, [pc, #40]	@ (8003294 <MX_SPI2_Init+0x64>)
 800326a:	2200      	movs	r2, #0
 800326c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800326e:	4b09      	ldr	r3, [pc, #36]	@ (8003294 <MX_SPI2_Init+0x64>)
 8003270:	2200      	movs	r2, #0
 8003272:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003274:	4b07      	ldr	r3, [pc, #28]	@ (8003294 <MX_SPI2_Init+0x64>)
 8003276:	2200      	movs	r2, #0
 8003278:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800327a:	4b06      	ldr	r3, [pc, #24]	@ (8003294 <MX_SPI2_Init+0x64>)
 800327c:	220a      	movs	r2, #10
 800327e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003280:	4804      	ldr	r0, [pc, #16]	@ (8003294 <MX_SPI2_Init+0x64>)
 8003282:	f003 fe59 	bl	8006f38 <HAL_SPI_Init>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800328c:	f7ff ffca 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003290:	bf00      	nop
 8003292:	bd80      	pop	{r7, pc}
 8003294:	2000093c 	.word	0x2000093c
 8003298:	40003800 	.word	0x40003800

0800329c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b08a      	sub	sp, #40	@ 0x28
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032a4:	f107 0314 	add.w	r3, r7, #20
 80032a8:	2200      	movs	r2, #0
 80032aa:	601a      	str	r2, [r3, #0]
 80032ac:	605a      	str	r2, [r3, #4]
 80032ae:	609a      	str	r2, [r3, #8]
 80032b0:	60da      	str	r2, [r3, #12]
 80032b2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a19      	ldr	r2, [pc, #100]	@ (8003320 <HAL_SPI_MspInit+0x84>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d12c      	bne.n	8003318 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80032be:	2300      	movs	r3, #0
 80032c0:	613b      	str	r3, [r7, #16]
 80032c2:	4b18      	ldr	r3, [pc, #96]	@ (8003324 <HAL_SPI_MspInit+0x88>)
 80032c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c6:	4a17      	ldr	r2, [pc, #92]	@ (8003324 <HAL_SPI_MspInit+0x88>)
 80032c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80032ce:	4b15      	ldr	r3, [pc, #84]	@ (8003324 <HAL_SPI_MspInit+0x88>)
 80032d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032d6:	613b      	str	r3, [r7, #16]
 80032d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032da:	2300      	movs	r3, #0
 80032dc:	60fb      	str	r3, [r7, #12]
 80032de:	4b11      	ldr	r3, [pc, #68]	@ (8003324 <HAL_SPI_MspInit+0x88>)
 80032e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e2:	4a10      	ldr	r2, [pc, #64]	@ (8003324 <HAL_SPI_MspInit+0x88>)
 80032e4:	f043 0302 	orr.w	r3, r3, #2
 80032e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80032ea:	4b0e      	ldr	r3, [pc, #56]	@ (8003324 <HAL_SPI_MspInit+0x88>)
 80032ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ee:	f003 0302 	and.w	r3, r3, #2
 80032f2:	60fb      	str	r3, [r7, #12]
 80032f4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80032f6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80032fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032fc:	2302      	movs	r3, #2
 80032fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003300:	2300      	movs	r3, #0
 8003302:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003304:	2303      	movs	r3, #3
 8003306:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003308:	2305      	movs	r3, #5
 800330a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800330c:	f107 0314 	add.w	r3, r7, #20
 8003310:	4619      	mov	r1, r3
 8003312:	4805      	ldr	r0, [pc, #20]	@ (8003328 <HAL_SPI_MspInit+0x8c>)
 8003314:	f001 fb44 	bl	80049a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8003318:	bf00      	nop
 800331a:	3728      	adds	r7, #40	@ 0x28
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	40003800 	.word	0x40003800
 8003324:	40023800 	.word	0x40023800
 8003328:	40020400 	.word	0x40020400

0800332c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b082      	sub	sp, #8
 8003330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003332:	2300      	movs	r3, #0
 8003334:	607b      	str	r3, [r7, #4]
 8003336:	4b12      	ldr	r3, [pc, #72]	@ (8003380 <HAL_MspInit+0x54>)
 8003338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800333a:	4a11      	ldr	r2, [pc, #68]	@ (8003380 <HAL_MspInit+0x54>)
 800333c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003340:	6453      	str	r3, [r2, #68]	@ 0x44
 8003342:	4b0f      	ldr	r3, [pc, #60]	@ (8003380 <HAL_MspInit+0x54>)
 8003344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003346:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800334a:	607b      	str	r3, [r7, #4]
 800334c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800334e:	2300      	movs	r3, #0
 8003350:	603b      	str	r3, [r7, #0]
 8003352:	4b0b      	ldr	r3, [pc, #44]	@ (8003380 <HAL_MspInit+0x54>)
 8003354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003356:	4a0a      	ldr	r2, [pc, #40]	@ (8003380 <HAL_MspInit+0x54>)
 8003358:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800335c:	6413      	str	r3, [r2, #64]	@ 0x40
 800335e:	4b08      	ldr	r3, [pc, #32]	@ (8003380 <HAL_MspInit+0x54>)
 8003360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003362:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003366:	603b      	str	r3, [r7, #0]
 8003368:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800336a:	2200      	movs	r2, #0
 800336c:	210f      	movs	r1, #15
 800336e:	f06f 0001 	mvn.w	r0, #1
 8003372:	f000 fee9 	bl	8004148 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003376:	bf00      	nop
 8003378:	3708      	adds	r7, #8
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	40023800 	.word	0x40023800

08003384 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b08c      	sub	sp, #48	@ 0x30
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800338c:	2300      	movs	r3, #0
 800338e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8003390:	2300      	movs	r3, #0
 8003392:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8003394:	2300      	movs	r3, #0
 8003396:	60bb      	str	r3, [r7, #8]
 8003398:	4b2e      	ldr	r3, [pc, #184]	@ (8003454 <HAL_InitTick+0xd0>)
 800339a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800339c:	4a2d      	ldr	r2, [pc, #180]	@ (8003454 <HAL_InitTick+0xd0>)
 800339e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033a2:	6453      	str	r3, [r2, #68]	@ 0x44
 80033a4:	4b2b      	ldr	r3, [pc, #172]	@ (8003454 <HAL_InitTick+0xd0>)
 80033a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033ac:	60bb      	str	r3, [r7, #8]
 80033ae:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80033b0:	f107 020c 	add.w	r2, r7, #12
 80033b4:	f107 0310 	add.w	r3, r7, #16
 80033b8:	4611      	mov	r1, r2
 80033ba:	4618      	mov	r0, r3
 80033bc:	f003 fd8a 	bl	8006ed4 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80033c0:	f003 fd74 	bl	8006eac <HAL_RCC_GetPCLK2Freq>
 80033c4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80033c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033c8:	4a23      	ldr	r2, [pc, #140]	@ (8003458 <HAL_InitTick+0xd4>)
 80033ca:	fba2 2303 	umull	r2, r3, r2, r3
 80033ce:	0c9b      	lsrs	r3, r3, #18
 80033d0:	3b01      	subs	r3, #1
 80033d2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 80033d4:	4b21      	ldr	r3, [pc, #132]	@ (800345c <HAL_InitTick+0xd8>)
 80033d6:	4a22      	ldr	r2, [pc, #136]	@ (8003460 <HAL_InitTick+0xdc>)
 80033d8:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 80033da:	4b20      	ldr	r3, [pc, #128]	@ (800345c <HAL_InitTick+0xd8>)
 80033dc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80033e0:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 80033e2:	4a1e      	ldr	r2, [pc, #120]	@ (800345c <HAL_InitTick+0xd8>)
 80033e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e6:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 80033e8:	4b1c      	ldr	r3, [pc, #112]	@ (800345c <HAL_InitTick+0xd8>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033ee:	4b1b      	ldr	r3, [pc, #108]	@ (800345c <HAL_InitTick+0xd8>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033f4:	4b19      	ldr	r3, [pc, #100]	@ (800345c <HAL_InitTick+0xd8>)
 80033f6:	2200      	movs	r2, #0
 80033f8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 80033fa:	4818      	ldr	r0, [pc, #96]	@ (800345c <HAL_InitTick+0xd8>)
 80033fc:	f003 fe25 	bl	800704a <HAL_TIM_Base_Init>
 8003400:	4603      	mov	r3, r0
 8003402:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8003406:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800340a:	2b00      	cmp	r3, #0
 800340c:	d11b      	bne.n	8003446 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 800340e:	4813      	ldr	r0, [pc, #76]	@ (800345c <HAL_InitTick+0xd8>)
 8003410:	f003 fec4 	bl	800719c <HAL_TIM_Base_Start_IT>
 8003414:	4603      	mov	r3, r0
 8003416:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800341a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800341e:	2b00      	cmp	r3, #0
 8003420:	d111      	bne.n	8003446 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003422:	201a      	movs	r0, #26
 8003424:	f000 feac 	bl	8004180 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2b0f      	cmp	r3, #15
 800342c:	d808      	bhi.n	8003440 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 800342e:	2200      	movs	r2, #0
 8003430:	6879      	ldr	r1, [r7, #4]
 8003432:	201a      	movs	r0, #26
 8003434:	f000 fe88 	bl	8004148 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003438:	4a0a      	ldr	r2, [pc, #40]	@ (8003464 <HAL_InitTick+0xe0>)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6013      	str	r3, [r2, #0]
 800343e:	e002      	b.n	8003446 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8003446:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800344a:	4618      	mov	r0, r3
 800344c:	3730      	adds	r7, #48	@ 0x30
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	40023800 	.word	0x40023800
 8003458:	431bde83 	.word	0x431bde83
 800345c:	20000994 	.word	0x20000994
 8003460:	40014800 	.word	0x40014800
 8003464:	2000000c 	.word	0x2000000c

08003468 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003468:	b480      	push	{r7}
 800346a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800346c:	bf00      	nop
 800346e:	e7fd      	b.n	800346c <NMI_Handler+0x4>

08003470 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003474:	bf00      	nop
 8003476:	e7fd      	b.n	8003474 <HardFault_Handler+0x4>

08003478 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003478:	b480      	push	{r7}
 800347a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800347c:	bf00      	nop
 800347e:	e7fd      	b.n	800347c <MemManage_Handler+0x4>

08003480 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003480:	b480      	push	{r7}
 8003482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003484:	bf00      	nop
 8003486:	e7fd      	b.n	8003484 <BusFault_Handler+0x4>

08003488 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003488:	b480      	push	{r7}
 800348a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800348c:	bf00      	nop
 800348e:	e7fd      	b.n	800348c <UsageFault_Handler+0x4>

08003490 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003490:	b480      	push	{r7}
 8003492:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003494:	bf00      	nop
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
	...

080034a0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80034a4:	4802      	ldr	r0, [pc, #8]	@ (80034b0 <DMA1_Stream5_IRQHandler+0x10>)
 80034a6:	f001 f811 	bl	80044cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80034aa:	bf00      	nop
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	20000ba8 	.word	0x20000ba8

080034b4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80034b8:	4803      	ldr	r0, [pc, #12]	@ (80034c8 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80034ba:	f004 f9fd 	bl	80078b8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80034be:	4803      	ldr	r0, [pc, #12]	@ (80034cc <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80034c0:	f004 f9fa 	bl	80078b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80034c4:	bf00      	nop
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	200009e0 	.word	0x200009e0
 80034cc:	20000994 	.word	0x20000994

080034d0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80034d4:	4802      	ldr	r0, [pc, #8]	@ (80034e0 <TIM2_IRQHandler+0x10>)
 80034d6:	f004 f9ef 	bl	80078b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80034da:	bf00      	nop
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	20000a28 	.word	0x20000a28

080034e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80034e8:	4802      	ldr	r0, [pc, #8]	@ (80034f4 <USART1_IRQHandler+0x10>)
 80034ea:	f005 fc37 	bl	8008d5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80034ee:	bf00      	nop
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	20000ab8 	.word	0x20000ab8

080034f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80034fc:	4802      	ldr	r0, [pc, #8]	@ (8003508 <USART2_IRQHandler+0x10>)
 80034fe:	f005 fc2d 	bl	8008d5c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003502:	bf00      	nop
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	20000b00 	.word	0x20000b00

0800350c <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003510:	4802      	ldr	r0, [pc, #8]	@ (800351c <DMA2_Stream7_IRQHandler+0x10>)
 8003512:	f000 ffdb 	bl	80044cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003516:	bf00      	nop
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	20000b48 	.word	0x20000b48

08003520 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0
  return 1;
 8003524:	2301      	movs	r3, #1
}
 8003526:	4618      	mov	r0, r3
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <_kill>:

int _kill(int pid, int sig)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b082      	sub	sp, #8
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800353a:	f00e fe55 	bl	80121e8 <__errno>
 800353e:	4603      	mov	r3, r0
 8003540:	2216      	movs	r2, #22
 8003542:	601a      	str	r2, [r3, #0]
  return -1;
 8003544:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003548:	4618      	mov	r0, r3
 800354a:	3708      	adds	r7, #8
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <_exit>:

void _exit (int status)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003558:	f04f 31ff 	mov.w	r1, #4294967295
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f7ff ffe7 	bl	8003530 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003562:	bf00      	nop
 8003564:	e7fd      	b.n	8003562 <_exit+0x12>

08003566 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	b086      	sub	sp, #24
 800356a:	af00      	add	r7, sp, #0
 800356c:	60f8      	str	r0, [r7, #12]
 800356e:	60b9      	str	r1, [r7, #8]
 8003570:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003572:	2300      	movs	r3, #0
 8003574:	617b      	str	r3, [r7, #20]
 8003576:	e00a      	b.n	800358e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003578:	f3af 8000 	nop.w
 800357c:	4601      	mov	r1, r0
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	1c5a      	adds	r2, r3, #1
 8003582:	60ba      	str	r2, [r7, #8]
 8003584:	b2ca      	uxtb	r2, r1
 8003586:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	3301      	adds	r3, #1
 800358c:	617b      	str	r3, [r7, #20]
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	429a      	cmp	r2, r3
 8003594:	dbf0      	blt.n	8003578 <_read+0x12>
  }

  return len;
 8003596:	687b      	ldr	r3, [r7, #4]
}
 8003598:	4618      	mov	r0, r3
 800359a:	3718      	adds	r7, #24
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035ac:	2300      	movs	r3, #0
 80035ae:	617b      	str	r3, [r7, #20]
 80035b0:	e009      	b.n	80035c6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	1c5a      	adds	r2, r3, #1
 80035b6:	60ba      	str	r2, [r7, #8]
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7ff f92a 	bl	8002814 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	3301      	adds	r3, #1
 80035c4:	617b      	str	r3, [r7, #20]
 80035c6:	697a      	ldr	r2, [r7, #20]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	429a      	cmp	r2, r3
 80035cc:	dbf1      	blt.n	80035b2 <_write+0x12>
  }
  return len;
 80035ce:	687b      	ldr	r3, [r7, #4]
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3718      	adds	r7, #24
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <_close>:

int _close(int file)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80035e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	370c      	adds	r7, #12
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr

080035f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b083      	sub	sp, #12
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003600:	605a      	str	r2, [r3, #4]
  return 0;
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <_isatty>:

int _isatty(int file)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003618:	2301      	movs	r3, #1
}
 800361a:	4618      	mov	r0, r3
 800361c:	370c      	adds	r7, #12
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr

08003626 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003626:	b480      	push	{r7}
 8003628:	b085      	sub	sp, #20
 800362a:	af00      	add	r7, sp, #0
 800362c:	60f8      	str	r0, [r7, #12]
 800362e:	60b9      	str	r1, [r7, #8]
 8003630:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3714      	adds	r7, #20
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr

08003640 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003648:	4a14      	ldr	r2, [pc, #80]	@ (800369c <_sbrk+0x5c>)
 800364a:	4b15      	ldr	r3, [pc, #84]	@ (80036a0 <_sbrk+0x60>)
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003654:	4b13      	ldr	r3, [pc, #76]	@ (80036a4 <_sbrk+0x64>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d102      	bne.n	8003662 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800365c:	4b11      	ldr	r3, [pc, #68]	@ (80036a4 <_sbrk+0x64>)
 800365e:	4a12      	ldr	r2, [pc, #72]	@ (80036a8 <_sbrk+0x68>)
 8003660:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003662:	4b10      	ldr	r3, [pc, #64]	@ (80036a4 <_sbrk+0x64>)
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4413      	add	r3, r2
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	429a      	cmp	r2, r3
 800366e:	d207      	bcs.n	8003680 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003670:	f00e fdba 	bl	80121e8 <__errno>
 8003674:	4603      	mov	r3, r0
 8003676:	220c      	movs	r2, #12
 8003678:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800367a:	f04f 33ff 	mov.w	r3, #4294967295
 800367e:	e009      	b.n	8003694 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003680:	4b08      	ldr	r3, [pc, #32]	@ (80036a4 <_sbrk+0x64>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003686:	4b07      	ldr	r3, [pc, #28]	@ (80036a4 <_sbrk+0x64>)
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4413      	add	r3, r2
 800368e:	4a05      	ldr	r2, [pc, #20]	@ (80036a4 <_sbrk+0x64>)
 8003690:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003692:	68fb      	ldr	r3, [r7, #12]
}
 8003694:	4618      	mov	r0, r3
 8003696:	3718      	adds	r7, #24
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	20020000 	.word	0x20020000
 80036a0:	00000400 	.word	0x00000400
 80036a4:	200009dc 	.word	0x200009dc
 80036a8:	20005780 	.word	0x20005780

080036ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80036ac:	b480      	push	{r7}
 80036ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80036b0:	4b06      	ldr	r3, [pc, #24]	@ (80036cc <SystemInit+0x20>)
 80036b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036b6:	4a05      	ldr	r2, [pc, #20]	@ (80036cc <SystemInit+0x20>)
 80036b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80036bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80036c0:	bf00      	nop
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop
 80036cc:	e000ed00 	.word	0xe000ed00

080036d0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b096      	sub	sp, #88	@ 0x58
 80036d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036d6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80036da:	2200      	movs	r2, #0
 80036dc:	601a      	str	r2, [r3, #0]
 80036de:	605a      	str	r2, [r3, #4]
 80036e0:	609a      	str	r2, [r3, #8]
 80036e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036e4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80036e8:	2200      	movs	r2, #0
 80036ea:	601a      	str	r2, [r3, #0]
 80036ec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80036ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036f2:	2200      	movs	r2, #0
 80036f4:	601a      	str	r2, [r3, #0]
 80036f6:	605a      	str	r2, [r3, #4]
 80036f8:	609a      	str	r2, [r3, #8]
 80036fa:	60da      	str	r2, [r3, #12]
 80036fc:	611a      	str	r2, [r3, #16]
 80036fe:	615a      	str	r2, [r3, #20]
 8003700:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003702:	1d3b      	adds	r3, r7, #4
 8003704:	2220      	movs	r2, #32
 8003706:	2100      	movs	r1, #0
 8003708:	4618      	mov	r0, r3
 800370a:	f00e fc1f 	bl	8011f4c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800370e:	4b50      	ldr	r3, [pc, #320]	@ (8003850 <MX_TIM1_Init+0x180>)
 8003710:	4a50      	ldr	r2, [pc, #320]	@ (8003854 <MX_TIM1_Init+0x184>)
 8003712:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8003714:	4b4e      	ldr	r3, [pc, #312]	@ (8003850 <MX_TIM1_Init+0x180>)
 8003716:	2263      	movs	r2, #99	@ 0x63
 8003718:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800371a:	4b4d      	ldr	r3, [pc, #308]	@ (8003850 <MX_TIM1_Init+0x180>)
 800371c:	2200      	movs	r2, #0
 800371e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8003720:	4b4b      	ldr	r3, [pc, #300]	@ (8003850 <MX_TIM1_Init+0x180>)
 8003722:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003726:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003728:	4b49      	ldr	r3, [pc, #292]	@ (8003850 <MX_TIM1_Init+0x180>)
 800372a:	2200      	movs	r2, #0
 800372c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800372e:	4b48      	ldr	r3, [pc, #288]	@ (8003850 <MX_TIM1_Init+0x180>)
 8003730:	2200      	movs	r2, #0
 8003732:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003734:	4b46      	ldr	r3, [pc, #280]	@ (8003850 <MX_TIM1_Init+0x180>)
 8003736:	2200      	movs	r2, #0
 8003738:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800373a:	4845      	ldr	r0, [pc, #276]	@ (8003850 <MX_TIM1_Init+0x180>)
 800373c:	f003 fc85 	bl	800704a <HAL_TIM_Base_Init>
 8003740:	4603      	mov	r3, r0
 8003742:	2b00      	cmp	r3, #0
 8003744:	d001      	beq.n	800374a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8003746:	f7ff fd6d 	bl	8003224 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800374a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800374e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003750:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003754:	4619      	mov	r1, r3
 8003756:	483e      	ldr	r0, [pc, #248]	@ (8003850 <MX_TIM1_Init+0x180>)
 8003758:	f004 fafc 	bl	8007d54 <HAL_TIM_ConfigClockSource>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003762:	f7ff fd5f 	bl	8003224 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003766:	483a      	ldr	r0, [pc, #232]	@ (8003850 <MX_TIM1_Init+0x180>)
 8003768:	f003 fd7a 	bl	8007260 <HAL_TIM_PWM_Init>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d001      	beq.n	8003776 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8003772:	f7ff fd57 	bl	8003224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003776:	2300      	movs	r3, #0
 8003778:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800377a:	2300      	movs	r3, #0
 800377c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800377e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003782:	4619      	mov	r1, r3
 8003784:	4832      	ldr	r0, [pc, #200]	@ (8003850 <MX_TIM1_Init+0x180>)
 8003786:	f004 ffff 	bl	8008788 <HAL_TIMEx_MasterConfigSynchronization>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d001      	beq.n	8003794 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003790:	f7ff fd48 	bl	8003224 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003794:	2360      	movs	r3, #96	@ 0x60
 8003796:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8003798:	2300      	movs	r3, #0
 800379a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800379c:	2300      	movs	r3, #0
 800379e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80037a0:	2300      	movs	r3, #0
 80037a2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037a4:	2300      	movs	r3, #0
 80037a6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80037a8:	2300      	movs	r3, #0
 80037aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80037ac:	2300      	movs	r3, #0
 80037ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80037b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037b4:	2200      	movs	r2, #0
 80037b6:	4619      	mov	r1, r3
 80037b8:	4825      	ldr	r0, [pc, #148]	@ (8003850 <MX_TIM1_Init+0x180>)
 80037ba:	f004 fa09 	bl	8007bd0 <HAL_TIM_PWM_ConfigChannel>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d001      	beq.n	80037c8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80037c4:	f7ff fd2e 	bl	8003224 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80037c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037cc:	2204      	movs	r2, #4
 80037ce:	4619      	mov	r1, r3
 80037d0:	481f      	ldr	r0, [pc, #124]	@ (8003850 <MX_TIM1_Init+0x180>)
 80037d2:	f004 f9fd 	bl	8007bd0 <HAL_TIM_PWM_ConfigChannel>
 80037d6:	4603      	mov	r3, r0
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d001      	beq.n	80037e0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80037dc:	f7ff fd22 	bl	8003224 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80037e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037e4:	2208      	movs	r2, #8
 80037e6:	4619      	mov	r1, r3
 80037e8:	4819      	ldr	r0, [pc, #100]	@ (8003850 <MX_TIM1_Init+0x180>)
 80037ea:	f004 f9f1 	bl	8007bd0 <HAL_TIM_PWM_ConfigChannel>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80037f4:	f7ff fd16 	bl	8003224 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80037f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037fc:	220c      	movs	r2, #12
 80037fe:	4619      	mov	r1, r3
 8003800:	4813      	ldr	r0, [pc, #76]	@ (8003850 <MX_TIM1_Init+0x180>)
 8003802:	f004 f9e5 	bl	8007bd0 <HAL_TIM_PWM_ConfigChannel>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d001      	beq.n	8003810 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 800380c:	f7ff fd0a 	bl	8003224 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003810:	2300      	movs	r3, #0
 8003812:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003814:	2300      	movs	r3, #0
 8003816:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003818:	2300      	movs	r3, #0
 800381a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800381c:	2300      	movs	r3, #0
 800381e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003820:	2300      	movs	r3, #0
 8003822:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003824:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003828:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800382a:	2300      	movs	r3, #0
 800382c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800382e:	1d3b      	adds	r3, r7, #4
 8003830:	4619      	mov	r1, r3
 8003832:	4807      	ldr	r0, [pc, #28]	@ (8003850 <MX_TIM1_Init+0x180>)
 8003834:	f005 f816 	bl	8008864 <HAL_TIMEx_ConfigBreakDeadTime>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d001      	beq.n	8003842 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 800383e:	f7ff fcf1 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003842:	4803      	ldr	r0, [pc, #12]	@ (8003850 <MX_TIM1_Init+0x180>)
 8003844:	f000 f992 	bl	8003b6c <HAL_TIM_MspPostInit>

}
 8003848:	bf00      	nop
 800384a:	3758      	adds	r7, #88	@ 0x58
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	200009e0 	.word	0x200009e0
 8003854:	40010000 	.word	0x40010000

08003858 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b08a      	sub	sp, #40	@ 0x28
 800385c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800385e:	f107 0318 	add.w	r3, r7, #24
 8003862:	2200      	movs	r2, #0
 8003864:	601a      	str	r2, [r3, #0]
 8003866:	605a      	str	r2, [r3, #4]
 8003868:	609a      	str	r2, [r3, #8]
 800386a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800386c:	f107 0310 	add.w	r3, r7, #16
 8003870:	2200      	movs	r2, #0
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003876:	463b      	mov	r3, r7
 8003878:	2200      	movs	r2, #0
 800387a:	601a      	str	r2, [r3, #0]
 800387c:	605a      	str	r2, [r3, #4]
 800387e:	609a      	str	r2, [r3, #8]
 8003880:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003882:	4b2c      	ldr	r3, [pc, #176]	@ (8003934 <MX_TIM2_Init+0xdc>)
 8003884:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003888:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 800388a:	4b2a      	ldr	r3, [pc, #168]	@ (8003934 <MX_TIM2_Init+0xdc>)
 800388c:	2263      	movs	r2, #99	@ 0x63
 800388e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003890:	4b28      	ldr	r3, [pc, #160]	@ (8003934 <MX_TIM2_Init+0xdc>)
 8003892:	2200      	movs	r2, #0
 8003894:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8003896:	4b27      	ldr	r3, [pc, #156]	@ (8003934 <MX_TIM2_Init+0xdc>)
 8003898:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800389c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800389e:	4b25      	ldr	r3, [pc, #148]	@ (8003934 <MX_TIM2_Init+0xdc>)
 80038a0:	2200      	movs	r2, #0
 80038a2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038a4:	4b23      	ldr	r3, [pc, #140]	@ (8003934 <MX_TIM2_Init+0xdc>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80038aa:	4822      	ldr	r0, [pc, #136]	@ (8003934 <MX_TIM2_Init+0xdc>)
 80038ac:	f003 fbcd 	bl	800704a <HAL_TIM_Base_Init>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80038b6:	f7ff fcb5 	bl	8003224 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80038be:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80038c0:	f107 0318 	add.w	r3, r7, #24
 80038c4:	4619      	mov	r1, r3
 80038c6:	481b      	ldr	r0, [pc, #108]	@ (8003934 <MX_TIM2_Init+0xdc>)
 80038c8:	f004 fa44 	bl	8007d54 <HAL_TIM_ConfigClockSource>
 80038cc:	4603      	mov	r3, r0
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d001      	beq.n	80038d6 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80038d2:	f7ff fca7 	bl	8003224 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80038d6:	4817      	ldr	r0, [pc, #92]	@ (8003934 <MX_TIM2_Init+0xdc>)
 80038d8:	f003 fdcc 	bl	8007474 <HAL_TIM_IC_Init>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80038e2:	f7ff fc9f 	bl	8003224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80038e6:	2300      	movs	r3, #0
 80038e8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038ea:	2300      	movs	r3, #0
 80038ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80038ee:	f107 0310 	add.w	r3, r7, #16
 80038f2:	4619      	mov	r1, r3
 80038f4:	480f      	ldr	r0, [pc, #60]	@ (8003934 <MX_TIM2_Init+0xdc>)
 80038f6:	f004 ff47 	bl	8008788 <HAL_TIMEx_MasterConfigSynchronization>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8003900:	f7ff fc90 	bl	8003224 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8003904:	230a      	movs	r3, #10
 8003906:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003908:	2301      	movs	r3, #1
 800390a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800390c:	2300      	movs	r3, #0
 800390e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003910:	2300      	movs	r3, #0
 8003912:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003914:	463b      	mov	r3, r7
 8003916:	2200      	movs	r2, #0
 8003918:	4619      	mov	r1, r3
 800391a:	4806      	ldr	r0, [pc, #24]	@ (8003934 <MX_TIM2_Init+0xdc>)
 800391c:	f004 f8bc 	bl	8007a98 <HAL_TIM_IC_ConfigChannel>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d001      	beq.n	800392a <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8003926:	f7ff fc7d 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800392a:	bf00      	nop
 800392c:	3728      	adds	r7, #40	@ 0x28
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	20000a28 	.word	0x20000a28

08003938 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b08e      	sub	sp, #56	@ 0x38
 800393c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800393e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003942:	2200      	movs	r2, #0
 8003944:	601a      	str	r2, [r3, #0]
 8003946:	605a      	str	r2, [r3, #4]
 8003948:	609a      	str	r2, [r3, #8]
 800394a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800394c:	f107 0320 	add.w	r3, r7, #32
 8003950:	2200      	movs	r2, #0
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003956:	1d3b      	adds	r3, r7, #4
 8003958:	2200      	movs	r2, #0
 800395a:	601a      	str	r2, [r3, #0]
 800395c:	605a      	str	r2, [r3, #4]
 800395e:	609a      	str	r2, [r3, #8]
 8003960:	60da      	str	r2, [r3, #12]
 8003962:	611a      	str	r2, [r3, #16]
 8003964:	615a      	str	r2, [r3, #20]
 8003966:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003968:	4b3d      	ldr	r3, [pc, #244]	@ (8003a60 <MX_TIM3_Init+0x128>)
 800396a:	4a3e      	ldr	r2, [pc, #248]	@ (8003a64 <MX_TIM3_Init+0x12c>)
 800396c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 800396e:	4b3c      	ldr	r3, [pc, #240]	@ (8003a60 <MX_TIM3_Init+0x128>)
 8003970:	2263      	movs	r2, #99	@ 0x63
 8003972:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003974:	4b3a      	ldr	r3, [pc, #232]	@ (8003a60 <MX_TIM3_Init+0x128>)
 8003976:	2200      	movs	r2, #0
 8003978:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800397a:	4b39      	ldr	r3, [pc, #228]	@ (8003a60 <MX_TIM3_Init+0x128>)
 800397c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003980:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003982:	4b37      	ldr	r3, [pc, #220]	@ (8003a60 <MX_TIM3_Init+0x128>)
 8003984:	2200      	movs	r2, #0
 8003986:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003988:	4b35      	ldr	r3, [pc, #212]	@ (8003a60 <MX_TIM3_Init+0x128>)
 800398a:	2200      	movs	r2, #0
 800398c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800398e:	4834      	ldr	r0, [pc, #208]	@ (8003a60 <MX_TIM3_Init+0x128>)
 8003990:	f003 fb5b 	bl	800704a <HAL_TIM_Base_Init>
 8003994:	4603      	mov	r3, r0
 8003996:	2b00      	cmp	r3, #0
 8003998:	d001      	beq.n	800399e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800399a:	f7ff fc43 	bl	8003224 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800399e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80039a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80039a4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80039a8:	4619      	mov	r1, r3
 80039aa:	482d      	ldr	r0, [pc, #180]	@ (8003a60 <MX_TIM3_Init+0x128>)
 80039ac:	f004 f9d2 	bl	8007d54 <HAL_TIM_ConfigClockSource>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80039b6:	f7ff fc35 	bl	8003224 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80039ba:	4829      	ldr	r0, [pc, #164]	@ (8003a60 <MX_TIM3_Init+0x128>)
 80039bc:	f003 fc50 	bl	8007260 <HAL_TIM_PWM_Init>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d001      	beq.n	80039ca <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80039c6:	f7ff fc2d 	bl	8003224 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039ca:	2300      	movs	r3, #0
 80039cc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039ce:	2300      	movs	r3, #0
 80039d0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80039d2:	f107 0320 	add.w	r3, r7, #32
 80039d6:	4619      	mov	r1, r3
 80039d8:	4821      	ldr	r0, [pc, #132]	@ (8003a60 <MX_TIM3_Init+0x128>)
 80039da:	f004 fed5 	bl	8008788 <HAL_TIMEx_MasterConfigSynchronization>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d001      	beq.n	80039e8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80039e4:	f7ff fc1e 	bl	8003224 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80039e8:	2360      	movs	r3, #96	@ 0x60
 80039ea:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80039ec:	2300      	movs	r3, #0
 80039ee:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80039f0:	2300      	movs	r3, #0
 80039f2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80039f4:	2300      	movs	r3, #0
 80039f6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80039f8:	1d3b      	adds	r3, r7, #4
 80039fa:	2200      	movs	r2, #0
 80039fc:	4619      	mov	r1, r3
 80039fe:	4818      	ldr	r0, [pc, #96]	@ (8003a60 <MX_TIM3_Init+0x128>)
 8003a00:	f004 f8e6 	bl	8007bd0 <HAL_TIM_PWM_ConfigChannel>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8003a0a:	f7ff fc0b 	bl	8003224 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003a0e:	1d3b      	adds	r3, r7, #4
 8003a10:	2204      	movs	r2, #4
 8003a12:	4619      	mov	r1, r3
 8003a14:	4812      	ldr	r0, [pc, #72]	@ (8003a60 <MX_TIM3_Init+0x128>)
 8003a16:	f004 f8db 	bl	8007bd0 <HAL_TIM_PWM_ConfigChannel>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d001      	beq.n	8003a24 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8003a20:	f7ff fc00 	bl	8003224 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003a24:	1d3b      	adds	r3, r7, #4
 8003a26:	2208      	movs	r2, #8
 8003a28:	4619      	mov	r1, r3
 8003a2a:	480d      	ldr	r0, [pc, #52]	@ (8003a60 <MX_TIM3_Init+0x128>)
 8003a2c:	f004 f8d0 	bl	8007bd0 <HAL_TIM_PWM_ConfigChannel>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d001      	beq.n	8003a3a <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8003a36:	f7ff fbf5 	bl	8003224 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003a3a:	1d3b      	adds	r3, r7, #4
 8003a3c:	220c      	movs	r2, #12
 8003a3e:	4619      	mov	r1, r3
 8003a40:	4807      	ldr	r0, [pc, #28]	@ (8003a60 <MX_TIM3_Init+0x128>)
 8003a42:	f004 f8c5 	bl	8007bd0 <HAL_TIM_PWM_ConfigChannel>
 8003a46:	4603      	mov	r3, r0
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d001      	beq.n	8003a50 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8003a4c:	f7ff fbea 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003a50:	4803      	ldr	r0, [pc, #12]	@ (8003a60 <MX_TIM3_Init+0x128>)
 8003a52:	f000 f88b 	bl	8003b6c <HAL_TIM_MspPostInit>

}
 8003a56:	bf00      	nop
 8003a58:	3738      	adds	r7, #56	@ 0x38
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	20000a70 	.word	0x20000a70
 8003a64:	40000400 	.word	0x40000400

08003a68 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b08c      	sub	sp, #48	@ 0x30
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a70:	f107 031c 	add.w	r3, r7, #28
 8003a74:	2200      	movs	r2, #0
 8003a76:	601a      	str	r2, [r3, #0]
 8003a78:	605a      	str	r2, [r3, #4]
 8003a7a:	609a      	str	r2, [r3, #8]
 8003a7c:	60da      	str	r2, [r3, #12]
 8003a7e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a35      	ldr	r2, [pc, #212]	@ (8003b5c <HAL_TIM_Base_MspInit+0xf4>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d116      	bne.n	8003ab8 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	61bb      	str	r3, [r7, #24]
 8003a8e:	4b34      	ldr	r3, [pc, #208]	@ (8003b60 <HAL_TIM_Base_MspInit+0xf8>)
 8003a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a92:	4a33      	ldr	r2, [pc, #204]	@ (8003b60 <HAL_TIM_Base_MspInit+0xf8>)
 8003a94:	f043 0301 	orr.w	r3, r3, #1
 8003a98:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a9a:	4b31      	ldr	r3, [pc, #196]	@ (8003b60 <HAL_TIM_Base_MspInit+0xf8>)
 8003a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a9e:	f003 0301 	and.w	r3, r3, #1
 8003aa2:	61bb      	str	r3, [r7, #24]
 8003aa4:	69bb      	ldr	r3, [r7, #24]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	210f      	movs	r1, #15
 8003aaa:	201a      	movs	r0, #26
 8003aac:	f000 fb4c 	bl	8004148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003ab0:	201a      	movs	r0, #26
 8003ab2:	f000 fb65 	bl	8004180 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003ab6:	e04c      	b.n	8003b52 <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM2)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ac0:	d134      	bne.n	8003b2c <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	617b      	str	r3, [r7, #20]
 8003ac6:	4b26      	ldr	r3, [pc, #152]	@ (8003b60 <HAL_TIM_Base_MspInit+0xf8>)
 8003ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aca:	4a25      	ldr	r2, [pc, #148]	@ (8003b60 <HAL_TIM_Base_MspInit+0xf8>)
 8003acc:	f043 0301 	orr.w	r3, r3, #1
 8003ad0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ad2:	4b23      	ldr	r3, [pc, #140]	@ (8003b60 <HAL_TIM_Base_MspInit+0xf8>)
 8003ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	617b      	str	r3, [r7, #20]
 8003adc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ade:	2300      	movs	r3, #0
 8003ae0:	613b      	str	r3, [r7, #16]
 8003ae2:	4b1f      	ldr	r3, [pc, #124]	@ (8003b60 <HAL_TIM_Base_MspInit+0xf8>)
 8003ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae6:	4a1e      	ldr	r2, [pc, #120]	@ (8003b60 <HAL_TIM_Base_MspInit+0xf8>)
 8003ae8:	f043 0301 	orr.w	r3, r3, #1
 8003aec:	6313      	str	r3, [r2, #48]	@ 0x30
 8003aee:	4b1c      	ldr	r3, [pc, #112]	@ (8003b60 <HAL_TIM_Base_MspInit+0xf8>)
 8003af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	613b      	str	r3, [r7, #16]
 8003af8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ECHO_Pin;
 8003afa:	2320      	movs	r3, #32
 8003afc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003afe:	2302      	movs	r3, #2
 8003b00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b02:	2300      	movs	r3, #0
 8003b04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b06:	2300      	movs	r3, #0
 8003b08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8003b0e:	f107 031c 	add.w	r3, r7, #28
 8003b12:	4619      	mov	r1, r3
 8003b14:	4813      	ldr	r0, [pc, #76]	@ (8003b64 <HAL_TIM_Base_MspInit+0xfc>)
 8003b16:	f000 ff43 	bl	80049a0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	2105      	movs	r1, #5
 8003b1e:	201c      	movs	r0, #28
 8003b20:	f000 fb12 	bl	8004148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003b24:	201c      	movs	r0, #28
 8003b26:	f000 fb2b 	bl	8004180 <HAL_NVIC_EnableIRQ>
}
 8003b2a:	e012      	b.n	8003b52 <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM3)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a0d      	ldr	r2, [pc, #52]	@ (8003b68 <HAL_TIM_Base_MspInit+0x100>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d10d      	bne.n	8003b52 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b36:	2300      	movs	r3, #0
 8003b38:	60fb      	str	r3, [r7, #12]
 8003b3a:	4b09      	ldr	r3, [pc, #36]	@ (8003b60 <HAL_TIM_Base_MspInit+0xf8>)
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3e:	4a08      	ldr	r2, [pc, #32]	@ (8003b60 <HAL_TIM_Base_MspInit+0xf8>)
 8003b40:	f043 0302 	orr.w	r3, r3, #2
 8003b44:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b46:	4b06      	ldr	r3, [pc, #24]	@ (8003b60 <HAL_TIM_Base_MspInit+0xf8>)
 8003b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	60fb      	str	r3, [r7, #12]
 8003b50:	68fb      	ldr	r3, [r7, #12]
}
 8003b52:	bf00      	nop
 8003b54:	3730      	adds	r7, #48	@ 0x30
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	40010000 	.word	0x40010000
 8003b60:	40023800 	.word	0x40023800
 8003b64:	40020000 	.word	0x40020000
 8003b68:	40000400 	.word	0x40000400

08003b6c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b08a      	sub	sp, #40	@ 0x28
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b74:	f107 0314 	add.w	r3, r7, #20
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]
 8003b7c:	605a      	str	r2, [r3, #4]
 8003b7e:	609a      	str	r2, [r3, #8]
 8003b80:	60da      	str	r2, [r3, #12]
 8003b82:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a24      	ldr	r2, [pc, #144]	@ (8003c1c <HAL_TIM_MspPostInit+0xb0>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d11f      	bne.n	8003bce <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b8e:	2300      	movs	r3, #0
 8003b90:	613b      	str	r3, [r7, #16]
 8003b92:	4b23      	ldr	r3, [pc, #140]	@ (8003c20 <HAL_TIM_MspPostInit+0xb4>)
 8003b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b96:	4a22      	ldr	r2, [pc, #136]	@ (8003c20 <HAL_TIM_MspPostInit+0xb4>)
 8003b98:	f043 0301 	orr.w	r3, r3, #1
 8003b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b9e:	4b20      	ldr	r3, [pc, #128]	@ (8003c20 <HAL_TIM_MspPostInit+0xb4>)
 8003ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	613b      	str	r3, [r7, #16]
 8003ba8:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = AIN2_Pin|BIN1_Pin|BIN2_Pin|AIN1_Pin;
 8003baa:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8003bae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bc0:	f107 0314 	add.w	r3, r7, #20
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	4817      	ldr	r0, [pc, #92]	@ (8003c24 <HAL_TIM_MspPostInit+0xb8>)
 8003bc8:	f000 feea 	bl	80049a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003bcc:	e022      	b.n	8003c14 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM3)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a15      	ldr	r2, [pc, #84]	@ (8003c28 <HAL_TIM_MspPostInit+0xbc>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d11d      	bne.n	8003c14 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bd8:	2300      	movs	r3, #0
 8003bda:	60fb      	str	r3, [r7, #12]
 8003bdc:	4b10      	ldr	r3, [pc, #64]	@ (8003c20 <HAL_TIM_MspPostInit+0xb4>)
 8003bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be0:	4a0f      	ldr	r2, [pc, #60]	@ (8003c20 <HAL_TIM_MspPostInit+0xb4>)
 8003be2:	f043 0302 	orr.w	r3, r3, #2
 8003be6:	6313      	str	r3, [r2, #48]	@ 0x30
 8003be8:	4b0d      	ldr	r3, [pc, #52]	@ (8003c20 <HAL_TIM_MspPostInit+0xb4>)
 8003bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bec:	f003 0302 	and.w	r3, r3, #2
 8003bf0:	60fb      	str	r3, [r7, #12]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CIN2_Pin|CIN1_Pin|DIN1_Pin|DIN2_Pin;
 8003bf4:	2333      	movs	r3, #51	@ 0x33
 8003bf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c00:	2300      	movs	r3, #0
 8003c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003c04:	2302      	movs	r3, #2
 8003c06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c08:	f107 0314 	add.w	r3, r7, #20
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	4807      	ldr	r0, [pc, #28]	@ (8003c2c <HAL_TIM_MspPostInit+0xc0>)
 8003c10:	f000 fec6 	bl	80049a0 <HAL_GPIO_Init>
}
 8003c14:	bf00      	nop
 8003c16:	3728      	adds	r7, #40	@ 0x28
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	40010000 	.word	0x40010000
 8003c20:	40023800 	.word	0x40023800
 8003c24:	40020000 	.word	0x40020000
 8003c28:	40000400 	.word	0x40000400
 8003c2c:	40020400 	.word	0x40020400

08003c30 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003c34:	4b11      	ldr	r3, [pc, #68]	@ (8003c7c <MX_USART1_UART_Init+0x4c>)
 8003c36:	4a12      	ldr	r2, [pc, #72]	@ (8003c80 <MX_USART1_UART_Init+0x50>)
 8003c38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003c3a:	4b10      	ldr	r3, [pc, #64]	@ (8003c7c <MX_USART1_UART_Init+0x4c>)
 8003c3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003c40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003c42:	4b0e      	ldr	r3, [pc, #56]	@ (8003c7c <MX_USART1_UART_Init+0x4c>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003c48:	4b0c      	ldr	r3, [pc, #48]	@ (8003c7c <MX_USART1_UART_Init+0x4c>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003c7c <MX_USART1_UART_Init+0x4c>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003c54:	4b09      	ldr	r3, [pc, #36]	@ (8003c7c <MX_USART1_UART_Init+0x4c>)
 8003c56:	220c      	movs	r2, #12
 8003c58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c5a:	4b08      	ldr	r3, [pc, #32]	@ (8003c7c <MX_USART1_UART_Init+0x4c>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c60:	4b06      	ldr	r3, [pc, #24]	@ (8003c7c <MX_USART1_UART_Init+0x4c>)
 8003c62:	2200      	movs	r2, #0
 8003c64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003c66:	4805      	ldr	r0, [pc, #20]	@ (8003c7c <MX_USART1_UART_Init+0x4c>)
 8003c68:	f004 fe62 	bl	8008930 <HAL_UART_Init>
 8003c6c:	4603      	mov	r3, r0
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d001      	beq.n	8003c76 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003c72:	f7ff fad7 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003c76:	bf00      	nop
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	20000ab8 	.word	0x20000ab8
 8003c80:	40011000 	.word	0x40011000

08003c84 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003c88:	4b11      	ldr	r3, [pc, #68]	@ (8003cd0 <MX_USART2_UART_Init+0x4c>)
 8003c8a:	4a12      	ldr	r2, [pc, #72]	@ (8003cd4 <MX_USART2_UART_Init+0x50>)
 8003c8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003c8e:	4b10      	ldr	r3, [pc, #64]	@ (8003cd0 <MX_USART2_UART_Init+0x4c>)
 8003c90:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003c94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003c96:	4b0e      	ldr	r3, [pc, #56]	@ (8003cd0 <MX_USART2_UART_Init+0x4c>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8003cd0 <MX_USART2_UART_Init+0x4c>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd0 <MX_USART2_UART_Init+0x4c>)
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003ca8:	4b09      	ldr	r3, [pc, #36]	@ (8003cd0 <MX_USART2_UART_Init+0x4c>)
 8003caa:	220c      	movs	r2, #12
 8003cac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003cae:	4b08      	ldr	r3, [pc, #32]	@ (8003cd0 <MX_USART2_UART_Init+0x4c>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003cb4:	4b06      	ldr	r3, [pc, #24]	@ (8003cd0 <MX_USART2_UART_Init+0x4c>)
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003cba:	4805      	ldr	r0, [pc, #20]	@ (8003cd0 <MX_USART2_UART_Init+0x4c>)
 8003cbc:	f004 fe38 	bl	8008930 <HAL_UART_Init>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d001      	beq.n	8003cca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003cc6:	f7ff faad 	bl	8003224 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003cca:	bf00      	nop
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	20000b00 	.word	0x20000b00
 8003cd4:	40004400 	.word	0x40004400

08003cd8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b08c      	sub	sp, #48	@ 0x30
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ce0:	f107 031c 	add.w	r3, r7, #28
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	601a      	str	r2, [r3, #0]
 8003ce8:	605a      	str	r2, [r3, #4]
 8003cea:	609a      	str	r2, [r3, #8]
 8003cec:	60da      	str	r2, [r3, #12]
 8003cee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a79      	ldr	r2, [pc, #484]	@ (8003edc <HAL_UART_MspInit+0x204>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	f040 8082 	bne.w	8003e00 <HAL_UART_MspInit+0x128>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	61bb      	str	r3, [r7, #24]
 8003d00:	4b77      	ldr	r3, [pc, #476]	@ (8003ee0 <HAL_UART_MspInit+0x208>)
 8003d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d04:	4a76      	ldr	r2, [pc, #472]	@ (8003ee0 <HAL_UART_MspInit+0x208>)
 8003d06:	f043 0310 	orr.w	r3, r3, #16
 8003d0a:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d0c:	4b74      	ldr	r3, [pc, #464]	@ (8003ee0 <HAL_UART_MspInit+0x208>)
 8003d0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d10:	f003 0310 	and.w	r3, r3, #16
 8003d14:	61bb      	str	r3, [r7, #24]
 8003d16:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d18:	2300      	movs	r3, #0
 8003d1a:	617b      	str	r3, [r7, #20]
 8003d1c:	4b70      	ldr	r3, [pc, #448]	@ (8003ee0 <HAL_UART_MspInit+0x208>)
 8003d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d20:	4a6f      	ldr	r2, [pc, #444]	@ (8003ee0 <HAL_UART_MspInit+0x208>)
 8003d22:	f043 0301 	orr.w	r3, r3, #1
 8003d26:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d28:	4b6d      	ldr	r3, [pc, #436]	@ (8003ee0 <HAL_UART_MspInit+0x208>)
 8003d2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d2c:	f003 0301 	and.w	r3, r3, #1
 8003d30:	617b      	str	r3, [r7, #20]
 8003d32:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d34:	2300      	movs	r3, #0
 8003d36:	613b      	str	r3, [r7, #16]
 8003d38:	4b69      	ldr	r3, [pc, #420]	@ (8003ee0 <HAL_UART_MspInit+0x208>)
 8003d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d3c:	4a68      	ldr	r2, [pc, #416]	@ (8003ee0 <HAL_UART_MspInit+0x208>)
 8003d3e:	f043 0302 	orr.w	r3, r3, #2
 8003d42:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d44:	4b66      	ldr	r3, [pc, #408]	@ (8003ee0 <HAL_UART_MspInit+0x208>)
 8003d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d48:	f003 0302 	and.w	r3, r3, #2
 8003d4c:	613b      	str	r3, [r7, #16]
 8003d4e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003d50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d56:	2302      	movs	r3, #2
 8003d58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003d62:	2307      	movs	r3, #7
 8003d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d66:	f107 031c 	add.w	r3, r7, #28
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	485d      	ldr	r0, [pc, #372]	@ (8003ee4 <HAL_UART_MspInit+0x20c>)
 8003d6e:	f000 fe17 	bl	80049a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003d72:	2308      	movs	r3, #8
 8003d74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d76:	2302      	movs	r3, #2
 8003d78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003d82:	2307      	movs	r3, #7
 8003d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d86:	f107 031c 	add.w	r3, r7, #28
 8003d8a:	4619      	mov	r1, r3
 8003d8c:	4856      	ldr	r0, [pc, #344]	@ (8003ee8 <HAL_UART_MspInit+0x210>)
 8003d8e:	f000 fe07 	bl	80049a0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8003d92:	4b56      	ldr	r3, [pc, #344]	@ (8003eec <HAL_UART_MspInit+0x214>)
 8003d94:	4a56      	ldr	r2, [pc, #344]	@ (8003ef0 <HAL_UART_MspInit+0x218>)
 8003d96:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8003d98:	4b54      	ldr	r3, [pc, #336]	@ (8003eec <HAL_UART_MspInit+0x214>)
 8003d9a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003d9e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003da0:	4b52      	ldr	r3, [pc, #328]	@ (8003eec <HAL_UART_MspInit+0x214>)
 8003da2:	2240      	movs	r2, #64	@ 0x40
 8003da4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003da6:	4b51      	ldr	r3, [pc, #324]	@ (8003eec <HAL_UART_MspInit+0x214>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003dac:	4b4f      	ldr	r3, [pc, #316]	@ (8003eec <HAL_UART_MspInit+0x214>)
 8003dae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003db2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003db4:	4b4d      	ldr	r3, [pc, #308]	@ (8003eec <HAL_UART_MspInit+0x214>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003dba:	4b4c      	ldr	r3, [pc, #304]	@ (8003eec <HAL_UART_MspInit+0x214>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003dc0:	4b4a      	ldr	r3, [pc, #296]	@ (8003eec <HAL_UART_MspInit+0x214>)
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003dc6:	4b49      	ldr	r3, [pc, #292]	@ (8003eec <HAL_UART_MspInit+0x214>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003dcc:	4b47      	ldr	r3, [pc, #284]	@ (8003eec <HAL_UART_MspInit+0x214>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003dd2:	4846      	ldr	r0, [pc, #280]	@ (8003eec <HAL_UART_MspInit+0x214>)
 8003dd4:	f000 f9e2 	bl	800419c <HAL_DMA_Init>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d001      	beq.n	8003de2 <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 8003dde:	f7ff fa21 	bl	8003224 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a41      	ldr	r2, [pc, #260]	@ (8003eec <HAL_UART_MspInit+0x214>)
 8003de6:	639a      	str	r2, [r3, #56]	@ 0x38
 8003de8:	4a40      	ldr	r2, [pc, #256]	@ (8003eec <HAL_UART_MspInit+0x214>)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8003dee:	2200      	movs	r2, #0
 8003df0:	2105      	movs	r1, #5
 8003df2:	2025      	movs	r0, #37	@ 0x25
 8003df4:	f000 f9a8 	bl	8004148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003df8:	2025      	movs	r0, #37	@ 0x25
 8003dfa:	f000 f9c1 	bl	8004180 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003dfe:	e068      	b.n	8003ed2 <HAL_UART_MspInit+0x1fa>
  else if(uartHandle->Instance==USART2)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a3b      	ldr	r2, [pc, #236]	@ (8003ef4 <HAL_UART_MspInit+0x21c>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d163      	bne.n	8003ed2 <HAL_UART_MspInit+0x1fa>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	60fb      	str	r3, [r7, #12]
 8003e0e:	4b34      	ldr	r3, [pc, #208]	@ (8003ee0 <HAL_UART_MspInit+0x208>)
 8003e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e12:	4a33      	ldr	r2, [pc, #204]	@ (8003ee0 <HAL_UART_MspInit+0x208>)
 8003e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e18:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e1a:	4b31      	ldr	r3, [pc, #196]	@ (8003ee0 <HAL_UART_MspInit+0x208>)
 8003e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e22:	60fb      	str	r3, [r7, #12]
 8003e24:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e26:	2300      	movs	r3, #0
 8003e28:	60bb      	str	r3, [r7, #8]
 8003e2a:	4b2d      	ldr	r3, [pc, #180]	@ (8003ee0 <HAL_UART_MspInit+0x208>)
 8003e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e2e:	4a2c      	ldr	r2, [pc, #176]	@ (8003ee0 <HAL_UART_MspInit+0x208>)
 8003e30:	f043 0301 	orr.w	r3, r3, #1
 8003e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e36:	4b2a      	ldr	r3, [pc, #168]	@ (8003ee0 <HAL_UART_MspInit+0x208>)
 8003e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	60bb      	str	r3, [r7, #8]
 8003e40:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003e42:	230c      	movs	r3, #12
 8003e44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e46:	2302      	movs	r3, #2
 8003e48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003e52:	2307      	movs	r3, #7
 8003e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e56:	f107 031c 	add.w	r3, r7, #28
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	4821      	ldr	r0, [pc, #132]	@ (8003ee4 <HAL_UART_MspInit+0x20c>)
 8003e5e:	f000 fd9f 	bl	80049a0 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003e62:	4b25      	ldr	r3, [pc, #148]	@ (8003ef8 <HAL_UART_MspInit+0x220>)
 8003e64:	4a25      	ldr	r2, [pc, #148]	@ (8003efc <HAL_UART_MspInit+0x224>)
 8003e66:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003e68:	4b23      	ldr	r3, [pc, #140]	@ (8003ef8 <HAL_UART_MspInit+0x220>)
 8003e6a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003e6e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e70:	4b21      	ldr	r3, [pc, #132]	@ (8003ef8 <HAL_UART_MspInit+0x220>)
 8003e72:	2200      	movs	r2, #0
 8003e74:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e76:	4b20      	ldr	r3, [pc, #128]	@ (8003ef8 <HAL_UART_MspInit+0x220>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e7c:	4b1e      	ldr	r3, [pc, #120]	@ (8003ef8 <HAL_UART_MspInit+0x220>)
 8003e7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e82:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e84:	4b1c      	ldr	r3, [pc, #112]	@ (8003ef8 <HAL_UART_MspInit+0x220>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e8a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ef8 <HAL_UART_MspInit+0x220>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003e90:	4b19      	ldr	r3, [pc, #100]	@ (8003ef8 <HAL_UART_MspInit+0x220>)
 8003e92:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e96:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003e98:	4b17      	ldr	r3, [pc, #92]	@ (8003ef8 <HAL_UART_MspInit+0x220>)
 8003e9a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003e9e:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ea0:	4b15      	ldr	r3, [pc, #84]	@ (8003ef8 <HAL_UART_MspInit+0x220>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003ea6:	4814      	ldr	r0, [pc, #80]	@ (8003ef8 <HAL_UART_MspInit+0x220>)
 8003ea8:	f000 f978 	bl	800419c <HAL_DMA_Init>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d001      	beq.n	8003eb6 <HAL_UART_MspInit+0x1de>
      Error_Handler();
 8003eb2:	f7ff f9b7 	bl	8003224 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a0f      	ldr	r2, [pc, #60]	@ (8003ef8 <HAL_UART_MspInit+0x220>)
 8003eba:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003ebc:	4a0e      	ldr	r2, [pc, #56]	@ (8003ef8 <HAL_UART_MspInit+0x220>)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	2105      	movs	r1, #5
 8003ec6:	2026      	movs	r0, #38	@ 0x26
 8003ec8:	f000 f93e 	bl	8004148 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003ecc:	2026      	movs	r0, #38	@ 0x26
 8003ece:	f000 f957 	bl	8004180 <HAL_NVIC_EnableIRQ>
}
 8003ed2:	bf00      	nop
 8003ed4:	3730      	adds	r7, #48	@ 0x30
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	40011000 	.word	0x40011000
 8003ee0:	40023800 	.word	0x40023800
 8003ee4:	40020000 	.word	0x40020000
 8003ee8:	40020400 	.word	0x40020400
 8003eec:	20000b48 	.word	0x20000b48
 8003ef0:	400264b8 	.word	0x400264b8
 8003ef4:	40004400 	.word	0x40004400
 8003ef8:	20000ba8 	.word	0x20000ba8
 8003efc:	40026088 	.word	0x40026088

08003f00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003f00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003f38 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003f04:	f7ff fbd2 	bl	80036ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003f08:	480c      	ldr	r0, [pc, #48]	@ (8003f3c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003f0a:	490d      	ldr	r1, [pc, #52]	@ (8003f40 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003f0c:	4a0d      	ldr	r2, [pc, #52]	@ (8003f44 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003f0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f10:	e002      	b.n	8003f18 <LoopCopyDataInit>

08003f12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f16:	3304      	adds	r3, #4

08003f18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f1c:	d3f9      	bcc.n	8003f12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f1e:	4a0a      	ldr	r2, [pc, #40]	@ (8003f48 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003f20:	4c0a      	ldr	r4, [pc, #40]	@ (8003f4c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003f22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f24:	e001      	b.n	8003f2a <LoopFillZerobss>

08003f26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f28:	3204      	adds	r2, #4

08003f2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f2c:	d3fb      	bcc.n	8003f26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003f2e:	f00e f961 	bl	80121f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f32:	f7ff f81b 	bl	8002f6c <main>
  bx  lr    
 8003f36:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003f38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003f3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f40:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8003f44:	08015550 	.word	0x08015550
  ldr r2, =_sbss
 8003f48:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8003f4c:	2000577c 	.word	0x2000577c

08003f50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f50:	e7fe      	b.n	8003f50 <ADC_IRQHandler>
	...

08003f54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f58:	4b0e      	ldr	r3, [pc, #56]	@ (8003f94 <HAL_Init+0x40>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a0d      	ldr	r2, [pc, #52]	@ (8003f94 <HAL_Init+0x40>)
 8003f5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f64:	4b0b      	ldr	r3, [pc, #44]	@ (8003f94 <HAL_Init+0x40>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a0a      	ldr	r2, [pc, #40]	@ (8003f94 <HAL_Init+0x40>)
 8003f6a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f70:	4b08      	ldr	r3, [pc, #32]	@ (8003f94 <HAL_Init+0x40>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a07      	ldr	r2, [pc, #28]	@ (8003f94 <HAL_Init+0x40>)
 8003f76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f7c:	2003      	movs	r0, #3
 8003f7e:	f000 f8d8 	bl	8004132 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f82:	200f      	movs	r0, #15
 8003f84:	f7ff f9fe 	bl	8003384 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f88:	f7ff f9d0 	bl	800332c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f8c:	2300      	movs	r3, #0
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	40023c00 	.word	0x40023c00

08003f98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f9c:	4b06      	ldr	r3, [pc, #24]	@ (8003fb8 <HAL_IncTick+0x20>)
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	4b06      	ldr	r3, [pc, #24]	@ (8003fbc <HAL_IncTick+0x24>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4413      	add	r3, r2
 8003fa8:	4a04      	ldr	r2, [pc, #16]	@ (8003fbc <HAL_IncTick+0x24>)
 8003faa:	6013      	str	r3, [r2, #0]
}
 8003fac:	bf00      	nop
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	20000010 	.word	0x20000010
 8003fbc:	20000c08 	.word	0x20000c08

08003fc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	af00      	add	r7, sp, #0
  return uwTick;
 8003fc4:	4b03      	ldr	r3, [pc, #12]	@ (8003fd4 <HAL_GetTick+0x14>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	20000c08 	.word	0x20000c08

08003fd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b085      	sub	sp, #20
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f003 0307 	and.w	r3, r3, #7
 8003fe6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800401c <__NVIC_SetPriorityGrouping+0x44>)
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003fee:	68ba      	ldr	r2, [r7, #8]
 8003ff0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004000:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004004:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004008:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800400a:	4a04      	ldr	r2, [pc, #16]	@ (800401c <__NVIC_SetPriorityGrouping+0x44>)
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	60d3      	str	r3, [r2, #12]
}
 8004010:	bf00      	nop
 8004012:	3714      	adds	r7, #20
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr
 800401c:	e000ed00 	.word	0xe000ed00

08004020 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004020:	b480      	push	{r7}
 8004022:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004024:	4b04      	ldr	r3, [pc, #16]	@ (8004038 <__NVIC_GetPriorityGrouping+0x18>)
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	0a1b      	lsrs	r3, r3, #8
 800402a:	f003 0307 	and.w	r3, r3, #7
}
 800402e:	4618      	mov	r0, r3
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr
 8004038:	e000ed00 	.word	0xe000ed00

0800403c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	4603      	mov	r3, r0
 8004044:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800404a:	2b00      	cmp	r3, #0
 800404c:	db0b      	blt.n	8004066 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	f003 021f 	and.w	r2, r3, #31
 8004054:	4907      	ldr	r1, [pc, #28]	@ (8004074 <__NVIC_EnableIRQ+0x38>)
 8004056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800405a:	095b      	lsrs	r3, r3, #5
 800405c:	2001      	movs	r0, #1
 800405e:	fa00 f202 	lsl.w	r2, r0, r2
 8004062:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004066:	bf00      	nop
 8004068:	370c      	adds	r7, #12
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	e000e100 	.word	0xe000e100

08004078 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	4603      	mov	r3, r0
 8004080:	6039      	str	r1, [r7, #0]
 8004082:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004088:	2b00      	cmp	r3, #0
 800408a:	db0a      	blt.n	80040a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	b2da      	uxtb	r2, r3
 8004090:	490c      	ldr	r1, [pc, #48]	@ (80040c4 <__NVIC_SetPriority+0x4c>)
 8004092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004096:	0112      	lsls	r2, r2, #4
 8004098:	b2d2      	uxtb	r2, r2
 800409a:	440b      	add	r3, r1
 800409c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040a0:	e00a      	b.n	80040b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	b2da      	uxtb	r2, r3
 80040a6:	4908      	ldr	r1, [pc, #32]	@ (80040c8 <__NVIC_SetPriority+0x50>)
 80040a8:	79fb      	ldrb	r3, [r7, #7]
 80040aa:	f003 030f 	and.w	r3, r3, #15
 80040ae:	3b04      	subs	r3, #4
 80040b0:	0112      	lsls	r2, r2, #4
 80040b2:	b2d2      	uxtb	r2, r2
 80040b4:	440b      	add	r3, r1
 80040b6:	761a      	strb	r2, [r3, #24]
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr
 80040c4:	e000e100 	.word	0xe000e100
 80040c8:	e000ed00 	.word	0xe000ed00

080040cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b089      	sub	sp, #36	@ 0x24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f003 0307 	and.w	r3, r3, #7
 80040de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	f1c3 0307 	rsb	r3, r3, #7
 80040e6:	2b04      	cmp	r3, #4
 80040e8:	bf28      	it	cs
 80040ea:	2304      	movcs	r3, #4
 80040ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	3304      	adds	r3, #4
 80040f2:	2b06      	cmp	r3, #6
 80040f4:	d902      	bls.n	80040fc <NVIC_EncodePriority+0x30>
 80040f6:	69fb      	ldr	r3, [r7, #28]
 80040f8:	3b03      	subs	r3, #3
 80040fa:	e000      	b.n	80040fe <NVIC_EncodePriority+0x32>
 80040fc:	2300      	movs	r3, #0
 80040fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004100:	f04f 32ff 	mov.w	r2, #4294967295
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	fa02 f303 	lsl.w	r3, r2, r3
 800410a:	43da      	mvns	r2, r3
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	401a      	ands	r2, r3
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004114:	f04f 31ff 	mov.w	r1, #4294967295
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	fa01 f303 	lsl.w	r3, r1, r3
 800411e:	43d9      	mvns	r1, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004124:	4313      	orrs	r3, r2
         );
}
 8004126:	4618      	mov	r0, r3
 8004128:	3724      	adds	r7, #36	@ 0x24
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr

08004132 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b082      	sub	sp, #8
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f7ff ff4c 	bl	8003fd8 <__NVIC_SetPriorityGrouping>
}
 8004140:	bf00      	nop
 8004142:	3708      	adds	r7, #8
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004148:	b580      	push	{r7, lr}
 800414a:	b086      	sub	sp, #24
 800414c:	af00      	add	r7, sp, #0
 800414e:	4603      	mov	r3, r0
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	607a      	str	r2, [r7, #4]
 8004154:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004156:	2300      	movs	r3, #0
 8004158:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800415a:	f7ff ff61 	bl	8004020 <__NVIC_GetPriorityGrouping>
 800415e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	68b9      	ldr	r1, [r7, #8]
 8004164:	6978      	ldr	r0, [r7, #20]
 8004166:	f7ff ffb1 	bl	80040cc <NVIC_EncodePriority>
 800416a:	4602      	mov	r2, r0
 800416c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004170:	4611      	mov	r1, r2
 8004172:	4618      	mov	r0, r3
 8004174:	f7ff ff80 	bl	8004078 <__NVIC_SetPriority>
}
 8004178:	bf00      	nop
 800417a:	3718      	adds	r7, #24
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}

08004180 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	4603      	mov	r3, r0
 8004188:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800418a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800418e:	4618      	mov	r0, r3
 8004190:	f7ff ff54 	bl	800403c <__NVIC_EnableIRQ>
}
 8004194:	bf00      	nop
 8004196:	3708      	adds	r7, #8
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}

0800419c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b086      	sub	sp, #24
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80041a4:	2300      	movs	r3, #0
 80041a6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80041a8:	f7ff ff0a 	bl	8003fc0 <HAL_GetTick>
 80041ac:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d101      	bne.n	80041b8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	e099      	b.n	80042ec <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2202      	movs	r2, #2
 80041bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f022 0201 	bic.w	r2, r2, #1
 80041d6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041d8:	e00f      	b.n	80041fa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80041da:	f7ff fef1 	bl	8003fc0 <HAL_GetTick>
 80041de:	4602      	mov	r2, r0
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	1ad3      	subs	r3, r2, r3
 80041e4:	2b05      	cmp	r3, #5
 80041e6:	d908      	bls.n	80041fa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2220      	movs	r2, #32
 80041ec:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2203      	movs	r2, #3
 80041f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e078      	b.n	80042ec <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1e8      	bne.n	80041da <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004210:	697a      	ldr	r2, [r7, #20]
 8004212:	4b38      	ldr	r3, [pc, #224]	@ (80042f4 <HAL_DMA_Init+0x158>)
 8004214:	4013      	ands	r3, r2
 8004216:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685a      	ldr	r2, [r3, #4]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004226:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004232:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	699b      	ldr	r3, [r3, #24]
 8004238:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800423e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6a1b      	ldr	r3, [r3, #32]
 8004244:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004246:	697a      	ldr	r2, [r7, #20]
 8004248:	4313      	orrs	r3, r2
 800424a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004250:	2b04      	cmp	r3, #4
 8004252:	d107      	bne.n	8004264 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800425c:	4313      	orrs	r3, r2
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	4313      	orrs	r3, r2
 8004262:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	697a      	ldr	r2, [r7, #20]
 800426a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	f023 0307 	bic.w	r3, r3, #7
 800427a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	4313      	orrs	r3, r2
 8004284:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428a:	2b04      	cmp	r3, #4
 800428c:	d117      	bne.n	80042be <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	4313      	orrs	r3, r2
 8004296:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800429c:	2b00      	cmp	r3, #0
 800429e:	d00e      	beq.n	80042be <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f000 fb01 	bl	80048a8 <DMA_CheckFifoParam>
 80042a6:	4603      	mov	r3, r0
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d008      	beq.n	80042be <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2240      	movs	r2, #64	@ 0x40
 80042b0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2201      	movs	r2, #1
 80042b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80042ba:	2301      	movs	r3, #1
 80042bc:	e016      	b.n	80042ec <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	697a      	ldr	r2, [r7, #20]
 80042c4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f000 fab8 	bl	800483c <DMA_CalcBaseAndBitshift>
 80042cc:	4603      	mov	r3, r0
 80042ce:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042d4:	223f      	movs	r2, #63	@ 0x3f
 80042d6:	409a      	lsls	r2, r3
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2201      	movs	r2, #1
 80042e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3718      	adds	r7, #24
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	f010803f 	.word	0xf010803f

080042f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	60f8      	str	r0, [r7, #12]
 8004300:	60b9      	str	r1, [r7, #8]
 8004302:	607a      	str	r2, [r7, #4]
 8004304:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004306:	2300      	movs	r3, #0
 8004308:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800430e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004316:	2b01      	cmp	r3, #1
 8004318:	d101      	bne.n	800431e <HAL_DMA_Start_IT+0x26>
 800431a:	2302      	movs	r3, #2
 800431c:	e040      	b.n	80043a0 <HAL_DMA_Start_IT+0xa8>
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2201      	movs	r2, #1
 8004322:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800432c:	b2db      	uxtb	r3, r3
 800432e:	2b01      	cmp	r3, #1
 8004330:	d12f      	bne.n	8004392 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2202      	movs	r2, #2
 8004336:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	68b9      	ldr	r1, [r7, #8]
 8004346:	68f8      	ldr	r0, [r7, #12]
 8004348:	f000 fa4a 	bl	80047e0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004350:	223f      	movs	r2, #63	@ 0x3f
 8004352:	409a      	lsls	r2, r3
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f042 0216 	orr.w	r2, r2, #22
 8004366:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436c:	2b00      	cmp	r3, #0
 800436e:	d007      	beq.n	8004380 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f042 0208 	orr.w	r2, r2, #8
 800437e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f042 0201 	orr.w	r2, r2, #1
 800438e:	601a      	str	r2, [r3, #0]
 8004390:	e005      	b.n	800439e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800439a:	2302      	movs	r3, #2
 800439c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800439e:	7dfb      	ldrb	r3, [r7, #23]
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3718      	adds	r7, #24
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80043b6:	f7ff fe03 	bl	8003fc0 <HAL_GetTick>
 80043ba:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d008      	beq.n	80043da <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2280      	movs	r2, #128	@ 0x80
 80043cc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e052      	b.n	8004480 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f022 0216 	bic.w	r2, r2, #22
 80043e8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	695a      	ldr	r2, [r3, #20]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80043f8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d103      	bne.n	800440a <HAL_DMA_Abort+0x62>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004406:	2b00      	cmp	r3, #0
 8004408:	d007      	beq.n	800441a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f022 0208 	bic.w	r2, r2, #8
 8004418:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f022 0201 	bic.w	r2, r2, #1
 8004428:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800442a:	e013      	b.n	8004454 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800442c:	f7ff fdc8 	bl	8003fc0 <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b05      	cmp	r3, #5
 8004438:	d90c      	bls.n	8004454 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2220      	movs	r2, #32
 800443e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2203      	movs	r2, #3
 8004444:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004450:	2303      	movs	r3, #3
 8004452:	e015      	b.n	8004480 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0301 	and.w	r3, r3, #1
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1e4      	bne.n	800442c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004466:	223f      	movs	r2, #63	@ 0x3f
 8004468:	409a      	lsls	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800447e:	2300      	movs	r3, #0
}
 8004480:	4618      	mov	r0, r3
 8004482:	3710      	adds	r7, #16
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}

08004488 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004496:	b2db      	uxtb	r3, r3
 8004498:	2b02      	cmp	r3, #2
 800449a:	d004      	beq.n	80044a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2280      	movs	r2, #128	@ 0x80
 80044a0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e00c      	b.n	80044c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2205      	movs	r2, #5
 80044aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f022 0201 	bic.w	r2, r2, #1
 80044bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr

080044cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b086      	sub	sp, #24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80044d4:	2300      	movs	r3, #0
 80044d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80044d8:	4b8e      	ldr	r3, [pc, #568]	@ (8004714 <HAL_DMA_IRQHandler+0x248>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a8e      	ldr	r2, [pc, #568]	@ (8004718 <HAL_DMA_IRQHandler+0x24c>)
 80044de:	fba2 2303 	umull	r2, r3, r2, r3
 80044e2:	0a9b      	lsrs	r3, r3, #10
 80044e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044f6:	2208      	movs	r2, #8
 80044f8:	409a      	lsls	r2, r3
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	4013      	ands	r3, r2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d01a      	beq.n	8004538 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0304 	and.w	r3, r3, #4
 800450c:	2b00      	cmp	r3, #0
 800450e:	d013      	beq.n	8004538 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f022 0204 	bic.w	r2, r2, #4
 800451e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004524:	2208      	movs	r2, #8
 8004526:	409a      	lsls	r2, r3
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004530:	f043 0201 	orr.w	r2, r3, #1
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800453c:	2201      	movs	r2, #1
 800453e:	409a      	lsls	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	4013      	ands	r3, r2
 8004544:	2b00      	cmp	r3, #0
 8004546:	d012      	beq.n	800456e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	695b      	ldr	r3, [r3, #20]
 800454e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004552:	2b00      	cmp	r3, #0
 8004554:	d00b      	beq.n	800456e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800455a:	2201      	movs	r2, #1
 800455c:	409a      	lsls	r2, r3
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004566:	f043 0202 	orr.w	r2, r3, #2
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004572:	2204      	movs	r2, #4
 8004574:	409a      	lsls	r2, r3
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	4013      	ands	r3, r2
 800457a:	2b00      	cmp	r3, #0
 800457c:	d012      	beq.n	80045a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0302 	and.w	r3, r3, #2
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00b      	beq.n	80045a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004590:	2204      	movs	r2, #4
 8004592:	409a      	lsls	r2, r3
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800459c:	f043 0204 	orr.w	r2, r3, #4
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045a8:	2210      	movs	r2, #16
 80045aa:	409a      	lsls	r2, r3
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	4013      	ands	r3, r2
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d043      	beq.n	800463c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0308 	and.w	r3, r3, #8
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d03c      	beq.n	800463c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045c6:	2210      	movs	r2, #16
 80045c8:	409a      	lsls	r2, r3
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d018      	beq.n	800460e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d108      	bne.n	80045fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d024      	beq.n	800463c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	4798      	blx	r3
 80045fa:	e01f      	b.n	800463c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004600:	2b00      	cmp	r3, #0
 8004602:	d01b      	beq.n	800463c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	4798      	blx	r3
 800460c:	e016      	b.n	800463c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004618:	2b00      	cmp	r3, #0
 800461a:	d107      	bne.n	800462c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f022 0208 	bic.w	r2, r2, #8
 800462a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004630:	2b00      	cmp	r3, #0
 8004632:	d003      	beq.n	800463c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004640:	2220      	movs	r2, #32
 8004642:	409a      	lsls	r2, r3
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	4013      	ands	r3, r2
 8004648:	2b00      	cmp	r3, #0
 800464a:	f000 808f 	beq.w	800476c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0310 	and.w	r3, r3, #16
 8004658:	2b00      	cmp	r3, #0
 800465a:	f000 8087 	beq.w	800476c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004662:	2220      	movs	r2, #32
 8004664:	409a      	lsls	r2, r3
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004670:	b2db      	uxtb	r3, r3
 8004672:	2b05      	cmp	r3, #5
 8004674:	d136      	bne.n	80046e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f022 0216 	bic.w	r2, r2, #22
 8004684:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	695a      	ldr	r2, [r3, #20]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004694:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	2b00      	cmp	r3, #0
 800469c:	d103      	bne.n	80046a6 <HAL_DMA_IRQHandler+0x1da>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d007      	beq.n	80046b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681a      	ldr	r2, [r3, #0]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f022 0208 	bic.w	r2, r2, #8
 80046b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ba:	223f      	movs	r2, #63	@ 0x3f
 80046bc:	409a      	lsls	r2, r3
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d07e      	beq.n	80047d8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	4798      	blx	r3
        }
        return;
 80046e2:	e079      	b.n	80047d8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d01d      	beq.n	800472e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d10d      	bne.n	800471c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004704:	2b00      	cmp	r3, #0
 8004706:	d031      	beq.n	800476c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	4798      	blx	r3
 8004710:	e02c      	b.n	800476c <HAL_DMA_IRQHandler+0x2a0>
 8004712:	bf00      	nop
 8004714:	20000008 	.word	0x20000008
 8004718:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004720:	2b00      	cmp	r3, #0
 8004722:	d023      	beq.n	800476c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	4798      	blx	r3
 800472c:	e01e      	b.n	800476c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004738:	2b00      	cmp	r3, #0
 800473a:	d10f      	bne.n	800475c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f022 0210 	bic.w	r2, r2, #16
 800474a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004760:	2b00      	cmp	r3, #0
 8004762:	d003      	beq.n	800476c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004770:	2b00      	cmp	r3, #0
 8004772:	d032      	beq.n	80047da <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004778:	f003 0301 	and.w	r3, r3, #1
 800477c:	2b00      	cmp	r3, #0
 800477e:	d022      	beq.n	80047c6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2205      	movs	r2, #5
 8004784:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f022 0201 	bic.w	r2, r2, #1
 8004796:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	3301      	adds	r3, #1
 800479c:	60bb      	str	r3, [r7, #8]
 800479e:	697a      	ldr	r2, [r7, #20]
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d307      	bcc.n	80047b4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 0301 	and.w	r3, r3, #1
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d1f2      	bne.n	8004798 <HAL_DMA_IRQHandler+0x2cc>
 80047b2:	e000      	b.n	80047b6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80047b4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2201      	movs	r2, #1
 80047ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d005      	beq.n	80047da <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	4798      	blx	r3
 80047d6:	e000      	b.n	80047da <HAL_DMA_IRQHandler+0x30e>
        return;
 80047d8:	bf00      	nop
    }
  }
}
 80047da:	3718      	adds	r7, #24
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}

080047e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b085      	sub	sp, #20
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	60b9      	str	r1, [r7, #8]
 80047ea:	607a      	str	r2, [r7, #4]
 80047ec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80047fc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	683a      	ldr	r2, [r7, #0]
 8004804:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	2b40      	cmp	r3, #64	@ 0x40
 800480c:	d108      	bne.n	8004820 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	68ba      	ldr	r2, [r7, #8]
 800481c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800481e:	e007      	b.n	8004830 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68ba      	ldr	r2, [r7, #8]
 8004826:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	60da      	str	r2, [r3, #12]
}
 8004830:	bf00      	nop
 8004832:	3714      	adds	r7, #20
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	b2db      	uxtb	r3, r3
 800484a:	3b10      	subs	r3, #16
 800484c:	4a14      	ldr	r2, [pc, #80]	@ (80048a0 <DMA_CalcBaseAndBitshift+0x64>)
 800484e:	fba2 2303 	umull	r2, r3, r2, r3
 8004852:	091b      	lsrs	r3, r3, #4
 8004854:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004856:	4a13      	ldr	r2, [pc, #76]	@ (80048a4 <DMA_CalcBaseAndBitshift+0x68>)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	4413      	add	r3, r2
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	461a      	mov	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2b03      	cmp	r3, #3
 8004868:	d909      	bls.n	800487e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004872:	f023 0303 	bic.w	r3, r3, #3
 8004876:	1d1a      	adds	r2, r3, #4
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	659a      	str	r2, [r3, #88]	@ 0x58
 800487c:	e007      	b.n	800488e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004886:	f023 0303 	bic.w	r3, r3, #3
 800488a:	687a      	ldr	r2, [r7, #4]
 800488c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004892:	4618      	mov	r0, r3
 8004894:	3714      	adds	r7, #20
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
 800489e:	bf00      	nop
 80048a0:	aaaaaaab 	.word	0xaaaaaaab
 80048a4:	08015038 	.word	0x08015038

080048a8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b085      	sub	sp, #20
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048b0:	2300      	movs	r3, #0
 80048b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	699b      	ldr	r3, [r3, #24]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d11f      	bne.n	8004902 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	2b03      	cmp	r3, #3
 80048c6:	d856      	bhi.n	8004976 <DMA_CheckFifoParam+0xce>
 80048c8:	a201      	add	r2, pc, #4	@ (adr r2, 80048d0 <DMA_CheckFifoParam+0x28>)
 80048ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ce:	bf00      	nop
 80048d0:	080048e1 	.word	0x080048e1
 80048d4:	080048f3 	.word	0x080048f3
 80048d8:	080048e1 	.word	0x080048e1
 80048dc:	08004977 	.word	0x08004977
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d046      	beq.n	800497a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048f0:	e043      	b.n	800497a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048f6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80048fa:	d140      	bne.n	800497e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004900:	e03d      	b.n	800497e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	699b      	ldr	r3, [r3, #24]
 8004906:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800490a:	d121      	bne.n	8004950 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	2b03      	cmp	r3, #3
 8004910:	d837      	bhi.n	8004982 <DMA_CheckFifoParam+0xda>
 8004912:	a201      	add	r2, pc, #4	@ (adr r2, 8004918 <DMA_CheckFifoParam+0x70>)
 8004914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004918:	08004929 	.word	0x08004929
 800491c:	0800492f 	.word	0x0800492f
 8004920:	08004929 	.word	0x08004929
 8004924:	08004941 	.word	0x08004941
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	73fb      	strb	r3, [r7, #15]
      break;
 800492c:	e030      	b.n	8004990 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004932:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004936:	2b00      	cmp	r3, #0
 8004938:	d025      	beq.n	8004986 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800493e:	e022      	b.n	8004986 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004944:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004948:	d11f      	bne.n	800498a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800494e:	e01c      	b.n	800498a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	2b02      	cmp	r3, #2
 8004954:	d903      	bls.n	800495e <DMA_CheckFifoParam+0xb6>
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	2b03      	cmp	r3, #3
 800495a:	d003      	beq.n	8004964 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800495c:	e018      	b.n	8004990 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	73fb      	strb	r3, [r7, #15]
      break;
 8004962:	e015      	b.n	8004990 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004968:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800496c:	2b00      	cmp	r3, #0
 800496e:	d00e      	beq.n	800498e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	73fb      	strb	r3, [r7, #15]
      break;
 8004974:	e00b      	b.n	800498e <DMA_CheckFifoParam+0xe6>
      break;
 8004976:	bf00      	nop
 8004978:	e00a      	b.n	8004990 <DMA_CheckFifoParam+0xe8>
      break;
 800497a:	bf00      	nop
 800497c:	e008      	b.n	8004990 <DMA_CheckFifoParam+0xe8>
      break;
 800497e:	bf00      	nop
 8004980:	e006      	b.n	8004990 <DMA_CheckFifoParam+0xe8>
      break;
 8004982:	bf00      	nop
 8004984:	e004      	b.n	8004990 <DMA_CheckFifoParam+0xe8>
      break;
 8004986:	bf00      	nop
 8004988:	e002      	b.n	8004990 <DMA_CheckFifoParam+0xe8>
      break;   
 800498a:	bf00      	nop
 800498c:	e000      	b.n	8004990 <DMA_CheckFifoParam+0xe8>
      break;
 800498e:	bf00      	nop
    }
  } 
  
  return status; 
 8004990:	7bfb      	ldrb	r3, [r7, #15]
}
 8004992:	4618      	mov	r0, r3
 8004994:	3714      	adds	r7, #20
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop

080049a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b089      	sub	sp, #36	@ 0x24
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
 80049a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80049aa:	2300      	movs	r3, #0
 80049ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80049ae:	2300      	movs	r3, #0
 80049b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80049b2:	2300      	movs	r3, #0
 80049b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049b6:	2300      	movs	r3, #0
 80049b8:	61fb      	str	r3, [r7, #28]
 80049ba:	e159      	b.n	8004c70 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80049bc:	2201      	movs	r2, #1
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	fa02 f303 	lsl.w	r3, r2, r3
 80049c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	4013      	ands	r3, r2
 80049ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80049d0:	693a      	ldr	r2, [r7, #16]
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	429a      	cmp	r2, r3
 80049d6:	f040 8148 	bne.w	8004c6a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	f003 0303 	and.w	r3, r3, #3
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d005      	beq.n	80049f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d130      	bne.n	8004a54 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	005b      	lsls	r3, r3, #1
 80049fc:	2203      	movs	r2, #3
 80049fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004a02:	43db      	mvns	r3, r3
 8004a04:	69ba      	ldr	r2, [r7, #24]
 8004a06:	4013      	ands	r3, r2
 8004a08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	68da      	ldr	r2, [r3, #12]
 8004a0e:	69fb      	ldr	r3, [r7, #28]
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	fa02 f303 	lsl.w	r3, r2, r3
 8004a16:	69ba      	ldr	r2, [r7, #24]
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	69ba      	ldr	r2, [r7, #24]
 8004a20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a28:	2201      	movs	r2, #1
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a30:	43db      	mvns	r3, r3
 8004a32:	69ba      	ldr	r2, [r7, #24]
 8004a34:	4013      	ands	r3, r2
 8004a36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	091b      	lsrs	r3, r3, #4
 8004a3e:	f003 0201 	and.w	r2, r3, #1
 8004a42:	69fb      	ldr	r3, [r7, #28]
 8004a44:	fa02 f303 	lsl.w	r3, r2, r3
 8004a48:	69ba      	ldr	r2, [r7, #24]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	69ba      	ldr	r2, [r7, #24]
 8004a52:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	f003 0303 	and.w	r3, r3, #3
 8004a5c:	2b03      	cmp	r3, #3
 8004a5e:	d017      	beq.n	8004a90 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004a66:	69fb      	ldr	r3, [r7, #28]
 8004a68:	005b      	lsls	r3, r3, #1
 8004a6a:	2203      	movs	r2, #3
 8004a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a70:	43db      	mvns	r3, r3
 8004a72:	69ba      	ldr	r2, [r7, #24]
 8004a74:	4013      	ands	r3, r2
 8004a76:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	689a      	ldr	r2, [r3, #8]
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	005b      	lsls	r3, r3, #1
 8004a80:	fa02 f303 	lsl.w	r3, r2, r3
 8004a84:	69ba      	ldr	r2, [r7, #24]
 8004a86:	4313      	orrs	r3, r2
 8004a88:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	69ba      	ldr	r2, [r7, #24]
 8004a8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	f003 0303 	and.w	r3, r3, #3
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d123      	bne.n	8004ae4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	08da      	lsrs	r2, r3, #3
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	3208      	adds	r2, #8
 8004aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	f003 0307 	and.w	r3, r3, #7
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	220f      	movs	r2, #15
 8004ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab8:	43db      	mvns	r3, r3
 8004aba:	69ba      	ldr	r2, [r7, #24]
 8004abc:	4013      	ands	r3, r2
 8004abe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	691a      	ldr	r2, [r3, #16]
 8004ac4:	69fb      	ldr	r3, [r7, #28]
 8004ac6:	f003 0307 	and.w	r3, r3, #7
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad0:	69ba      	ldr	r2, [r7, #24]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	08da      	lsrs	r2, r3, #3
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	3208      	adds	r2, #8
 8004ade:	69b9      	ldr	r1, [r7, #24]
 8004ae0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004aea:	69fb      	ldr	r3, [r7, #28]
 8004aec:	005b      	lsls	r3, r3, #1
 8004aee:	2203      	movs	r2, #3
 8004af0:	fa02 f303 	lsl.w	r3, r2, r3
 8004af4:	43db      	mvns	r3, r3
 8004af6:	69ba      	ldr	r2, [r7, #24]
 8004af8:	4013      	ands	r3, r2
 8004afa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	f003 0203 	and.w	r2, r3, #3
 8004b04:	69fb      	ldr	r3, [r7, #28]
 8004b06:	005b      	lsls	r3, r3, #1
 8004b08:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0c:	69ba      	ldr	r2, [r7, #24]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	69ba      	ldr	r2, [r7, #24]
 8004b16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	f000 80a2 	beq.w	8004c6a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b26:	2300      	movs	r3, #0
 8004b28:	60fb      	str	r3, [r7, #12]
 8004b2a:	4b57      	ldr	r3, [pc, #348]	@ (8004c88 <HAL_GPIO_Init+0x2e8>)
 8004b2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b2e:	4a56      	ldr	r2, [pc, #344]	@ (8004c88 <HAL_GPIO_Init+0x2e8>)
 8004b30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b34:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b36:	4b54      	ldr	r3, [pc, #336]	@ (8004c88 <HAL_GPIO_Init+0x2e8>)
 8004b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b3e:	60fb      	str	r3, [r7, #12]
 8004b40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b42:	4a52      	ldr	r2, [pc, #328]	@ (8004c8c <HAL_GPIO_Init+0x2ec>)
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	089b      	lsrs	r3, r3, #2
 8004b48:	3302      	adds	r3, #2
 8004b4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	f003 0303 	and.w	r3, r3, #3
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	220f      	movs	r2, #15
 8004b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b5e:	43db      	mvns	r3, r3
 8004b60:	69ba      	ldr	r2, [r7, #24]
 8004b62:	4013      	ands	r3, r2
 8004b64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4a49      	ldr	r2, [pc, #292]	@ (8004c90 <HAL_GPIO_Init+0x2f0>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d019      	beq.n	8004ba2 <HAL_GPIO_Init+0x202>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	4a48      	ldr	r2, [pc, #288]	@ (8004c94 <HAL_GPIO_Init+0x2f4>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d013      	beq.n	8004b9e <HAL_GPIO_Init+0x1fe>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4a47      	ldr	r2, [pc, #284]	@ (8004c98 <HAL_GPIO_Init+0x2f8>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d00d      	beq.n	8004b9a <HAL_GPIO_Init+0x1fa>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4a46      	ldr	r2, [pc, #280]	@ (8004c9c <HAL_GPIO_Init+0x2fc>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d007      	beq.n	8004b96 <HAL_GPIO_Init+0x1f6>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4a45      	ldr	r2, [pc, #276]	@ (8004ca0 <HAL_GPIO_Init+0x300>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d101      	bne.n	8004b92 <HAL_GPIO_Init+0x1f2>
 8004b8e:	2304      	movs	r3, #4
 8004b90:	e008      	b.n	8004ba4 <HAL_GPIO_Init+0x204>
 8004b92:	2307      	movs	r3, #7
 8004b94:	e006      	b.n	8004ba4 <HAL_GPIO_Init+0x204>
 8004b96:	2303      	movs	r3, #3
 8004b98:	e004      	b.n	8004ba4 <HAL_GPIO_Init+0x204>
 8004b9a:	2302      	movs	r3, #2
 8004b9c:	e002      	b.n	8004ba4 <HAL_GPIO_Init+0x204>
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e000      	b.n	8004ba4 <HAL_GPIO_Init+0x204>
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	69fa      	ldr	r2, [r7, #28]
 8004ba6:	f002 0203 	and.w	r2, r2, #3
 8004baa:	0092      	lsls	r2, r2, #2
 8004bac:	4093      	lsls	r3, r2
 8004bae:	69ba      	ldr	r2, [r7, #24]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004bb4:	4935      	ldr	r1, [pc, #212]	@ (8004c8c <HAL_GPIO_Init+0x2ec>)
 8004bb6:	69fb      	ldr	r3, [r7, #28]
 8004bb8:	089b      	lsrs	r3, r3, #2
 8004bba:	3302      	adds	r3, #2
 8004bbc:	69ba      	ldr	r2, [r7, #24]
 8004bbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004bc2:	4b38      	ldr	r3, [pc, #224]	@ (8004ca4 <HAL_GPIO_Init+0x304>)
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	43db      	mvns	r3, r3
 8004bcc:	69ba      	ldr	r2, [r7, #24]
 8004bce:	4013      	ands	r3, r2
 8004bd0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d003      	beq.n	8004be6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004bde:	69ba      	ldr	r2, [r7, #24]
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004be6:	4a2f      	ldr	r2, [pc, #188]	@ (8004ca4 <HAL_GPIO_Init+0x304>)
 8004be8:	69bb      	ldr	r3, [r7, #24]
 8004bea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004bec:	4b2d      	ldr	r3, [pc, #180]	@ (8004ca4 <HAL_GPIO_Init+0x304>)
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	43db      	mvns	r3, r3
 8004bf6:	69ba      	ldr	r2, [r7, #24]
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d003      	beq.n	8004c10 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004c08:	69ba      	ldr	r2, [r7, #24]
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c10:	4a24      	ldr	r2, [pc, #144]	@ (8004ca4 <HAL_GPIO_Init+0x304>)
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004c16:	4b23      	ldr	r3, [pc, #140]	@ (8004ca4 <HAL_GPIO_Init+0x304>)
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	43db      	mvns	r3, r3
 8004c20:	69ba      	ldr	r2, [r7, #24]
 8004c22:	4013      	ands	r3, r2
 8004c24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d003      	beq.n	8004c3a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004c32:	69ba      	ldr	r2, [r7, #24]
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c3a:	4a1a      	ldr	r2, [pc, #104]	@ (8004ca4 <HAL_GPIO_Init+0x304>)
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c40:	4b18      	ldr	r3, [pc, #96]	@ (8004ca4 <HAL_GPIO_Init+0x304>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	43db      	mvns	r3, r3
 8004c4a:	69ba      	ldr	r2, [r7, #24]
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d003      	beq.n	8004c64 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004c5c:	69ba      	ldr	r2, [r7, #24]
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004c64:	4a0f      	ldr	r2, [pc, #60]	@ (8004ca4 <HAL_GPIO_Init+0x304>)
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	3301      	adds	r3, #1
 8004c6e:	61fb      	str	r3, [r7, #28]
 8004c70:	69fb      	ldr	r3, [r7, #28]
 8004c72:	2b0f      	cmp	r3, #15
 8004c74:	f67f aea2 	bls.w	80049bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004c78:	bf00      	nop
 8004c7a:	bf00      	nop
 8004c7c:	3724      	adds	r7, #36	@ 0x24
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	40023800 	.word	0x40023800
 8004c8c:	40013800 	.word	0x40013800
 8004c90:	40020000 	.word	0x40020000
 8004c94:	40020400 	.word	0x40020400
 8004c98:	40020800 	.word	0x40020800
 8004c9c:	40020c00 	.word	0x40020c00
 8004ca0:	40021000 	.word	0x40021000
 8004ca4:	40013c00 	.word	0x40013c00

08004ca8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	807b      	strh	r3, [r7, #2]
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004cb8:	787b      	ldrb	r3, [r7, #1]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d003      	beq.n	8004cc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004cbe:	887a      	ldrh	r2, [r7, #2]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004cc4:	e003      	b.n	8004cce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004cc6:	887b      	ldrh	r3, [r7, #2]
 8004cc8:	041a      	lsls	r2, r3, #16
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	619a      	str	r2, [r3, #24]
}
 8004cce:	bf00      	nop
 8004cd0:	370c      	adds	r7, #12
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd8:	4770      	bx	lr
	...

08004cdc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d101      	bne.n	8004cee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e12b      	b.n	8004f46 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d106      	bne.n	8004d08 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f7fe f8ea 	bl	8002edc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2224      	movs	r2, #36	@ 0x24
 8004d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f022 0201 	bic.w	r2, r2, #1
 8004d1e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d2e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d3e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004d40:	f002 f8a0 	bl	8006e84 <HAL_RCC_GetPCLK1Freq>
 8004d44:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	4a81      	ldr	r2, [pc, #516]	@ (8004f50 <HAL_I2C_Init+0x274>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d807      	bhi.n	8004d60 <HAL_I2C_Init+0x84>
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	4a80      	ldr	r2, [pc, #512]	@ (8004f54 <HAL_I2C_Init+0x278>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	bf94      	ite	ls
 8004d58:	2301      	movls	r3, #1
 8004d5a:	2300      	movhi	r3, #0
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	e006      	b.n	8004d6e <HAL_I2C_Init+0x92>
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	4a7d      	ldr	r2, [pc, #500]	@ (8004f58 <HAL_I2C_Init+0x27c>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	bf94      	ite	ls
 8004d68:	2301      	movls	r3, #1
 8004d6a:	2300      	movhi	r3, #0
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d001      	beq.n	8004d76 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e0e7      	b.n	8004f46 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	4a78      	ldr	r2, [pc, #480]	@ (8004f5c <HAL_I2C_Init+0x280>)
 8004d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d7e:	0c9b      	lsrs	r3, r3, #18
 8004d80:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	68ba      	ldr	r2, [r7, #8]
 8004d92:	430a      	orrs	r2, r1
 8004d94:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	6a1b      	ldr	r3, [r3, #32]
 8004d9c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	4a6a      	ldr	r2, [pc, #424]	@ (8004f50 <HAL_I2C_Init+0x274>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d802      	bhi.n	8004db0 <HAL_I2C_Init+0xd4>
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	3301      	adds	r3, #1
 8004dae:	e009      	b.n	8004dc4 <HAL_I2C_Init+0xe8>
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004db6:	fb02 f303 	mul.w	r3, r2, r3
 8004dba:	4a69      	ldr	r2, [pc, #420]	@ (8004f60 <HAL_I2C_Init+0x284>)
 8004dbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc0:	099b      	lsrs	r3, r3, #6
 8004dc2:	3301      	adds	r3, #1
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	6812      	ldr	r2, [r2, #0]
 8004dc8:	430b      	orrs	r3, r1
 8004dca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	69db      	ldr	r3, [r3, #28]
 8004dd2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004dd6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	495c      	ldr	r1, [pc, #368]	@ (8004f50 <HAL_I2C_Init+0x274>)
 8004de0:	428b      	cmp	r3, r1
 8004de2:	d819      	bhi.n	8004e18 <HAL_I2C_Init+0x13c>
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	1e59      	subs	r1, r3, #1
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	005b      	lsls	r3, r3, #1
 8004dee:	fbb1 f3f3 	udiv	r3, r1, r3
 8004df2:	1c59      	adds	r1, r3, #1
 8004df4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004df8:	400b      	ands	r3, r1
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d00a      	beq.n	8004e14 <HAL_I2C_Init+0x138>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	1e59      	subs	r1, r3, #1
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	005b      	lsls	r3, r3, #1
 8004e08:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e12:	e051      	b.n	8004eb8 <HAL_I2C_Init+0x1dc>
 8004e14:	2304      	movs	r3, #4
 8004e16:	e04f      	b.n	8004eb8 <HAL_I2C_Init+0x1dc>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d111      	bne.n	8004e44 <HAL_I2C_Init+0x168>
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	1e58      	subs	r0, r3, #1
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6859      	ldr	r1, [r3, #4]
 8004e28:	460b      	mov	r3, r1
 8004e2a:	005b      	lsls	r3, r3, #1
 8004e2c:	440b      	add	r3, r1
 8004e2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e32:	3301      	adds	r3, #1
 8004e34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	bf0c      	ite	eq
 8004e3c:	2301      	moveq	r3, #1
 8004e3e:	2300      	movne	r3, #0
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	e012      	b.n	8004e6a <HAL_I2C_Init+0x18e>
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	1e58      	subs	r0, r3, #1
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6859      	ldr	r1, [r3, #4]
 8004e4c:	460b      	mov	r3, r1
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	440b      	add	r3, r1
 8004e52:	0099      	lsls	r1, r3, #2
 8004e54:	440b      	add	r3, r1
 8004e56:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	bf0c      	ite	eq
 8004e64:	2301      	moveq	r3, #1
 8004e66:	2300      	movne	r3, #0
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d001      	beq.n	8004e72 <HAL_I2C_Init+0x196>
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e022      	b.n	8004eb8 <HAL_I2C_Init+0x1dc>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	689b      	ldr	r3, [r3, #8]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10e      	bne.n	8004e98 <HAL_I2C_Init+0x1bc>
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	1e58      	subs	r0, r3, #1
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6859      	ldr	r1, [r3, #4]
 8004e82:	460b      	mov	r3, r1
 8004e84:	005b      	lsls	r3, r3, #1
 8004e86:	440b      	add	r3, r1
 8004e88:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e8c:	3301      	adds	r3, #1
 8004e8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e96:	e00f      	b.n	8004eb8 <HAL_I2C_Init+0x1dc>
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	1e58      	subs	r0, r3, #1
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6859      	ldr	r1, [r3, #4]
 8004ea0:	460b      	mov	r3, r1
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	440b      	add	r3, r1
 8004ea6:	0099      	lsls	r1, r3, #2
 8004ea8:	440b      	add	r3, r1
 8004eaa:	fbb0 f3f3 	udiv	r3, r0, r3
 8004eae:	3301      	adds	r3, #1
 8004eb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004eb4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004eb8:	6879      	ldr	r1, [r7, #4]
 8004eba:	6809      	ldr	r1, [r1, #0]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	69da      	ldr	r2, [r3, #28]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a1b      	ldr	r3, [r3, #32]
 8004ed2:	431a      	orrs	r2, r3
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	430a      	orrs	r2, r1
 8004eda:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004ee6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	6911      	ldr	r1, [r2, #16]
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	68d2      	ldr	r2, [r2, #12]
 8004ef2:	4311      	orrs	r1, r2
 8004ef4:	687a      	ldr	r2, [r7, #4]
 8004ef6:	6812      	ldr	r2, [r2, #0]
 8004ef8:	430b      	orrs	r3, r1
 8004efa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	695a      	ldr	r2, [r3, #20]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	699b      	ldr	r3, [r3, #24]
 8004f0e:	431a      	orrs	r2, r3
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	430a      	orrs	r2, r1
 8004f16:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f042 0201 	orr.w	r2, r2, #1
 8004f26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2220      	movs	r2, #32
 8004f32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3710      	adds	r7, #16
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
 8004f4e:	bf00      	nop
 8004f50:	000186a0 	.word	0x000186a0
 8004f54:	001e847f 	.word	0x001e847f
 8004f58:	003d08ff 	.word	0x003d08ff
 8004f5c:	431bde83 	.word	0x431bde83
 8004f60:	10624dd3 	.word	0x10624dd3

08004f64 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b088      	sub	sp, #32
 8004f68:	af02      	add	r7, sp, #8
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	607a      	str	r2, [r7, #4]
 8004f6e:	461a      	mov	r2, r3
 8004f70:	460b      	mov	r3, r1
 8004f72:	817b      	strh	r3, [r7, #10]
 8004f74:	4613      	mov	r3, r2
 8004f76:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f78:	f7ff f822 	bl	8003fc0 <HAL_GetTick>
 8004f7c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	2b20      	cmp	r3, #32
 8004f88:	f040 80e0 	bne.w	800514c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	9300      	str	r3, [sp, #0]
 8004f90:	2319      	movs	r3, #25
 8004f92:	2201      	movs	r2, #1
 8004f94:	4970      	ldr	r1, [pc, #448]	@ (8005158 <HAL_I2C_Master_Transmit+0x1f4>)
 8004f96:	68f8      	ldr	r0, [r7, #12]
 8004f98:	f001 f90e 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d001      	beq.n	8004fa6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004fa2:	2302      	movs	r3, #2
 8004fa4:	e0d3      	b.n	800514e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d101      	bne.n	8004fb4 <HAL_I2C_Master_Transmit+0x50>
 8004fb0:	2302      	movs	r3, #2
 8004fb2:	e0cc      	b.n	800514e <HAL_I2C_Master_Transmit+0x1ea>
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f003 0301 	and.w	r3, r3, #1
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d007      	beq.n	8004fda <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f042 0201 	orr.w	r2, r2, #1
 8004fd8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fe8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2221      	movs	r2, #33	@ 0x21
 8004fee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2210      	movs	r2, #16
 8004ff6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	893a      	ldrh	r2, [r7, #8]
 800500a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005010:	b29a      	uxth	r2, r3
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	4a50      	ldr	r2, [pc, #320]	@ (800515c <HAL_I2C_Master_Transmit+0x1f8>)
 800501a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800501c:	8979      	ldrh	r1, [r7, #10]
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	6a3a      	ldr	r2, [r7, #32]
 8005022:	68f8      	ldr	r0, [r7, #12]
 8005024:	f000 fdfa 	bl	8005c1c <I2C_MasterRequestWrite>
 8005028:	4603      	mov	r3, r0
 800502a:	2b00      	cmp	r3, #0
 800502c:	d001      	beq.n	8005032 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e08d      	b.n	800514e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005032:	2300      	movs	r3, #0
 8005034:	613b      	str	r3, [r7, #16]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	695b      	ldr	r3, [r3, #20]
 800503c:	613b      	str	r3, [r7, #16]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	699b      	ldr	r3, [r3, #24]
 8005044:	613b      	str	r3, [r7, #16]
 8005046:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005048:	e066      	b.n	8005118 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	6a39      	ldr	r1, [r7, #32]
 800504e:	68f8      	ldr	r0, [r7, #12]
 8005050:	f001 f9cc 	bl	80063ec <I2C_WaitOnTXEFlagUntilTimeout>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00d      	beq.n	8005076 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505e:	2b04      	cmp	r3, #4
 8005060:	d107      	bne.n	8005072 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005070:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e06b      	b.n	800514e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800507a:	781a      	ldrb	r2, [r3, #0]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005086:	1c5a      	adds	r2, r3, #1
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005090:	b29b      	uxth	r3, r3
 8005092:	3b01      	subs	r3, #1
 8005094:	b29a      	uxth	r2, r3
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800509e:	3b01      	subs	r3, #1
 80050a0:	b29a      	uxth	r2, r3
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	695b      	ldr	r3, [r3, #20]
 80050ac:	f003 0304 	and.w	r3, r3, #4
 80050b0:	2b04      	cmp	r3, #4
 80050b2:	d11b      	bne.n	80050ec <HAL_I2C_Master_Transmit+0x188>
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d017      	beq.n	80050ec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c0:	781a      	ldrb	r2, [r3, #0]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050cc:	1c5a      	adds	r2, r3, #1
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	3b01      	subs	r3, #1
 80050da:	b29a      	uxth	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050e4:	3b01      	subs	r3, #1
 80050e6:	b29a      	uxth	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050ec:	697a      	ldr	r2, [r7, #20]
 80050ee:	6a39      	ldr	r1, [r7, #32]
 80050f0:	68f8      	ldr	r0, [r7, #12]
 80050f2:	f001 f9c3 	bl	800647c <I2C_WaitOnBTFFlagUntilTimeout>
 80050f6:	4603      	mov	r3, r0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00d      	beq.n	8005118 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005100:	2b04      	cmp	r3, #4
 8005102:	d107      	bne.n	8005114 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	681a      	ldr	r2, [r3, #0]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005112:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	e01a      	b.n	800514e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800511c:	2b00      	cmp	r3, #0
 800511e:	d194      	bne.n	800504a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800512e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2220      	movs	r2, #32
 8005134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005148:	2300      	movs	r3, #0
 800514a:	e000      	b.n	800514e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800514c:	2302      	movs	r3, #2
  }
}
 800514e:	4618      	mov	r0, r3
 8005150:	3718      	adds	r7, #24
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	00100002 	.word	0x00100002
 800515c:	ffff0000 	.word	0xffff0000

08005160 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b08c      	sub	sp, #48	@ 0x30
 8005164:	af02      	add	r7, sp, #8
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	607a      	str	r2, [r7, #4]
 800516a:	461a      	mov	r2, r3
 800516c:	460b      	mov	r3, r1
 800516e:	817b      	strh	r3, [r7, #10]
 8005170:	4613      	mov	r3, r2
 8005172:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005174:	f7fe ff24 	bl	8003fc0 <HAL_GetTick>
 8005178:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005180:	b2db      	uxtb	r3, r3
 8005182:	2b20      	cmp	r3, #32
 8005184:	f040 8217 	bne.w	80055b6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800518a:	9300      	str	r3, [sp, #0]
 800518c:	2319      	movs	r3, #25
 800518e:	2201      	movs	r2, #1
 8005190:	497c      	ldr	r1, [pc, #496]	@ (8005384 <HAL_I2C_Master_Receive+0x224>)
 8005192:	68f8      	ldr	r0, [r7, #12]
 8005194:	f001 f810 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d001      	beq.n	80051a2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800519e:	2302      	movs	r3, #2
 80051a0:	e20a      	b.n	80055b8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d101      	bne.n	80051b0 <HAL_I2C_Master_Receive+0x50>
 80051ac:	2302      	movs	r3, #2
 80051ae:	e203      	b.n	80055b8 <HAL_I2C_Master_Receive+0x458>
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0301 	and.w	r3, r3, #1
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d007      	beq.n	80051d6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f042 0201 	orr.w	r2, r2, #1
 80051d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2222      	movs	r2, #34	@ 0x22
 80051ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2210      	movs	r2, #16
 80051f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2200      	movs	r2, #0
 80051fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	893a      	ldrh	r2, [r7, #8]
 8005206:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800520c:	b29a      	uxth	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	4a5c      	ldr	r2, [pc, #368]	@ (8005388 <HAL_I2C_Master_Receive+0x228>)
 8005216:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005218:	8979      	ldrh	r1, [r7, #10]
 800521a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800521c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800521e:	68f8      	ldr	r0, [r7, #12]
 8005220:	f000 fd7e 	bl	8005d20 <I2C_MasterRequestRead>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d001      	beq.n	800522e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e1c4      	b.n	80055b8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005232:	2b00      	cmp	r3, #0
 8005234:	d113      	bne.n	800525e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005236:	2300      	movs	r3, #0
 8005238:	623b      	str	r3, [r7, #32]
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	695b      	ldr	r3, [r3, #20]
 8005240:	623b      	str	r3, [r7, #32]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	699b      	ldr	r3, [r3, #24]
 8005248:	623b      	str	r3, [r7, #32]
 800524a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800525a:	601a      	str	r2, [r3, #0]
 800525c:	e198      	b.n	8005590 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005262:	2b01      	cmp	r3, #1
 8005264:	d11b      	bne.n	800529e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005274:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005276:	2300      	movs	r3, #0
 8005278:	61fb      	str	r3, [r7, #28]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	695b      	ldr	r3, [r3, #20]
 8005280:	61fb      	str	r3, [r7, #28]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	699b      	ldr	r3, [r3, #24]
 8005288:	61fb      	str	r3, [r7, #28]
 800528a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681a      	ldr	r2, [r3, #0]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800529a:	601a      	str	r2, [r3, #0]
 800529c:	e178      	b.n	8005590 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052a2:	2b02      	cmp	r3, #2
 80052a4:	d11b      	bne.n	80052de <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80052b4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80052c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052c6:	2300      	movs	r3, #0
 80052c8:	61bb      	str	r3, [r7, #24]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	695b      	ldr	r3, [r3, #20]
 80052d0:	61bb      	str	r3, [r7, #24]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	699b      	ldr	r3, [r3, #24]
 80052d8:	61bb      	str	r3, [r7, #24]
 80052da:	69bb      	ldr	r3, [r7, #24]
 80052dc:	e158      	b.n	8005590 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80052ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052ee:	2300      	movs	r3, #0
 80052f0:	617b      	str	r3, [r7, #20]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	695b      	ldr	r3, [r3, #20]
 80052f8:	617b      	str	r3, [r7, #20]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	699b      	ldr	r3, [r3, #24]
 8005300:	617b      	str	r3, [r7, #20]
 8005302:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005304:	e144      	b.n	8005590 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800530a:	2b03      	cmp	r3, #3
 800530c:	f200 80f1 	bhi.w	80054f2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005314:	2b01      	cmp	r3, #1
 8005316:	d123      	bne.n	8005360 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005318:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800531a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f001 f8f5 	bl	800650c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d001      	beq.n	800532c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	e145      	b.n	80055b8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	691a      	ldr	r2, [r3, #16]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005336:	b2d2      	uxtb	r2, r2
 8005338:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800533e:	1c5a      	adds	r2, r3, #1
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005348:	3b01      	subs	r3, #1
 800534a:	b29a      	uxth	r2, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005354:	b29b      	uxth	r3, r3
 8005356:	3b01      	subs	r3, #1
 8005358:	b29a      	uxth	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800535e:	e117      	b.n	8005590 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005364:	2b02      	cmp	r3, #2
 8005366:	d14e      	bne.n	8005406 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800536a:	9300      	str	r3, [sp, #0]
 800536c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800536e:	2200      	movs	r2, #0
 8005370:	4906      	ldr	r1, [pc, #24]	@ (800538c <HAL_I2C_Master_Receive+0x22c>)
 8005372:	68f8      	ldr	r0, [r7, #12]
 8005374:	f000 ff20 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d008      	beq.n	8005390 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e11a      	b.n	80055b8 <HAL_I2C_Master_Receive+0x458>
 8005382:	bf00      	nop
 8005384:	00100002 	.word	0x00100002
 8005388:	ffff0000 	.word	0xffff0000
 800538c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800539e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	691a      	ldr	r2, [r3, #16]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053aa:	b2d2      	uxtb	r2, r2
 80053ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b2:	1c5a      	adds	r2, r3, #1
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053bc:	3b01      	subs	r3, #1
 80053be:	b29a      	uxth	r2, r3
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	3b01      	subs	r3, #1
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	691a      	ldr	r2, [r3, #16]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053dc:	b2d2      	uxtb	r2, r2
 80053de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e4:	1c5a      	adds	r2, r3, #1
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053ee:	3b01      	subs	r3, #1
 80053f0:	b29a      	uxth	r2, r3
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	3b01      	subs	r3, #1
 80053fe:	b29a      	uxth	r2, r3
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005404:	e0c4      	b.n	8005590 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005408:	9300      	str	r3, [sp, #0]
 800540a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800540c:	2200      	movs	r2, #0
 800540e:	496c      	ldr	r1, [pc, #432]	@ (80055c0 <HAL_I2C_Master_Receive+0x460>)
 8005410:	68f8      	ldr	r0, [r7, #12]
 8005412:	f000 fed1 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	d001      	beq.n	8005420 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800541c:	2301      	movs	r3, #1
 800541e:	e0cb      	b.n	80055b8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800542e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	691a      	ldr	r2, [r3, #16]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543a:	b2d2      	uxtb	r2, r2
 800543c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005442:	1c5a      	adds	r2, r3, #1
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800544c:	3b01      	subs	r3, #1
 800544e:	b29a      	uxth	r2, r3
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005458:	b29b      	uxth	r3, r3
 800545a:	3b01      	subs	r3, #1
 800545c:	b29a      	uxth	r2, r3
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005464:	9300      	str	r3, [sp, #0]
 8005466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005468:	2200      	movs	r2, #0
 800546a:	4955      	ldr	r1, [pc, #340]	@ (80055c0 <HAL_I2C_Master_Receive+0x460>)
 800546c:	68f8      	ldr	r0, [r7, #12]
 800546e:	f000 fea3 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d001      	beq.n	800547c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e09d      	b.n	80055b8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800548a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	691a      	ldr	r2, [r3, #16]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005496:	b2d2      	uxtb	r2, r2
 8005498:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549e:	1c5a      	adds	r2, r3, #1
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054a8:	3b01      	subs	r3, #1
 80054aa:	b29a      	uxth	r2, r3
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	3b01      	subs	r3, #1
 80054b8:	b29a      	uxth	r2, r3
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	691a      	ldr	r2, [r3, #16]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c8:	b2d2      	uxtb	r2, r2
 80054ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d0:	1c5a      	adds	r2, r3, #1
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054da:	3b01      	subs	r3, #1
 80054dc:	b29a      	uxth	r2, r3
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054e6:	b29b      	uxth	r3, r3
 80054e8:	3b01      	subs	r3, #1
 80054ea:	b29a      	uxth	r2, r3
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80054f0:	e04e      	b.n	8005590 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80054f6:	68f8      	ldr	r0, [r7, #12]
 80054f8:	f001 f808 	bl	800650c <I2C_WaitOnRXNEFlagUntilTimeout>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d001      	beq.n	8005506 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e058      	b.n	80055b8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	691a      	ldr	r2, [r3, #16]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005510:	b2d2      	uxtb	r2, r2
 8005512:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005518:	1c5a      	adds	r2, r3, #1
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005522:	3b01      	subs	r3, #1
 8005524:	b29a      	uxth	r2, r3
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800552e:	b29b      	uxth	r3, r3
 8005530:	3b01      	subs	r3, #1
 8005532:	b29a      	uxth	r2, r3
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	695b      	ldr	r3, [r3, #20]
 800553e:	f003 0304 	and.w	r3, r3, #4
 8005542:	2b04      	cmp	r3, #4
 8005544:	d124      	bne.n	8005590 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800554a:	2b03      	cmp	r3, #3
 800554c:	d107      	bne.n	800555e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800555c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	691a      	ldr	r2, [r3, #16]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005568:	b2d2      	uxtb	r2, r2
 800556a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005570:	1c5a      	adds	r2, r3, #1
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800557a:	3b01      	subs	r3, #1
 800557c:	b29a      	uxth	r2, r3
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005586:	b29b      	uxth	r3, r3
 8005588:	3b01      	subs	r3, #1
 800558a:	b29a      	uxth	r2, r3
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005594:	2b00      	cmp	r3, #0
 8005596:	f47f aeb6 	bne.w	8005306 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	2220      	movs	r2, #32
 800559e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80055b2:	2300      	movs	r3, #0
 80055b4:	e000      	b.n	80055b8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80055b6:	2302      	movs	r3, #2
  }
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3728      	adds	r7, #40	@ 0x28
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	00010004 	.word	0x00010004

080055c4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b088      	sub	sp, #32
 80055c8:	af02      	add	r7, sp, #8
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	4608      	mov	r0, r1
 80055ce:	4611      	mov	r1, r2
 80055d0:	461a      	mov	r2, r3
 80055d2:	4603      	mov	r3, r0
 80055d4:	817b      	strh	r3, [r7, #10]
 80055d6:	460b      	mov	r3, r1
 80055d8:	813b      	strh	r3, [r7, #8]
 80055da:	4613      	mov	r3, r2
 80055dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80055de:	f7fe fcef 	bl	8003fc0 <HAL_GetTick>
 80055e2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055ea:	b2db      	uxtb	r3, r3
 80055ec:	2b20      	cmp	r3, #32
 80055ee:	f040 80d9 	bne.w	80057a4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	9300      	str	r3, [sp, #0]
 80055f6:	2319      	movs	r3, #25
 80055f8:	2201      	movs	r2, #1
 80055fa:	496d      	ldr	r1, [pc, #436]	@ (80057b0 <HAL_I2C_Mem_Write+0x1ec>)
 80055fc:	68f8      	ldr	r0, [r7, #12]
 80055fe:	f000 fddb 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 8005602:	4603      	mov	r3, r0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d001      	beq.n	800560c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005608:	2302      	movs	r3, #2
 800560a:	e0cc      	b.n	80057a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005612:	2b01      	cmp	r3, #1
 8005614:	d101      	bne.n	800561a <HAL_I2C_Mem_Write+0x56>
 8005616:	2302      	movs	r3, #2
 8005618:	e0c5      	b.n	80057a6 <HAL_I2C_Mem_Write+0x1e2>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2201      	movs	r2, #1
 800561e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0301 	and.w	r3, r3, #1
 800562c:	2b01      	cmp	r3, #1
 800562e:	d007      	beq.n	8005640 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f042 0201 	orr.w	r2, r2, #1
 800563e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800564e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2221      	movs	r2, #33	@ 0x21
 8005654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2240      	movs	r2, #64	@ 0x40
 800565c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6a3a      	ldr	r2, [r7, #32]
 800566a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005670:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005676:	b29a      	uxth	r2, r3
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	4a4d      	ldr	r2, [pc, #308]	@ (80057b4 <HAL_I2C_Mem_Write+0x1f0>)
 8005680:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005682:	88f8      	ldrh	r0, [r7, #6]
 8005684:	893a      	ldrh	r2, [r7, #8]
 8005686:	8979      	ldrh	r1, [r7, #10]
 8005688:	697b      	ldr	r3, [r7, #20]
 800568a:	9301      	str	r3, [sp, #4]
 800568c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568e:	9300      	str	r3, [sp, #0]
 8005690:	4603      	mov	r3, r0
 8005692:	68f8      	ldr	r0, [r7, #12]
 8005694:	f000 fc12 	bl	8005ebc <I2C_RequestMemoryWrite>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d052      	beq.n	8005744 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e081      	b.n	80057a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056a6:	68f8      	ldr	r0, [r7, #12]
 80056a8:	f000 fea0 	bl	80063ec <I2C_WaitOnTXEFlagUntilTimeout>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00d      	beq.n	80056ce <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b6:	2b04      	cmp	r3, #4
 80056b8:	d107      	bne.n	80056ca <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056c8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e06b      	b.n	80057a6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d2:	781a      	ldrb	r2, [r3, #0]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056de:	1c5a      	adds	r2, r3, #1
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056e8:	3b01      	subs	r3, #1
 80056ea:	b29a      	uxth	r2, r3
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	3b01      	subs	r3, #1
 80056f8:	b29a      	uxth	r2, r3
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	695b      	ldr	r3, [r3, #20]
 8005704:	f003 0304 	and.w	r3, r3, #4
 8005708:	2b04      	cmp	r3, #4
 800570a:	d11b      	bne.n	8005744 <HAL_I2C_Mem_Write+0x180>
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005710:	2b00      	cmp	r3, #0
 8005712:	d017      	beq.n	8005744 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005718:	781a      	ldrb	r2, [r3, #0]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005724:	1c5a      	adds	r2, r3, #1
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800572e:	3b01      	subs	r3, #1
 8005730:	b29a      	uxth	r2, r3
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800573a:	b29b      	uxth	r3, r3
 800573c:	3b01      	subs	r3, #1
 800573e:	b29a      	uxth	r2, r3
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005748:	2b00      	cmp	r3, #0
 800574a:	d1aa      	bne.n	80056a2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800574c:	697a      	ldr	r2, [r7, #20]
 800574e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005750:	68f8      	ldr	r0, [r7, #12]
 8005752:	f000 fe93 	bl	800647c <I2C_WaitOnBTFFlagUntilTimeout>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00d      	beq.n	8005778 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005760:	2b04      	cmp	r3, #4
 8005762:	d107      	bne.n	8005774 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005772:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	e016      	b.n	80057a6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005786:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2220      	movs	r2, #32
 800578c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2200      	movs	r2, #0
 8005794:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2200      	movs	r2, #0
 800579c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80057a0:	2300      	movs	r3, #0
 80057a2:	e000      	b.n	80057a6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80057a4:	2302      	movs	r3, #2
  }
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3718      	adds	r7, #24
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	00100002 	.word	0x00100002
 80057b4:	ffff0000 	.word	0xffff0000

080057b8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b08c      	sub	sp, #48	@ 0x30
 80057bc:	af02      	add	r7, sp, #8
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	4608      	mov	r0, r1
 80057c2:	4611      	mov	r1, r2
 80057c4:	461a      	mov	r2, r3
 80057c6:	4603      	mov	r3, r0
 80057c8:	817b      	strh	r3, [r7, #10]
 80057ca:	460b      	mov	r3, r1
 80057cc:	813b      	strh	r3, [r7, #8]
 80057ce:	4613      	mov	r3, r2
 80057d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80057d2:	f7fe fbf5 	bl	8003fc0 <HAL_GetTick>
 80057d6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	2b20      	cmp	r3, #32
 80057e2:	f040 8214 	bne.w	8005c0e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e8:	9300      	str	r3, [sp, #0]
 80057ea:	2319      	movs	r3, #25
 80057ec:	2201      	movs	r2, #1
 80057ee:	497b      	ldr	r1, [pc, #492]	@ (80059dc <HAL_I2C_Mem_Read+0x224>)
 80057f0:	68f8      	ldr	r0, [r7, #12]
 80057f2:	f000 fce1 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d001      	beq.n	8005800 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80057fc:	2302      	movs	r3, #2
 80057fe:	e207      	b.n	8005c10 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005806:	2b01      	cmp	r3, #1
 8005808:	d101      	bne.n	800580e <HAL_I2C_Mem_Read+0x56>
 800580a:	2302      	movs	r3, #2
 800580c:	e200      	b.n	8005c10 <HAL_I2C_Mem_Read+0x458>
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2201      	movs	r2, #1
 8005812:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f003 0301 	and.w	r3, r3, #1
 8005820:	2b01      	cmp	r3, #1
 8005822:	d007      	beq.n	8005834 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f042 0201 	orr.w	r2, r2, #1
 8005832:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005842:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2222      	movs	r2, #34	@ 0x22
 8005848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2240      	movs	r2, #64	@ 0x40
 8005850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	2200      	movs	r2, #0
 8005858:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800585e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005864:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800586a:	b29a      	uxth	r2, r3
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	4a5b      	ldr	r2, [pc, #364]	@ (80059e0 <HAL_I2C_Mem_Read+0x228>)
 8005874:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005876:	88f8      	ldrh	r0, [r7, #6]
 8005878:	893a      	ldrh	r2, [r7, #8]
 800587a:	8979      	ldrh	r1, [r7, #10]
 800587c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800587e:	9301      	str	r3, [sp, #4]
 8005880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005882:	9300      	str	r3, [sp, #0]
 8005884:	4603      	mov	r3, r0
 8005886:	68f8      	ldr	r0, [r7, #12]
 8005888:	f000 fbae 	bl	8005fe8 <I2C_RequestMemoryRead>
 800588c:	4603      	mov	r3, r0
 800588e:	2b00      	cmp	r3, #0
 8005890:	d001      	beq.n	8005896 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e1bc      	b.n	8005c10 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800589a:	2b00      	cmp	r3, #0
 800589c:	d113      	bne.n	80058c6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800589e:	2300      	movs	r3, #0
 80058a0:	623b      	str	r3, [r7, #32]
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	695b      	ldr	r3, [r3, #20]
 80058a8:	623b      	str	r3, [r7, #32]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	699b      	ldr	r3, [r3, #24]
 80058b0:	623b      	str	r3, [r7, #32]
 80058b2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058c2:	601a      	str	r2, [r3, #0]
 80058c4:	e190      	b.n	8005be8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d11b      	bne.n	8005906 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058de:	2300      	movs	r3, #0
 80058e0:	61fb      	str	r3, [r7, #28]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	695b      	ldr	r3, [r3, #20]
 80058e8:	61fb      	str	r3, [r7, #28]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	699b      	ldr	r3, [r3, #24]
 80058f0:	61fb      	str	r3, [r7, #28]
 80058f2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005902:	601a      	str	r2, [r3, #0]
 8005904:	e170      	b.n	8005be8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800590a:	2b02      	cmp	r3, #2
 800590c:	d11b      	bne.n	8005946 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800591c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800592c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800592e:	2300      	movs	r3, #0
 8005930:	61bb      	str	r3, [r7, #24]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	695b      	ldr	r3, [r3, #20]
 8005938:	61bb      	str	r3, [r7, #24]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	699b      	ldr	r3, [r3, #24]
 8005940:	61bb      	str	r3, [r7, #24]
 8005942:	69bb      	ldr	r3, [r7, #24]
 8005944:	e150      	b.n	8005be8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005946:	2300      	movs	r3, #0
 8005948:	617b      	str	r3, [r7, #20]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	695b      	ldr	r3, [r3, #20]
 8005950:	617b      	str	r3, [r7, #20]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	617b      	str	r3, [r7, #20]
 800595a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800595c:	e144      	b.n	8005be8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005962:	2b03      	cmp	r3, #3
 8005964:	f200 80f1 	bhi.w	8005b4a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800596c:	2b01      	cmp	r3, #1
 800596e:	d123      	bne.n	80059b8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005970:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005972:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005974:	68f8      	ldr	r0, [r7, #12]
 8005976:	f000 fdc9 	bl	800650c <I2C_WaitOnRXNEFlagUntilTimeout>
 800597a:	4603      	mov	r3, r0
 800597c:	2b00      	cmp	r3, #0
 800597e:	d001      	beq.n	8005984 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e145      	b.n	8005c10 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	691a      	ldr	r2, [r3, #16]
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800598e:	b2d2      	uxtb	r2, r2
 8005990:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005996:	1c5a      	adds	r2, r3, #1
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059a0:	3b01      	subs	r3, #1
 80059a2:	b29a      	uxth	r2, r3
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	3b01      	subs	r3, #1
 80059b0:	b29a      	uxth	r2, r3
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80059b6:	e117      	b.n	8005be8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059bc:	2b02      	cmp	r3, #2
 80059be:	d14e      	bne.n	8005a5e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80059c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059c2:	9300      	str	r3, [sp, #0]
 80059c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059c6:	2200      	movs	r2, #0
 80059c8:	4906      	ldr	r1, [pc, #24]	@ (80059e4 <HAL_I2C_Mem_Read+0x22c>)
 80059ca:	68f8      	ldr	r0, [r7, #12]
 80059cc:	f000 fbf4 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 80059d0:	4603      	mov	r3, r0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d008      	beq.n	80059e8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e11a      	b.n	8005c10 <HAL_I2C_Mem_Read+0x458>
 80059da:	bf00      	nop
 80059dc:	00100002 	.word	0x00100002
 80059e0:	ffff0000 	.word	0xffff0000
 80059e4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	691a      	ldr	r2, [r3, #16]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a02:	b2d2      	uxtb	r2, r2
 8005a04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a0a:	1c5a      	adds	r2, r3, #1
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a14:	3b01      	subs	r3, #1
 8005a16:	b29a      	uxth	r2, r3
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	3b01      	subs	r3, #1
 8005a24:	b29a      	uxth	r2, r3
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	691a      	ldr	r2, [r3, #16]
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a34:	b2d2      	uxtb	r2, r2
 8005a36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a3c:	1c5a      	adds	r2, r3, #1
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a46:	3b01      	subs	r3, #1
 8005a48:	b29a      	uxth	r2, r3
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	3b01      	subs	r3, #1
 8005a56:	b29a      	uxth	r2, r3
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005a5c:	e0c4      	b.n	8005be8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a60:	9300      	str	r3, [sp, #0]
 8005a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a64:	2200      	movs	r2, #0
 8005a66:	496c      	ldr	r1, [pc, #432]	@ (8005c18 <HAL_I2C_Mem_Read+0x460>)
 8005a68:	68f8      	ldr	r0, [r7, #12]
 8005a6a:	f000 fba5 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d001      	beq.n	8005a78 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e0cb      	b.n	8005c10 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	691a      	ldr	r2, [r3, #16]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a92:	b2d2      	uxtb	r2, r2
 8005a94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a9a:	1c5a      	adds	r2, r3, #1
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aa4:	3b01      	subs	r3, #1
 8005aa6:	b29a      	uxth	r2, r3
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ab0:	b29b      	uxth	r3, r3
 8005ab2:	3b01      	subs	r3, #1
 8005ab4:	b29a      	uxth	r2, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005abc:	9300      	str	r3, [sp, #0]
 8005abe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	4955      	ldr	r1, [pc, #340]	@ (8005c18 <HAL_I2C_Mem_Read+0x460>)
 8005ac4:	68f8      	ldr	r0, [r7, #12]
 8005ac6:	f000 fb77 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d001      	beq.n	8005ad4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e09d      	b.n	8005c10 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ae2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	691a      	ldr	r2, [r3, #16]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aee:	b2d2      	uxtb	r2, r2
 8005af0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af6:	1c5a      	adds	r2, r3, #1
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b00:	3b01      	subs	r3, #1
 8005b02:	b29a      	uxth	r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	3b01      	subs	r3, #1
 8005b10:	b29a      	uxth	r2, r3
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	691a      	ldr	r2, [r3, #16]
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b20:	b2d2      	uxtb	r2, r2
 8005b22:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b28:	1c5a      	adds	r2, r3, #1
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b32:	3b01      	subs	r3, #1
 8005b34:	b29a      	uxth	r2, r3
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	3b01      	subs	r3, #1
 8005b42:	b29a      	uxth	r2, r3
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005b48:	e04e      	b.n	8005be8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b4c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005b4e:	68f8      	ldr	r0, [r7, #12]
 8005b50:	f000 fcdc 	bl	800650c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d001      	beq.n	8005b5e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e058      	b.n	8005c10 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	691a      	ldr	r2, [r3, #16]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b68:	b2d2      	uxtb	r2, r2
 8005b6a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b70:	1c5a      	adds	r2, r3, #1
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b7a:	3b01      	subs	r3, #1
 8005b7c:	b29a      	uxth	r2, r3
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	3b01      	subs	r3, #1
 8005b8a:	b29a      	uxth	r2, r3
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	695b      	ldr	r3, [r3, #20]
 8005b96:	f003 0304 	and.w	r3, r3, #4
 8005b9a:	2b04      	cmp	r3, #4
 8005b9c:	d124      	bne.n	8005be8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ba2:	2b03      	cmp	r3, #3
 8005ba4:	d107      	bne.n	8005bb6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005bb4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	691a      	ldr	r2, [r3, #16]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc0:	b2d2      	uxtb	r2, r2
 8005bc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc8:	1c5a      	adds	r2, r3, #1
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bd2:	3b01      	subs	r3, #1
 8005bd4:	b29a      	uxth	r2, r3
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	3b01      	subs	r3, #1
 8005be2:	b29a      	uxth	r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f47f aeb6 	bne.w	800595e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2220      	movs	r2, #32
 8005bf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2200      	movs	r2, #0
 8005c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	e000      	b.n	8005c10 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005c0e:	2302      	movs	r3, #2
  }
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3728      	adds	r7, #40	@ 0x28
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}
 8005c18:	00010004 	.word	0x00010004

08005c1c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b088      	sub	sp, #32
 8005c20:	af02      	add	r7, sp, #8
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	607a      	str	r2, [r7, #4]
 8005c26:	603b      	str	r3, [r7, #0]
 8005c28:	460b      	mov	r3, r1
 8005c2a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c30:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	2b08      	cmp	r3, #8
 8005c36:	d006      	beq.n	8005c46 <I2C_MasterRequestWrite+0x2a>
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d003      	beq.n	8005c46 <I2C_MasterRequestWrite+0x2a>
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005c44:	d108      	bne.n	8005c58 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c54:	601a      	str	r2, [r3, #0]
 8005c56:	e00b      	b.n	8005c70 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c5c:	2b12      	cmp	r3, #18
 8005c5e:	d107      	bne.n	8005c70 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c6e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f000 fa9b 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d00d      	beq.n	8005ca4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c96:	d103      	bne.n	8005ca0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c9e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ca0:	2303      	movs	r3, #3
 8005ca2:	e035      	b.n	8005d10 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005cac:	d108      	bne.n	8005cc0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005cae:	897b      	ldrh	r3, [r7, #10]
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005cbc:	611a      	str	r2, [r3, #16]
 8005cbe:	e01b      	b.n	8005cf8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005cc0:	897b      	ldrh	r3, [r7, #10]
 8005cc2:	11db      	asrs	r3, r3, #7
 8005cc4:	b2db      	uxtb	r3, r3
 8005cc6:	f003 0306 	and.w	r3, r3, #6
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	f063 030f 	orn	r3, r3, #15
 8005cd0:	b2da      	uxtb	r2, r3
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	490e      	ldr	r1, [pc, #56]	@ (8005d18 <I2C_MasterRequestWrite+0xfc>)
 8005cde:	68f8      	ldr	r0, [r7, #12]
 8005ce0:	f000 fae4 	bl	80062ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d001      	beq.n	8005cee <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	e010      	b.n	8005d10 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005cee:	897b      	ldrh	r3, [r7, #10]
 8005cf0:	b2da      	uxtb	r2, r3
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	687a      	ldr	r2, [r7, #4]
 8005cfc:	4907      	ldr	r1, [pc, #28]	@ (8005d1c <I2C_MasterRequestWrite+0x100>)
 8005cfe:	68f8      	ldr	r0, [r7, #12]
 8005d00:	f000 fad4 	bl	80062ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d04:	4603      	mov	r3, r0
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d001      	beq.n	8005d0e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e000      	b.n	8005d10 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005d0e:	2300      	movs	r3, #0
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3718      	adds	r7, #24
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}
 8005d18:	00010008 	.word	0x00010008
 8005d1c:	00010002 	.word	0x00010002

08005d20 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b088      	sub	sp, #32
 8005d24:	af02      	add	r7, sp, #8
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	607a      	str	r2, [r7, #4]
 8005d2a:	603b      	str	r3, [r7, #0]
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d34:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005d44:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	2b08      	cmp	r3, #8
 8005d4a:	d006      	beq.n	8005d5a <I2C_MasterRequestRead+0x3a>
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d003      	beq.n	8005d5a <I2C_MasterRequestRead+0x3a>
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005d58:	d108      	bne.n	8005d6c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d68:	601a      	str	r2, [r3, #0]
 8005d6a:	e00b      	b.n	8005d84 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d70:	2b11      	cmp	r3, #17
 8005d72:	d107      	bne.n	8005d84 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d82:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	9300      	str	r3, [sp, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005d90:	68f8      	ldr	r0, [r7, #12]
 8005d92:	f000 fa11 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 8005d96:	4603      	mov	r3, r0
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d00d      	beq.n	8005db8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005da6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005daa:	d103      	bne.n	8005db4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005db2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005db4:	2303      	movs	r3, #3
 8005db6:	e079      	b.n	8005eac <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	691b      	ldr	r3, [r3, #16]
 8005dbc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005dc0:	d108      	bne.n	8005dd4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005dc2:	897b      	ldrh	r3, [r7, #10]
 8005dc4:	b2db      	uxtb	r3, r3
 8005dc6:	f043 0301 	orr.w	r3, r3, #1
 8005dca:	b2da      	uxtb	r2, r3
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	611a      	str	r2, [r3, #16]
 8005dd2:	e05f      	b.n	8005e94 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005dd4:	897b      	ldrh	r3, [r7, #10]
 8005dd6:	11db      	asrs	r3, r3, #7
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	f003 0306 	and.w	r3, r3, #6
 8005dde:	b2db      	uxtb	r3, r3
 8005de0:	f063 030f 	orn	r3, r3, #15
 8005de4:	b2da      	uxtb	r2, r3
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	4930      	ldr	r1, [pc, #192]	@ (8005eb4 <I2C_MasterRequestRead+0x194>)
 8005df2:	68f8      	ldr	r0, [r7, #12]
 8005df4:	f000 fa5a 	bl	80062ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d001      	beq.n	8005e02 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e054      	b.n	8005eac <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005e02:	897b      	ldrh	r3, [r7, #10]
 8005e04:	b2da      	uxtb	r2, r3
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	4929      	ldr	r1, [pc, #164]	@ (8005eb8 <I2C_MasterRequestRead+0x198>)
 8005e12:	68f8      	ldr	r0, [r7, #12]
 8005e14:	f000 fa4a 	bl	80062ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e18:	4603      	mov	r3, r0
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d001      	beq.n	8005e22 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	e044      	b.n	8005eac <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e22:	2300      	movs	r3, #0
 8005e24:	613b      	str	r3, [r7, #16]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	695b      	ldr	r3, [r3, #20]
 8005e2c:	613b      	str	r3, [r7, #16]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	699b      	ldr	r3, [r3, #24]
 8005e34:	613b      	str	r3, [r7, #16]
 8005e36:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e46:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	9300      	str	r3, [sp, #0]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005e54:	68f8      	ldr	r0, [r7, #12]
 8005e56:	f000 f9af 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00d      	beq.n	8005e7c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e6e:	d103      	bne.n	8005e78 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e76:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005e78:	2303      	movs	r3, #3
 8005e7a:	e017      	b.n	8005eac <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005e7c:	897b      	ldrh	r3, [r7, #10]
 8005e7e:	11db      	asrs	r3, r3, #7
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	f003 0306 	and.w	r3, r3, #6
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	f063 030e 	orn	r3, r3, #14
 8005e8c:	b2da      	uxtb	r2, r3
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	4907      	ldr	r1, [pc, #28]	@ (8005eb8 <I2C_MasterRequestRead+0x198>)
 8005e9a:	68f8      	ldr	r0, [r7, #12]
 8005e9c:	f000 fa06 	bl	80062ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d001      	beq.n	8005eaa <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e000      	b.n	8005eac <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005eaa:	2300      	movs	r3, #0
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3718      	adds	r7, #24
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}
 8005eb4:	00010008 	.word	0x00010008
 8005eb8:	00010002 	.word	0x00010002

08005ebc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b088      	sub	sp, #32
 8005ec0:	af02      	add	r7, sp, #8
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	4608      	mov	r0, r1
 8005ec6:	4611      	mov	r1, r2
 8005ec8:	461a      	mov	r2, r3
 8005eca:	4603      	mov	r3, r0
 8005ecc:	817b      	strh	r3, [r7, #10]
 8005ece:	460b      	mov	r3, r1
 8005ed0:	813b      	strh	r3, [r7, #8]
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ee4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee8:	9300      	str	r3, [sp, #0]
 8005eea:	6a3b      	ldr	r3, [r7, #32]
 8005eec:	2200      	movs	r2, #0
 8005eee:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005ef2:	68f8      	ldr	r0, [r7, #12]
 8005ef4:	f000 f960 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00d      	beq.n	8005f1a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f08:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f0c:	d103      	bne.n	8005f16 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f14:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e05f      	b.n	8005fda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005f1a:	897b      	ldrh	r3, [r7, #10]
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	461a      	mov	r2, r3
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005f28:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2c:	6a3a      	ldr	r2, [r7, #32]
 8005f2e:	492d      	ldr	r1, [pc, #180]	@ (8005fe4 <I2C_RequestMemoryWrite+0x128>)
 8005f30:	68f8      	ldr	r0, [r7, #12]
 8005f32:	f000 f9bb 	bl	80062ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005f36:	4603      	mov	r3, r0
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d001      	beq.n	8005f40 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e04c      	b.n	8005fda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f40:	2300      	movs	r3, #0
 8005f42:	617b      	str	r3, [r7, #20]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	695b      	ldr	r3, [r3, #20]
 8005f4a:	617b      	str	r3, [r7, #20]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	699b      	ldr	r3, [r3, #24]
 8005f52:	617b      	str	r3, [r7, #20]
 8005f54:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f58:	6a39      	ldr	r1, [r7, #32]
 8005f5a:	68f8      	ldr	r0, [r7, #12]
 8005f5c:	f000 fa46 	bl	80063ec <I2C_WaitOnTXEFlagUntilTimeout>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d00d      	beq.n	8005f82 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f6a:	2b04      	cmp	r3, #4
 8005f6c:	d107      	bne.n	8005f7e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f7c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e02b      	b.n	8005fda <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f82:	88fb      	ldrh	r3, [r7, #6]
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d105      	bne.n	8005f94 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f88:	893b      	ldrh	r3, [r7, #8]
 8005f8a:	b2da      	uxtb	r2, r3
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	611a      	str	r2, [r3, #16]
 8005f92:	e021      	b.n	8005fd8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005f94:	893b      	ldrh	r3, [r7, #8]
 8005f96:	0a1b      	lsrs	r3, r3, #8
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	b2da      	uxtb	r2, r3
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fa4:	6a39      	ldr	r1, [r7, #32]
 8005fa6:	68f8      	ldr	r0, [r7, #12]
 8005fa8:	f000 fa20 	bl	80063ec <I2C_WaitOnTXEFlagUntilTimeout>
 8005fac:	4603      	mov	r3, r0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d00d      	beq.n	8005fce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb6:	2b04      	cmp	r3, #4
 8005fb8:	d107      	bne.n	8005fca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fc8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e005      	b.n	8005fda <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005fce:	893b      	ldrh	r3, [r7, #8]
 8005fd0:	b2da      	uxtb	r2, r3
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005fd8:	2300      	movs	r3, #0
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3718      	adds	r7, #24
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	00010002 	.word	0x00010002

08005fe8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b088      	sub	sp, #32
 8005fec:	af02      	add	r7, sp, #8
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	4608      	mov	r0, r1
 8005ff2:	4611      	mov	r1, r2
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	817b      	strh	r3, [r7, #10]
 8005ffa:	460b      	mov	r3, r1
 8005ffc:	813b      	strh	r3, [r7, #8]
 8005ffe:	4613      	mov	r3, r2
 8006000:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006010:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006020:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006024:	9300      	str	r3, [sp, #0]
 8006026:	6a3b      	ldr	r3, [r7, #32]
 8006028:	2200      	movs	r2, #0
 800602a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800602e:	68f8      	ldr	r0, [r7, #12]
 8006030:	f000 f8c2 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 8006034:	4603      	mov	r3, r0
 8006036:	2b00      	cmp	r3, #0
 8006038:	d00d      	beq.n	8006056 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006044:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006048:	d103      	bne.n	8006052 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006050:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006052:	2303      	movs	r3, #3
 8006054:	e0aa      	b.n	80061ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006056:	897b      	ldrh	r3, [r7, #10]
 8006058:	b2db      	uxtb	r3, r3
 800605a:	461a      	mov	r2, r3
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006064:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006068:	6a3a      	ldr	r2, [r7, #32]
 800606a:	4952      	ldr	r1, [pc, #328]	@ (80061b4 <I2C_RequestMemoryRead+0x1cc>)
 800606c:	68f8      	ldr	r0, [r7, #12]
 800606e:	f000 f91d 	bl	80062ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006072:	4603      	mov	r3, r0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d001      	beq.n	800607c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	e097      	b.n	80061ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800607c:	2300      	movs	r3, #0
 800607e:	617b      	str	r3, [r7, #20]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	695b      	ldr	r3, [r3, #20]
 8006086:	617b      	str	r3, [r7, #20]
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	699b      	ldr	r3, [r3, #24]
 800608e:	617b      	str	r3, [r7, #20]
 8006090:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006094:	6a39      	ldr	r1, [r7, #32]
 8006096:	68f8      	ldr	r0, [r7, #12]
 8006098:	f000 f9a8 	bl	80063ec <I2C_WaitOnTXEFlagUntilTimeout>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d00d      	beq.n	80060be <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060a6:	2b04      	cmp	r3, #4
 80060a8:	d107      	bne.n	80060ba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e076      	b.n	80061ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80060be:	88fb      	ldrh	r3, [r7, #6]
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d105      	bne.n	80060d0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80060c4:	893b      	ldrh	r3, [r7, #8]
 80060c6:	b2da      	uxtb	r2, r3
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	611a      	str	r2, [r3, #16]
 80060ce:	e021      	b.n	8006114 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80060d0:	893b      	ldrh	r3, [r7, #8]
 80060d2:	0a1b      	lsrs	r3, r3, #8
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	b2da      	uxtb	r2, r3
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80060de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060e0:	6a39      	ldr	r1, [r7, #32]
 80060e2:	68f8      	ldr	r0, [r7, #12]
 80060e4:	f000 f982 	bl	80063ec <I2C_WaitOnTXEFlagUntilTimeout>
 80060e8:	4603      	mov	r3, r0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00d      	beq.n	800610a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f2:	2b04      	cmp	r3, #4
 80060f4:	d107      	bne.n	8006106 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	681a      	ldr	r2, [r3, #0]
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006104:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006106:	2301      	movs	r3, #1
 8006108:	e050      	b.n	80061ac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800610a:	893b      	ldrh	r3, [r7, #8]
 800610c:	b2da      	uxtb	r2, r3
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006114:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006116:	6a39      	ldr	r1, [r7, #32]
 8006118:	68f8      	ldr	r0, [r7, #12]
 800611a:	f000 f967 	bl	80063ec <I2C_WaitOnTXEFlagUntilTimeout>
 800611e:	4603      	mov	r3, r0
 8006120:	2b00      	cmp	r3, #0
 8006122:	d00d      	beq.n	8006140 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006128:	2b04      	cmp	r3, #4
 800612a:	d107      	bne.n	800613c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800613a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	e035      	b.n	80061ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800614e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006152:	9300      	str	r3, [sp, #0]
 8006154:	6a3b      	ldr	r3, [r7, #32]
 8006156:	2200      	movs	r2, #0
 8006158:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800615c:	68f8      	ldr	r0, [r7, #12]
 800615e:	f000 f82b 	bl	80061b8 <I2C_WaitOnFlagUntilTimeout>
 8006162:	4603      	mov	r3, r0
 8006164:	2b00      	cmp	r3, #0
 8006166:	d00d      	beq.n	8006184 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006172:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006176:	d103      	bne.n	8006180 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800617e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006180:	2303      	movs	r3, #3
 8006182:	e013      	b.n	80061ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006184:	897b      	ldrh	r3, [r7, #10]
 8006186:	b2db      	uxtb	r3, r3
 8006188:	f043 0301 	orr.w	r3, r3, #1
 800618c:	b2da      	uxtb	r2, r3
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006196:	6a3a      	ldr	r2, [r7, #32]
 8006198:	4906      	ldr	r1, [pc, #24]	@ (80061b4 <I2C_RequestMemoryRead+0x1cc>)
 800619a:	68f8      	ldr	r0, [r7, #12]
 800619c:	f000 f886 	bl	80062ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061a0:	4603      	mov	r3, r0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d001      	beq.n	80061aa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	e000      	b.n	80061ac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80061aa:	2300      	movs	r3, #0
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3718      	adds	r7, #24
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	00010002 	.word	0x00010002

080061b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b084      	sub	sp, #16
 80061bc:	af00      	add	r7, sp, #0
 80061be:	60f8      	str	r0, [r7, #12]
 80061c0:	60b9      	str	r1, [r7, #8]
 80061c2:	603b      	str	r3, [r7, #0]
 80061c4:	4613      	mov	r3, r2
 80061c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061c8:	e048      	b.n	800625c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061d0:	d044      	beq.n	800625c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061d2:	f7fd fef5 	bl	8003fc0 <HAL_GetTick>
 80061d6:	4602      	mov	r2, r0
 80061d8:	69bb      	ldr	r3, [r7, #24]
 80061da:	1ad3      	subs	r3, r2, r3
 80061dc:	683a      	ldr	r2, [r7, #0]
 80061de:	429a      	cmp	r2, r3
 80061e0:	d302      	bcc.n	80061e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d139      	bne.n	800625c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	0c1b      	lsrs	r3, r3, #16
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d10d      	bne.n	800620e <I2C_WaitOnFlagUntilTimeout+0x56>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	695b      	ldr	r3, [r3, #20]
 80061f8:	43da      	mvns	r2, r3
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	4013      	ands	r3, r2
 80061fe:	b29b      	uxth	r3, r3
 8006200:	2b00      	cmp	r3, #0
 8006202:	bf0c      	ite	eq
 8006204:	2301      	moveq	r3, #1
 8006206:	2300      	movne	r3, #0
 8006208:	b2db      	uxtb	r3, r3
 800620a:	461a      	mov	r2, r3
 800620c:	e00c      	b.n	8006228 <I2C_WaitOnFlagUntilTimeout+0x70>
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	699b      	ldr	r3, [r3, #24]
 8006214:	43da      	mvns	r2, r3
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	4013      	ands	r3, r2
 800621a:	b29b      	uxth	r3, r3
 800621c:	2b00      	cmp	r3, #0
 800621e:	bf0c      	ite	eq
 8006220:	2301      	moveq	r3, #1
 8006222:	2300      	movne	r3, #0
 8006224:	b2db      	uxtb	r3, r3
 8006226:	461a      	mov	r2, r3
 8006228:	79fb      	ldrb	r3, [r7, #7]
 800622a:	429a      	cmp	r2, r3
 800622c:	d116      	bne.n	800625c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2200      	movs	r2, #0
 8006232:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2220      	movs	r2, #32
 8006238:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2200      	movs	r2, #0
 8006240:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006248:	f043 0220 	orr.w	r2, r3, #32
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2200      	movs	r2, #0
 8006254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006258:	2301      	movs	r3, #1
 800625a:	e023      	b.n	80062a4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	0c1b      	lsrs	r3, r3, #16
 8006260:	b2db      	uxtb	r3, r3
 8006262:	2b01      	cmp	r3, #1
 8006264:	d10d      	bne.n	8006282 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	695b      	ldr	r3, [r3, #20]
 800626c:	43da      	mvns	r2, r3
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	4013      	ands	r3, r2
 8006272:	b29b      	uxth	r3, r3
 8006274:	2b00      	cmp	r3, #0
 8006276:	bf0c      	ite	eq
 8006278:	2301      	moveq	r3, #1
 800627a:	2300      	movne	r3, #0
 800627c:	b2db      	uxtb	r3, r3
 800627e:	461a      	mov	r2, r3
 8006280:	e00c      	b.n	800629c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	699b      	ldr	r3, [r3, #24]
 8006288:	43da      	mvns	r2, r3
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	4013      	ands	r3, r2
 800628e:	b29b      	uxth	r3, r3
 8006290:	2b00      	cmp	r3, #0
 8006292:	bf0c      	ite	eq
 8006294:	2301      	moveq	r3, #1
 8006296:	2300      	movne	r3, #0
 8006298:	b2db      	uxtb	r3, r3
 800629a:	461a      	mov	r2, r3
 800629c:	79fb      	ldrb	r3, [r7, #7]
 800629e:	429a      	cmp	r2, r3
 80062a0:	d093      	beq.n	80061ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062a2:	2300      	movs	r3, #0
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3710      	adds	r7, #16
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}

080062ac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b084      	sub	sp, #16
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	60f8      	str	r0, [r7, #12]
 80062b4:	60b9      	str	r1, [r7, #8]
 80062b6:	607a      	str	r2, [r7, #4]
 80062b8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80062ba:	e071      	b.n	80063a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	695b      	ldr	r3, [r3, #20]
 80062c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062ca:	d123      	bne.n	8006314 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062da:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80062e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2200      	movs	r2, #0
 80062ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2220      	movs	r2, #32
 80062f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2200      	movs	r2, #0
 80062f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006300:	f043 0204 	orr.w	r2, r3, #4
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2200      	movs	r2, #0
 800630c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	e067      	b.n	80063e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800631a:	d041      	beq.n	80063a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800631c:	f7fd fe50 	bl	8003fc0 <HAL_GetTick>
 8006320:	4602      	mov	r2, r0
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	1ad3      	subs	r3, r2, r3
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	429a      	cmp	r2, r3
 800632a:	d302      	bcc.n	8006332 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d136      	bne.n	80063a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	0c1b      	lsrs	r3, r3, #16
 8006336:	b2db      	uxtb	r3, r3
 8006338:	2b01      	cmp	r3, #1
 800633a:	d10c      	bne.n	8006356 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	695b      	ldr	r3, [r3, #20]
 8006342:	43da      	mvns	r2, r3
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	4013      	ands	r3, r2
 8006348:	b29b      	uxth	r3, r3
 800634a:	2b00      	cmp	r3, #0
 800634c:	bf14      	ite	ne
 800634e:	2301      	movne	r3, #1
 8006350:	2300      	moveq	r3, #0
 8006352:	b2db      	uxtb	r3, r3
 8006354:	e00b      	b.n	800636e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	699b      	ldr	r3, [r3, #24]
 800635c:	43da      	mvns	r2, r3
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	4013      	ands	r3, r2
 8006362:	b29b      	uxth	r3, r3
 8006364:	2b00      	cmp	r3, #0
 8006366:	bf14      	ite	ne
 8006368:	2301      	movne	r3, #1
 800636a:	2300      	moveq	r3, #0
 800636c:	b2db      	uxtb	r3, r3
 800636e:	2b00      	cmp	r3, #0
 8006370:	d016      	beq.n	80063a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2200      	movs	r2, #0
 8006376:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	2220      	movs	r2, #32
 800637c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2200      	movs	r2, #0
 8006384:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800638c:	f043 0220 	orr.w	r2, r3, #32
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	2200      	movs	r2, #0
 8006398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e021      	b.n	80063e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	0c1b      	lsrs	r3, r3, #16
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d10c      	bne.n	80063c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	695b      	ldr	r3, [r3, #20]
 80063b0:	43da      	mvns	r2, r3
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	4013      	ands	r3, r2
 80063b6:	b29b      	uxth	r3, r3
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	bf14      	ite	ne
 80063bc:	2301      	movne	r3, #1
 80063be:	2300      	moveq	r3, #0
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	e00b      	b.n	80063dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	699b      	ldr	r3, [r3, #24]
 80063ca:	43da      	mvns	r2, r3
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	4013      	ands	r3, r2
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	bf14      	ite	ne
 80063d6:	2301      	movne	r3, #1
 80063d8:	2300      	moveq	r3, #0
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	2b00      	cmp	r3, #0
 80063de:	f47f af6d 	bne.w	80062bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80063e2:	2300      	movs	r3, #0
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3710      	adds	r7, #16
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}

080063ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b084      	sub	sp, #16
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	60b9      	str	r1, [r7, #8]
 80063f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80063f8:	e034      	b.n	8006464 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80063fa:	68f8      	ldr	r0, [r7, #12]
 80063fc:	f000 f8e3 	bl	80065c6 <I2C_IsAcknowledgeFailed>
 8006400:	4603      	mov	r3, r0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d001      	beq.n	800640a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e034      	b.n	8006474 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006410:	d028      	beq.n	8006464 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006412:	f7fd fdd5 	bl	8003fc0 <HAL_GetTick>
 8006416:	4602      	mov	r2, r0
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	1ad3      	subs	r3, r2, r3
 800641c:	68ba      	ldr	r2, [r7, #8]
 800641e:	429a      	cmp	r2, r3
 8006420:	d302      	bcc.n	8006428 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d11d      	bne.n	8006464 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	695b      	ldr	r3, [r3, #20]
 800642e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006432:	2b80      	cmp	r3, #128	@ 0x80
 8006434:	d016      	beq.n	8006464 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2200      	movs	r2, #0
 800643a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2220      	movs	r2, #32
 8006440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2200      	movs	r2, #0
 8006448:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006450:	f043 0220 	orr.w	r2, r3, #32
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2200      	movs	r2, #0
 800645c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e007      	b.n	8006474 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	695b      	ldr	r3, [r3, #20]
 800646a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800646e:	2b80      	cmp	r3, #128	@ 0x80
 8006470:	d1c3      	bne.n	80063fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006472:	2300      	movs	r3, #0
}
 8006474:	4618      	mov	r0, r3
 8006476:	3710      	adds	r7, #16
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}

0800647c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006488:	e034      	b.n	80064f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800648a:	68f8      	ldr	r0, [r7, #12]
 800648c:	f000 f89b 	bl	80065c6 <I2C_IsAcknowledgeFailed>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d001      	beq.n	800649a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e034      	b.n	8006504 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064a0:	d028      	beq.n	80064f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064a2:	f7fd fd8d 	bl	8003fc0 <HAL_GetTick>
 80064a6:	4602      	mov	r2, r0
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	1ad3      	subs	r3, r2, r3
 80064ac:	68ba      	ldr	r2, [r7, #8]
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d302      	bcc.n	80064b8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d11d      	bne.n	80064f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	695b      	ldr	r3, [r3, #20]
 80064be:	f003 0304 	and.w	r3, r3, #4
 80064c2:	2b04      	cmp	r3, #4
 80064c4:	d016      	beq.n	80064f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2220      	movs	r2, #32
 80064d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2200      	movs	r2, #0
 80064d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064e0:	f043 0220 	orr.w	r2, r3, #32
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2200      	movs	r2, #0
 80064ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	e007      	b.n	8006504 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	695b      	ldr	r3, [r3, #20]
 80064fa:	f003 0304 	and.w	r3, r3, #4
 80064fe:	2b04      	cmp	r3, #4
 8006500:	d1c3      	bne.n	800648a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006502:	2300      	movs	r3, #0
}
 8006504:	4618      	mov	r0, r3
 8006506:	3710      	adds	r7, #16
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b084      	sub	sp, #16
 8006510:	af00      	add	r7, sp, #0
 8006512:	60f8      	str	r0, [r7, #12]
 8006514:	60b9      	str	r1, [r7, #8]
 8006516:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006518:	e049      	b.n	80065ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	695b      	ldr	r3, [r3, #20]
 8006520:	f003 0310 	and.w	r3, r3, #16
 8006524:	2b10      	cmp	r3, #16
 8006526:	d119      	bne.n	800655c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f06f 0210 	mvn.w	r2, #16
 8006530:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2200      	movs	r2, #0
 8006536:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2220      	movs	r2, #32
 800653c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2200      	movs	r2, #0
 8006544:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e030      	b.n	80065be <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800655c:	f7fd fd30 	bl	8003fc0 <HAL_GetTick>
 8006560:	4602      	mov	r2, r0
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	1ad3      	subs	r3, r2, r3
 8006566:	68ba      	ldr	r2, [r7, #8]
 8006568:	429a      	cmp	r2, r3
 800656a:	d302      	bcc.n	8006572 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d11d      	bne.n	80065ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	695b      	ldr	r3, [r3, #20]
 8006578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800657c:	2b40      	cmp	r3, #64	@ 0x40
 800657e:	d016      	beq.n	80065ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2200      	movs	r2, #0
 8006584:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2220      	movs	r2, #32
 800658a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	2200      	movs	r2, #0
 8006592:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800659a:	f043 0220 	orr.w	r2, r3, #32
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e007      	b.n	80065be <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	695b      	ldr	r3, [r3, #20]
 80065b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065b8:	2b40      	cmp	r3, #64	@ 0x40
 80065ba:	d1ae      	bne.n	800651a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80065bc:	2300      	movs	r3, #0
}
 80065be:	4618      	mov	r0, r3
 80065c0:	3710      	adds	r7, #16
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}

080065c6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80065c6:	b480      	push	{r7}
 80065c8:	b083      	sub	sp, #12
 80065ca:	af00      	add	r7, sp, #0
 80065cc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	695b      	ldr	r3, [r3, #20]
 80065d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065dc:	d11b      	bne.n	8006616 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80065e6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2200      	movs	r2, #0
 80065ec:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2220      	movs	r2, #32
 80065f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006602:	f043 0204 	orr.w	r2, r3, #4
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e000      	b.n	8006618 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006616:	2300      	movs	r3, #0
}
 8006618:	4618      	mov	r0, r3
 800661a:	370c      	adds	r7, #12
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr

08006624 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b086      	sub	sp, #24
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d101      	bne.n	8006636 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006632:	2301      	movs	r3, #1
 8006634:	e267      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f003 0301 	and.w	r3, r3, #1
 800663e:	2b00      	cmp	r3, #0
 8006640:	d075      	beq.n	800672e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006642:	4b88      	ldr	r3, [pc, #544]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	f003 030c 	and.w	r3, r3, #12
 800664a:	2b04      	cmp	r3, #4
 800664c:	d00c      	beq.n	8006668 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800664e:	4b85      	ldr	r3, [pc, #532]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006656:	2b08      	cmp	r3, #8
 8006658:	d112      	bne.n	8006680 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800665a:	4b82      	ldr	r3, [pc, #520]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006662:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006666:	d10b      	bne.n	8006680 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006668:	4b7e      	ldr	r3, [pc, #504]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006670:	2b00      	cmp	r3, #0
 8006672:	d05b      	beq.n	800672c <HAL_RCC_OscConfig+0x108>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d157      	bne.n	800672c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800667c:	2301      	movs	r3, #1
 800667e:	e242      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006688:	d106      	bne.n	8006698 <HAL_RCC_OscConfig+0x74>
 800668a:	4b76      	ldr	r3, [pc, #472]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a75      	ldr	r2, [pc, #468]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 8006690:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006694:	6013      	str	r3, [r2, #0]
 8006696:	e01d      	b.n	80066d4 <HAL_RCC_OscConfig+0xb0>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80066a0:	d10c      	bne.n	80066bc <HAL_RCC_OscConfig+0x98>
 80066a2:	4b70      	ldr	r3, [pc, #448]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a6f      	ldr	r2, [pc, #444]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 80066a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80066ac:	6013      	str	r3, [r2, #0]
 80066ae:	4b6d      	ldr	r3, [pc, #436]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a6c      	ldr	r2, [pc, #432]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 80066b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066b8:	6013      	str	r3, [r2, #0]
 80066ba:	e00b      	b.n	80066d4 <HAL_RCC_OscConfig+0xb0>
 80066bc:	4b69      	ldr	r3, [pc, #420]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a68      	ldr	r2, [pc, #416]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 80066c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066c6:	6013      	str	r3, [r2, #0]
 80066c8:	4b66      	ldr	r3, [pc, #408]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	4a65      	ldr	r2, [pc, #404]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 80066ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80066d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d013      	beq.n	8006704 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066dc:	f7fd fc70 	bl	8003fc0 <HAL_GetTick>
 80066e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066e2:	e008      	b.n	80066f6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066e4:	f7fd fc6c 	bl	8003fc0 <HAL_GetTick>
 80066e8:	4602      	mov	r2, r0
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	1ad3      	subs	r3, r2, r3
 80066ee:	2b64      	cmp	r3, #100	@ 0x64
 80066f0:	d901      	bls.n	80066f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80066f2:	2303      	movs	r3, #3
 80066f4:	e207      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066f6:	4b5b      	ldr	r3, [pc, #364]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d0f0      	beq.n	80066e4 <HAL_RCC_OscConfig+0xc0>
 8006702:	e014      	b.n	800672e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006704:	f7fd fc5c 	bl	8003fc0 <HAL_GetTick>
 8006708:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800670a:	e008      	b.n	800671e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800670c:	f7fd fc58 	bl	8003fc0 <HAL_GetTick>
 8006710:	4602      	mov	r2, r0
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	1ad3      	subs	r3, r2, r3
 8006716:	2b64      	cmp	r3, #100	@ 0x64
 8006718:	d901      	bls.n	800671e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800671a:	2303      	movs	r3, #3
 800671c:	e1f3      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800671e:	4b51      	ldr	r3, [pc, #324]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1f0      	bne.n	800670c <HAL_RCC_OscConfig+0xe8>
 800672a:	e000      	b.n	800672e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800672c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 0302 	and.w	r3, r3, #2
 8006736:	2b00      	cmp	r3, #0
 8006738:	d063      	beq.n	8006802 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800673a:	4b4a      	ldr	r3, [pc, #296]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f003 030c 	and.w	r3, r3, #12
 8006742:	2b00      	cmp	r3, #0
 8006744:	d00b      	beq.n	800675e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006746:	4b47      	ldr	r3, [pc, #284]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800674e:	2b08      	cmp	r3, #8
 8006750:	d11c      	bne.n	800678c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006752:	4b44      	ldr	r3, [pc, #272]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800675a:	2b00      	cmp	r3, #0
 800675c:	d116      	bne.n	800678c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800675e:	4b41      	ldr	r3, [pc, #260]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 0302 	and.w	r3, r3, #2
 8006766:	2b00      	cmp	r3, #0
 8006768:	d005      	beq.n	8006776 <HAL_RCC_OscConfig+0x152>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	2b01      	cmp	r3, #1
 8006770:	d001      	beq.n	8006776 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e1c7      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006776:	4b3b      	ldr	r3, [pc, #236]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	691b      	ldr	r3, [r3, #16]
 8006782:	00db      	lsls	r3, r3, #3
 8006784:	4937      	ldr	r1, [pc, #220]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 8006786:	4313      	orrs	r3, r2
 8006788:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800678a:	e03a      	b.n	8006802 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	68db      	ldr	r3, [r3, #12]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d020      	beq.n	80067d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006794:	4b34      	ldr	r3, [pc, #208]	@ (8006868 <HAL_RCC_OscConfig+0x244>)
 8006796:	2201      	movs	r2, #1
 8006798:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800679a:	f7fd fc11 	bl	8003fc0 <HAL_GetTick>
 800679e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067a0:	e008      	b.n	80067b4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067a2:	f7fd fc0d 	bl	8003fc0 <HAL_GetTick>
 80067a6:	4602      	mov	r2, r0
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	2b02      	cmp	r3, #2
 80067ae:	d901      	bls.n	80067b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80067b0:	2303      	movs	r3, #3
 80067b2:	e1a8      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067b4:	4b2b      	ldr	r3, [pc, #172]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 0302 	and.w	r3, r3, #2
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d0f0      	beq.n	80067a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067c0:	4b28      	ldr	r3, [pc, #160]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	00db      	lsls	r3, r3, #3
 80067ce:	4925      	ldr	r1, [pc, #148]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 80067d0:	4313      	orrs	r3, r2
 80067d2:	600b      	str	r3, [r1, #0]
 80067d4:	e015      	b.n	8006802 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067d6:	4b24      	ldr	r3, [pc, #144]	@ (8006868 <HAL_RCC_OscConfig+0x244>)
 80067d8:	2200      	movs	r2, #0
 80067da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067dc:	f7fd fbf0 	bl	8003fc0 <HAL_GetTick>
 80067e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067e2:	e008      	b.n	80067f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80067e4:	f7fd fbec 	bl	8003fc0 <HAL_GetTick>
 80067e8:	4602      	mov	r2, r0
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	1ad3      	subs	r3, r2, r3
 80067ee:	2b02      	cmp	r3, #2
 80067f0:	d901      	bls.n	80067f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80067f2:	2303      	movs	r3, #3
 80067f4:	e187      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067f6:	4b1b      	ldr	r3, [pc, #108]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f003 0302 	and.w	r3, r3, #2
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1f0      	bne.n	80067e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 0308 	and.w	r3, r3, #8
 800680a:	2b00      	cmp	r3, #0
 800680c:	d036      	beq.n	800687c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	695b      	ldr	r3, [r3, #20]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d016      	beq.n	8006844 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006816:	4b15      	ldr	r3, [pc, #84]	@ (800686c <HAL_RCC_OscConfig+0x248>)
 8006818:	2201      	movs	r2, #1
 800681a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800681c:	f7fd fbd0 	bl	8003fc0 <HAL_GetTick>
 8006820:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006822:	e008      	b.n	8006836 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006824:	f7fd fbcc 	bl	8003fc0 <HAL_GetTick>
 8006828:	4602      	mov	r2, r0
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	1ad3      	subs	r3, r2, r3
 800682e:	2b02      	cmp	r3, #2
 8006830:	d901      	bls.n	8006836 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006832:	2303      	movs	r3, #3
 8006834:	e167      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006836:	4b0b      	ldr	r3, [pc, #44]	@ (8006864 <HAL_RCC_OscConfig+0x240>)
 8006838:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800683a:	f003 0302 	and.w	r3, r3, #2
 800683e:	2b00      	cmp	r3, #0
 8006840:	d0f0      	beq.n	8006824 <HAL_RCC_OscConfig+0x200>
 8006842:	e01b      	b.n	800687c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006844:	4b09      	ldr	r3, [pc, #36]	@ (800686c <HAL_RCC_OscConfig+0x248>)
 8006846:	2200      	movs	r2, #0
 8006848:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800684a:	f7fd fbb9 	bl	8003fc0 <HAL_GetTick>
 800684e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006850:	e00e      	b.n	8006870 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006852:	f7fd fbb5 	bl	8003fc0 <HAL_GetTick>
 8006856:	4602      	mov	r2, r0
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	1ad3      	subs	r3, r2, r3
 800685c:	2b02      	cmp	r3, #2
 800685e:	d907      	bls.n	8006870 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	e150      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
 8006864:	40023800 	.word	0x40023800
 8006868:	42470000 	.word	0x42470000
 800686c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006870:	4b88      	ldr	r3, [pc, #544]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 8006872:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006874:	f003 0302 	and.w	r3, r3, #2
 8006878:	2b00      	cmp	r3, #0
 800687a:	d1ea      	bne.n	8006852 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f003 0304 	and.w	r3, r3, #4
 8006884:	2b00      	cmp	r3, #0
 8006886:	f000 8097 	beq.w	80069b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800688a:	2300      	movs	r3, #0
 800688c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800688e:	4b81      	ldr	r3, [pc, #516]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 8006890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006892:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006896:	2b00      	cmp	r3, #0
 8006898:	d10f      	bne.n	80068ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800689a:	2300      	movs	r3, #0
 800689c:	60bb      	str	r3, [r7, #8]
 800689e:	4b7d      	ldr	r3, [pc, #500]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 80068a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068a2:	4a7c      	ldr	r2, [pc, #496]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 80068a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80068aa:	4b7a      	ldr	r3, [pc, #488]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 80068ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068b2:	60bb      	str	r3, [r7, #8]
 80068b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068b6:	2301      	movs	r3, #1
 80068b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068ba:	4b77      	ldr	r3, [pc, #476]	@ (8006a98 <HAL_RCC_OscConfig+0x474>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d118      	bne.n	80068f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068c6:	4b74      	ldr	r3, [pc, #464]	@ (8006a98 <HAL_RCC_OscConfig+0x474>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a73      	ldr	r2, [pc, #460]	@ (8006a98 <HAL_RCC_OscConfig+0x474>)
 80068cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068d2:	f7fd fb75 	bl	8003fc0 <HAL_GetTick>
 80068d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068d8:	e008      	b.n	80068ec <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068da:	f7fd fb71 	bl	8003fc0 <HAL_GetTick>
 80068de:	4602      	mov	r2, r0
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	1ad3      	subs	r3, r2, r3
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d901      	bls.n	80068ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80068e8:	2303      	movs	r3, #3
 80068ea:	e10c      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068ec:	4b6a      	ldr	r3, [pc, #424]	@ (8006a98 <HAL_RCC_OscConfig+0x474>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d0f0      	beq.n	80068da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d106      	bne.n	800690e <HAL_RCC_OscConfig+0x2ea>
 8006900:	4b64      	ldr	r3, [pc, #400]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 8006902:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006904:	4a63      	ldr	r2, [pc, #396]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 8006906:	f043 0301 	orr.w	r3, r3, #1
 800690a:	6713      	str	r3, [r2, #112]	@ 0x70
 800690c:	e01c      	b.n	8006948 <HAL_RCC_OscConfig+0x324>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	2b05      	cmp	r3, #5
 8006914:	d10c      	bne.n	8006930 <HAL_RCC_OscConfig+0x30c>
 8006916:	4b5f      	ldr	r3, [pc, #380]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 8006918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800691a:	4a5e      	ldr	r2, [pc, #376]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 800691c:	f043 0304 	orr.w	r3, r3, #4
 8006920:	6713      	str	r3, [r2, #112]	@ 0x70
 8006922:	4b5c      	ldr	r3, [pc, #368]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 8006924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006926:	4a5b      	ldr	r2, [pc, #364]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 8006928:	f043 0301 	orr.w	r3, r3, #1
 800692c:	6713      	str	r3, [r2, #112]	@ 0x70
 800692e:	e00b      	b.n	8006948 <HAL_RCC_OscConfig+0x324>
 8006930:	4b58      	ldr	r3, [pc, #352]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 8006932:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006934:	4a57      	ldr	r2, [pc, #348]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 8006936:	f023 0301 	bic.w	r3, r3, #1
 800693a:	6713      	str	r3, [r2, #112]	@ 0x70
 800693c:	4b55      	ldr	r3, [pc, #340]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 800693e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006940:	4a54      	ldr	r2, [pc, #336]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 8006942:	f023 0304 	bic.w	r3, r3, #4
 8006946:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d015      	beq.n	800697c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006950:	f7fd fb36 	bl	8003fc0 <HAL_GetTick>
 8006954:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006956:	e00a      	b.n	800696e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006958:	f7fd fb32 	bl	8003fc0 <HAL_GetTick>
 800695c:	4602      	mov	r2, r0
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	1ad3      	subs	r3, r2, r3
 8006962:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006966:	4293      	cmp	r3, r2
 8006968:	d901      	bls.n	800696e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800696a:	2303      	movs	r3, #3
 800696c:	e0cb      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800696e:	4b49      	ldr	r3, [pc, #292]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 8006970:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006972:	f003 0302 	and.w	r3, r3, #2
 8006976:	2b00      	cmp	r3, #0
 8006978:	d0ee      	beq.n	8006958 <HAL_RCC_OscConfig+0x334>
 800697a:	e014      	b.n	80069a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800697c:	f7fd fb20 	bl	8003fc0 <HAL_GetTick>
 8006980:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006982:	e00a      	b.n	800699a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006984:	f7fd fb1c 	bl	8003fc0 <HAL_GetTick>
 8006988:	4602      	mov	r2, r0
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	1ad3      	subs	r3, r2, r3
 800698e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006992:	4293      	cmp	r3, r2
 8006994:	d901      	bls.n	800699a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006996:	2303      	movs	r3, #3
 8006998:	e0b5      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800699a:	4b3e      	ldr	r3, [pc, #248]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 800699c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800699e:	f003 0302 	and.w	r3, r3, #2
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d1ee      	bne.n	8006984 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80069a6:	7dfb      	ldrb	r3, [r7, #23]
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d105      	bne.n	80069b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80069ac:	4b39      	ldr	r3, [pc, #228]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 80069ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b0:	4a38      	ldr	r2, [pc, #224]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 80069b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	699b      	ldr	r3, [r3, #24]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	f000 80a1 	beq.w	8006b04 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80069c2:	4b34      	ldr	r3, [pc, #208]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	f003 030c 	and.w	r3, r3, #12
 80069ca:	2b08      	cmp	r3, #8
 80069cc:	d05c      	beq.n	8006a88 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	699b      	ldr	r3, [r3, #24]
 80069d2:	2b02      	cmp	r3, #2
 80069d4:	d141      	bne.n	8006a5a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069d6:	4b31      	ldr	r3, [pc, #196]	@ (8006a9c <HAL_RCC_OscConfig+0x478>)
 80069d8:	2200      	movs	r2, #0
 80069da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069dc:	f7fd faf0 	bl	8003fc0 <HAL_GetTick>
 80069e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069e2:	e008      	b.n	80069f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069e4:	f7fd faec 	bl	8003fc0 <HAL_GetTick>
 80069e8:	4602      	mov	r2, r0
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	1ad3      	subs	r3, r2, r3
 80069ee:	2b02      	cmp	r3, #2
 80069f0:	d901      	bls.n	80069f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80069f2:	2303      	movs	r3, #3
 80069f4:	e087      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069f6:	4b27      	ldr	r3, [pc, #156]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d1f0      	bne.n	80069e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	69da      	ldr	r2, [r3, #28]
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6a1b      	ldr	r3, [r3, #32]
 8006a0a:	431a      	orrs	r2, r3
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a10:	019b      	lsls	r3, r3, #6
 8006a12:	431a      	orrs	r2, r3
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a18:	085b      	lsrs	r3, r3, #1
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	041b      	lsls	r3, r3, #16
 8006a1e:	431a      	orrs	r2, r3
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a24:	061b      	lsls	r3, r3, #24
 8006a26:	491b      	ldr	r1, [pc, #108]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8006a9c <HAL_RCC_OscConfig+0x478>)
 8006a2e:	2201      	movs	r2, #1
 8006a30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a32:	f7fd fac5 	bl	8003fc0 <HAL_GetTick>
 8006a36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a38:	e008      	b.n	8006a4c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a3a:	f7fd fac1 	bl	8003fc0 <HAL_GetTick>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	1ad3      	subs	r3, r2, r3
 8006a44:	2b02      	cmp	r3, #2
 8006a46:	d901      	bls.n	8006a4c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006a48:	2303      	movs	r3, #3
 8006a4a:	e05c      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a4c:	4b11      	ldr	r3, [pc, #68]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d0f0      	beq.n	8006a3a <HAL_RCC_OscConfig+0x416>
 8006a58:	e054      	b.n	8006b04 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a5a:	4b10      	ldr	r3, [pc, #64]	@ (8006a9c <HAL_RCC_OscConfig+0x478>)
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a60:	f7fd faae 	bl	8003fc0 <HAL_GetTick>
 8006a64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a66:	e008      	b.n	8006a7a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a68:	f7fd faaa 	bl	8003fc0 <HAL_GetTick>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	1ad3      	subs	r3, r2, r3
 8006a72:	2b02      	cmp	r3, #2
 8006a74:	d901      	bls.n	8006a7a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006a76:	2303      	movs	r3, #3
 8006a78:	e045      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a7a:	4b06      	ldr	r3, [pc, #24]	@ (8006a94 <HAL_RCC_OscConfig+0x470>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d1f0      	bne.n	8006a68 <HAL_RCC_OscConfig+0x444>
 8006a86:	e03d      	b.n	8006b04 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	699b      	ldr	r3, [r3, #24]
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d107      	bne.n	8006aa0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	e038      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
 8006a94:	40023800 	.word	0x40023800
 8006a98:	40007000 	.word	0x40007000
 8006a9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8006b10 <HAL_RCC_OscConfig+0x4ec>)
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	699b      	ldr	r3, [r3, #24]
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	d028      	beq.n	8006b00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d121      	bne.n	8006b00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ac6:	429a      	cmp	r2, r3
 8006ac8:	d11a      	bne.n	8006b00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006aca:	68fa      	ldr	r2, [r7, #12]
 8006acc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006ad0:	4013      	ands	r3, r2
 8006ad2:	687a      	ldr	r2, [r7, #4]
 8006ad4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006ad6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d111      	bne.n	8006b00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae6:	085b      	lsrs	r3, r3, #1
 8006ae8:	3b01      	subs	r3, #1
 8006aea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d107      	bne.n	8006b00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006afa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d001      	beq.n	8006b04 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006b00:	2301      	movs	r3, #1
 8006b02:	e000      	b.n	8006b06 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006b04:	2300      	movs	r3, #0
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3718      	adds	r7, #24
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
 8006b0e:	bf00      	nop
 8006b10:	40023800 	.word	0x40023800

08006b14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b084      	sub	sp, #16
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
 8006b1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d101      	bne.n	8006b28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	e0cc      	b.n	8006cc2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b28:	4b68      	ldr	r3, [pc, #416]	@ (8006ccc <HAL_RCC_ClockConfig+0x1b8>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f003 0307 	and.w	r3, r3, #7
 8006b30:	683a      	ldr	r2, [r7, #0]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d90c      	bls.n	8006b50 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b36:	4b65      	ldr	r3, [pc, #404]	@ (8006ccc <HAL_RCC_ClockConfig+0x1b8>)
 8006b38:	683a      	ldr	r2, [r7, #0]
 8006b3a:	b2d2      	uxtb	r2, r2
 8006b3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b3e:	4b63      	ldr	r3, [pc, #396]	@ (8006ccc <HAL_RCC_ClockConfig+0x1b8>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f003 0307 	and.w	r3, r3, #7
 8006b46:	683a      	ldr	r2, [r7, #0]
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	d001      	beq.n	8006b50 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e0b8      	b.n	8006cc2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0302 	and.w	r3, r3, #2
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d020      	beq.n	8006b9e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 0304 	and.w	r3, r3, #4
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d005      	beq.n	8006b74 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b68:	4b59      	ldr	r3, [pc, #356]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b6a:	689b      	ldr	r3, [r3, #8]
 8006b6c:	4a58      	ldr	r2, [pc, #352]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b6e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006b72:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 0308 	and.w	r3, r3, #8
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d005      	beq.n	8006b8c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006b80:	4b53      	ldr	r3, [pc, #332]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b82:	689b      	ldr	r3, [r3, #8]
 8006b84:	4a52      	ldr	r2, [pc, #328]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b86:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006b8a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b8c:	4b50      	ldr	r3, [pc, #320]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	689b      	ldr	r3, [r3, #8]
 8006b98:	494d      	ldr	r1, [pc, #308]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f003 0301 	and.w	r3, r3, #1
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d044      	beq.n	8006c34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	d107      	bne.n	8006bc2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bb2:	4b47      	ldr	r3, [pc, #284]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d119      	bne.n	8006bf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e07f      	b.n	8006cc2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	2b02      	cmp	r3, #2
 8006bc8:	d003      	beq.n	8006bd2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006bce:	2b03      	cmp	r3, #3
 8006bd0:	d107      	bne.n	8006be2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bd2:	4b3f      	ldr	r3, [pc, #252]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d109      	bne.n	8006bf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e06f      	b.n	8006cc2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006be2:	4b3b      	ldr	r3, [pc, #236]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f003 0302 	and.w	r3, r3, #2
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d101      	bne.n	8006bf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e067      	b.n	8006cc2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006bf2:	4b37      	ldr	r3, [pc, #220]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	f023 0203 	bic.w	r2, r3, #3
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	4934      	ldr	r1, [pc, #208]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c00:	4313      	orrs	r3, r2
 8006c02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c04:	f7fd f9dc 	bl	8003fc0 <HAL_GetTick>
 8006c08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c0a:	e00a      	b.n	8006c22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c0c:	f7fd f9d8 	bl	8003fc0 <HAL_GetTick>
 8006c10:	4602      	mov	r2, r0
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	1ad3      	subs	r3, r2, r3
 8006c16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d901      	bls.n	8006c22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006c1e:	2303      	movs	r3, #3
 8006c20:	e04f      	b.n	8006cc2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c22:	4b2b      	ldr	r3, [pc, #172]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	f003 020c 	and.w	r2, r3, #12
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	009b      	lsls	r3, r3, #2
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d1eb      	bne.n	8006c0c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c34:	4b25      	ldr	r3, [pc, #148]	@ (8006ccc <HAL_RCC_ClockConfig+0x1b8>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 0307 	and.w	r3, r3, #7
 8006c3c:	683a      	ldr	r2, [r7, #0]
 8006c3e:	429a      	cmp	r2, r3
 8006c40:	d20c      	bcs.n	8006c5c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c42:	4b22      	ldr	r3, [pc, #136]	@ (8006ccc <HAL_RCC_ClockConfig+0x1b8>)
 8006c44:	683a      	ldr	r2, [r7, #0]
 8006c46:	b2d2      	uxtb	r2, r2
 8006c48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c4a:	4b20      	ldr	r3, [pc, #128]	@ (8006ccc <HAL_RCC_ClockConfig+0x1b8>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f003 0307 	and.w	r3, r3, #7
 8006c52:	683a      	ldr	r2, [r7, #0]
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d001      	beq.n	8006c5c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e032      	b.n	8006cc2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 0304 	and.w	r3, r3, #4
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d008      	beq.n	8006c7a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c68:	4b19      	ldr	r3, [pc, #100]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c6a:	689b      	ldr	r3, [r3, #8]
 8006c6c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	68db      	ldr	r3, [r3, #12]
 8006c74:	4916      	ldr	r1, [pc, #88]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c76:	4313      	orrs	r3, r2
 8006c78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f003 0308 	and.w	r3, r3, #8
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d009      	beq.n	8006c9a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006c86:	4b12      	ldr	r3, [pc, #72]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	691b      	ldr	r3, [r3, #16]
 8006c92:	00db      	lsls	r3, r3, #3
 8006c94:	490e      	ldr	r1, [pc, #56]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c96:	4313      	orrs	r3, r2
 8006c98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006c9a:	f000 f821 	bl	8006ce0 <HAL_RCC_GetSysClockFreq>
 8006c9e:	4602      	mov	r2, r0
 8006ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8006cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	091b      	lsrs	r3, r3, #4
 8006ca6:	f003 030f 	and.w	r3, r3, #15
 8006caa:	490a      	ldr	r1, [pc, #40]	@ (8006cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8006cac:	5ccb      	ldrb	r3, [r1, r3]
 8006cae:	fa22 f303 	lsr.w	r3, r2, r3
 8006cb2:	4a09      	ldr	r2, [pc, #36]	@ (8006cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8006cb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006cb6:	4b09      	ldr	r3, [pc, #36]	@ (8006cdc <HAL_RCC_ClockConfig+0x1c8>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f7fc fb62 	bl	8003384 <HAL_InitTick>

  return HAL_OK;
 8006cc0:	2300      	movs	r3, #0
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3710      	adds	r7, #16
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
 8006cca:	bf00      	nop
 8006ccc:	40023c00 	.word	0x40023c00
 8006cd0:	40023800 	.word	0x40023800
 8006cd4:	08015020 	.word	0x08015020
 8006cd8:	20000008 	.word	0x20000008
 8006cdc:	2000000c 	.word	0x2000000c

08006ce0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ce0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ce4:	b090      	sub	sp, #64	@ 0x40
 8006ce6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006cec:	2300      	movs	r3, #0
 8006cee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006cf8:	4b59      	ldr	r3, [pc, #356]	@ (8006e60 <HAL_RCC_GetSysClockFreq+0x180>)
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	f003 030c 	and.w	r3, r3, #12
 8006d00:	2b08      	cmp	r3, #8
 8006d02:	d00d      	beq.n	8006d20 <HAL_RCC_GetSysClockFreq+0x40>
 8006d04:	2b08      	cmp	r3, #8
 8006d06:	f200 80a1 	bhi.w	8006e4c <HAL_RCC_GetSysClockFreq+0x16c>
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d002      	beq.n	8006d14 <HAL_RCC_GetSysClockFreq+0x34>
 8006d0e:	2b04      	cmp	r3, #4
 8006d10:	d003      	beq.n	8006d1a <HAL_RCC_GetSysClockFreq+0x3a>
 8006d12:	e09b      	b.n	8006e4c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d14:	4b53      	ldr	r3, [pc, #332]	@ (8006e64 <HAL_RCC_GetSysClockFreq+0x184>)
 8006d16:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006d18:	e09b      	b.n	8006e52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d1a:	4b53      	ldr	r3, [pc, #332]	@ (8006e68 <HAL_RCC_GetSysClockFreq+0x188>)
 8006d1c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006d1e:	e098      	b.n	8006e52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d20:	4b4f      	ldr	r3, [pc, #316]	@ (8006e60 <HAL_RCC_GetSysClockFreq+0x180>)
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006d28:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d2a:	4b4d      	ldr	r3, [pc, #308]	@ (8006e60 <HAL_RCC_GetSysClockFreq+0x180>)
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d028      	beq.n	8006d88 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d36:	4b4a      	ldr	r3, [pc, #296]	@ (8006e60 <HAL_RCC_GetSysClockFreq+0x180>)
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	099b      	lsrs	r3, r3, #6
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	623b      	str	r3, [r7, #32]
 8006d40:	627a      	str	r2, [r7, #36]	@ 0x24
 8006d42:	6a3b      	ldr	r3, [r7, #32]
 8006d44:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006d48:	2100      	movs	r1, #0
 8006d4a:	4b47      	ldr	r3, [pc, #284]	@ (8006e68 <HAL_RCC_GetSysClockFreq+0x188>)
 8006d4c:	fb03 f201 	mul.w	r2, r3, r1
 8006d50:	2300      	movs	r3, #0
 8006d52:	fb00 f303 	mul.w	r3, r0, r3
 8006d56:	4413      	add	r3, r2
 8006d58:	4a43      	ldr	r2, [pc, #268]	@ (8006e68 <HAL_RCC_GetSysClockFreq+0x188>)
 8006d5a:	fba0 1202 	umull	r1, r2, r0, r2
 8006d5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d60:	460a      	mov	r2, r1
 8006d62:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006d64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d66:	4413      	add	r3, r2
 8006d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	61bb      	str	r3, [r7, #24]
 8006d70:	61fa      	str	r2, [r7, #28]
 8006d72:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d76:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006d7a:	f7f9 ff8d 	bl	8000c98 <__aeabi_uldivmod>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	460b      	mov	r3, r1
 8006d82:	4613      	mov	r3, r2
 8006d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d86:	e053      	b.n	8006e30 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d88:	4b35      	ldr	r3, [pc, #212]	@ (8006e60 <HAL_RCC_GetSysClockFreq+0x180>)
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	099b      	lsrs	r3, r3, #6
 8006d8e:	2200      	movs	r2, #0
 8006d90:	613b      	str	r3, [r7, #16]
 8006d92:	617a      	str	r2, [r7, #20]
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006d9a:	f04f 0b00 	mov.w	fp, #0
 8006d9e:	4652      	mov	r2, sl
 8006da0:	465b      	mov	r3, fp
 8006da2:	f04f 0000 	mov.w	r0, #0
 8006da6:	f04f 0100 	mov.w	r1, #0
 8006daa:	0159      	lsls	r1, r3, #5
 8006dac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006db0:	0150      	lsls	r0, r2, #5
 8006db2:	4602      	mov	r2, r0
 8006db4:	460b      	mov	r3, r1
 8006db6:	ebb2 080a 	subs.w	r8, r2, sl
 8006dba:	eb63 090b 	sbc.w	r9, r3, fp
 8006dbe:	f04f 0200 	mov.w	r2, #0
 8006dc2:	f04f 0300 	mov.w	r3, #0
 8006dc6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006dca:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006dce:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006dd2:	ebb2 0408 	subs.w	r4, r2, r8
 8006dd6:	eb63 0509 	sbc.w	r5, r3, r9
 8006dda:	f04f 0200 	mov.w	r2, #0
 8006dde:	f04f 0300 	mov.w	r3, #0
 8006de2:	00eb      	lsls	r3, r5, #3
 8006de4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006de8:	00e2      	lsls	r2, r4, #3
 8006dea:	4614      	mov	r4, r2
 8006dec:	461d      	mov	r5, r3
 8006dee:	eb14 030a 	adds.w	r3, r4, sl
 8006df2:	603b      	str	r3, [r7, #0]
 8006df4:	eb45 030b 	adc.w	r3, r5, fp
 8006df8:	607b      	str	r3, [r7, #4]
 8006dfa:	f04f 0200 	mov.w	r2, #0
 8006dfe:	f04f 0300 	mov.w	r3, #0
 8006e02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006e06:	4629      	mov	r1, r5
 8006e08:	028b      	lsls	r3, r1, #10
 8006e0a:	4621      	mov	r1, r4
 8006e0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006e10:	4621      	mov	r1, r4
 8006e12:	028a      	lsls	r2, r1, #10
 8006e14:	4610      	mov	r0, r2
 8006e16:	4619      	mov	r1, r3
 8006e18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	60bb      	str	r3, [r7, #8]
 8006e1e:	60fa      	str	r2, [r7, #12]
 8006e20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006e24:	f7f9 ff38 	bl	8000c98 <__aeabi_uldivmod>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	460b      	mov	r3, r1
 8006e2c:	4613      	mov	r3, r2
 8006e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006e30:	4b0b      	ldr	r3, [pc, #44]	@ (8006e60 <HAL_RCC_GetSysClockFreq+0x180>)
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	0c1b      	lsrs	r3, r3, #16
 8006e36:	f003 0303 	and.w	r3, r3, #3
 8006e3a:	3301      	adds	r3, #1
 8006e3c:	005b      	lsls	r3, r3, #1
 8006e3e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006e40:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e48:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006e4a:	e002      	b.n	8006e52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e4c:	4b05      	ldr	r3, [pc, #20]	@ (8006e64 <HAL_RCC_GetSysClockFreq+0x184>)
 8006e4e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006e50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3740      	adds	r7, #64	@ 0x40
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e5e:	bf00      	nop
 8006e60:	40023800 	.word	0x40023800
 8006e64:	00f42400 	.word	0x00f42400
 8006e68:	017d7840 	.word	0x017d7840

08006e6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e70:	4b03      	ldr	r3, [pc, #12]	@ (8006e80 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e72:	681b      	ldr	r3, [r3, #0]
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr
 8006e7e:	bf00      	nop
 8006e80:	20000008 	.word	0x20000008

08006e84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006e88:	f7ff fff0 	bl	8006e6c <HAL_RCC_GetHCLKFreq>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	4b05      	ldr	r3, [pc, #20]	@ (8006ea4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	0a9b      	lsrs	r3, r3, #10
 8006e94:	f003 0307 	and.w	r3, r3, #7
 8006e98:	4903      	ldr	r1, [pc, #12]	@ (8006ea8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e9a:	5ccb      	ldrb	r3, [r1, r3]
 8006e9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	40023800 	.word	0x40023800
 8006ea8:	08015030 	.word	0x08015030

08006eac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006eb0:	f7ff ffdc 	bl	8006e6c <HAL_RCC_GetHCLKFreq>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	4b05      	ldr	r3, [pc, #20]	@ (8006ecc <HAL_RCC_GetPCLK2Freq+0x20>)
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	0b5b      	lsrs	r3, r3, #13
 8006ebc:	f003 0307 	and.w	r3, r3, #7
 8006ec0:	4903      	ldr	r1, [pc, #12]	@ (8006ed0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006ec2:	5ccb      	ldrb	r3, [r1, r3]
 8006ec4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	40023800 	.word	0x40023800
 8006ed0:	08015030 	.word	0x08015030

08006ed4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	220f      	movs	r2, #15
 8006ee2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006ee4:	4b12      	ldr	r3, [pc, #72]	@ (8006f30 <HAL_RCC_GetClockConfig+0x5c>)
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	f003 0203 	and.w	r2, r3, #3
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8006f30 <HAL_RCC_GetClockConfig+0x5c>)
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006efc:	4b0c      	ldr	r3, [pc, #48]	@ (8006f30 <HAL_RCC_GetClockConfig+0x5c>)
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006f08:	4b09      	ldr	r3, [pc, #36]	@ (8006f30 <HAL_RCC_GetClockConfig+0x5c>)
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	08db      	lsrs	r3, r3, #3
 8006f0e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006f16:	4b07      	ldr	r3, [pc, #28]	@ (8006f34 <HAL_RCC_GetClockConfig+0x60>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 0207 	and.w	r2, r3, #7
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	601a      	str	r2, [r3, #0]
}
 8006f22:	bf00      	nop
 8006f24:	370c      	adds	r7, #12
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr
 8006f2e:	bf00      	nop
 8006f30:	40023800 	.word	0x40023800
 8006f34:	40023c00 	.word	0x40023c00

08006f38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b082      	sub	sp, #8
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d101      	bne.n	8006f4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	e07b      	b.n	8007042 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d108      	bne.n	8006f64 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f5a:	d009      	beq.n	8006f70 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	61da      	str	r2, [r3, #28]
 8006f62:	e005      	b.n	8006f70 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2200      	movs	r2, #0
 8006f68:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2200      	movs	r2, #0
 8006f74:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d106      	bne.n	8006f90 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2200      	movs	r2, #0
 8006f86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f7fc f986 	bl	800329c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2202      	movs	r2, #2
 8006f94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006fa6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006fb8:	431a      	orrs	r2, r3
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	68db      	ldr	r3, [r3, #12]
 8006fbe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fc2:	431a      	orrs	r2, r3
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	691b      	ldr	r3, [r3, #16]
 8006fc8:	f003 0302 	and.w	r3, r3, #2
 8006fcc:	431a      	orrs	r2, r3
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	695b      	ldr	r3, [r3, #20]
 8006fd2:	f003 0301 	and.w	r3, r3, #1
 8006fd6:	431a      	orrs	r2, r3
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	699b      	ldr	r3, [r3, #24]
 8006fdc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006fe0:	431a      	orrs	r2, r3
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	69db      	ldr	r3, [r3, #28]
 8006fe6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006fea:	431a      	orrs	r2, r3
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6a1b      	ldr	r3, [r3, #32]
 8006ff0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ff4:	ea42 0103 	orr.w	r1, r2, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ffc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	430a      	orrs	r2, r1
 8007006:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	699b      	ldr	r3, [r3, #24]
 800700c:	0c1b      	lsrs	r3, r3, #16
 800700e:	f003 0104 	and.w	r1, r3, #4
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007016:	f003 0210 	and.w	r2, r3, #16
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	430a      	orrs	r2, r1
 8007020:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	69da      	ldr	r2, [r3, #28]
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007030:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3708      	adds	r7, #8
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}

0800704a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800704a:	b580      	push	{r7, lr}
 800704c:	b082      	sub	sp, #8
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d101      	bne.n	800705c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007058:	2301      	movs	r3, #1
 800705a:	e041      	b.n	80070e0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007062:	b2db      	uxtb	r3, r3
 8007064:	2b00      	cmp	r3, #0
 8007066:	d106      	bne.n	8007076 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2200      	movs	r2, #0
 800706c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007070:	6878      	ldr	r0, [r7, #4]
 8007072:	f7fc fcf9 	bl	8003a68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2202      	movs	r2, #2
 800707a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	3304      	adds	r3, #4
 8007086:	4619      	mov	r1, r3
 8007088:	4610      	mov	r0, r2
 800708a:	f000 ff8d 	bl	8007fa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2201      	movs	r2, #1
 8007092:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2201      	movs	r2, #1
 800709a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	2201      	movs	r2, #1
 80070a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2201      	movs	r2, #1
 80070aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2201      	movs	r2, #1
 80070b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2201      	movs	r2, #1
 80070ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2201      	movs	r2, #1
 80070c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2201      	movs	r2, #1
 80070ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2201      	movs	r2, #1
 80070d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2201      	movs	r2, #1
 80070da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80070de:	2300      	movs	r3, #0
}
 80070e0:	4618      	mov	r0, r3
 80070e2:	3708      	adds	r7, #8
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}

080070e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b085      	sub	sp, #20
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070f6:	b2db      	uxtb	r3, r3
 80070f8:	2b01      	cmp	r3, #1
 80070fa:	d001      	beq.n	8007100 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	e03c      	b.n	800717a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2202      	movs	r2, #2
 8007104:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a1e      	ldr	r2, [pc, #120]	@ (8007188 <HAL_TIM_Base_Start+0xa0>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d018      	beq.n	8007144 <HAL_TIM_Base_Start+0x5c>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800711a:	d013      	beq.n	8007144 <HAL_TIM_Base_Start+0x5c>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a1a      	ldr	r2, [pc, #104]	@ (800718c <HAL_TIM_Base_Start+0xa4>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d00e      	beq.n	8007144 <HAL_TIM_Base_Start+0x5c>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a19      	ldr	r2, [pc, #100]	@ (8007190 <HAL_TIM_Base_Start+0xa8>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d009      	beq.n	8007144 <HAL_TIM_Base_Start+0x5c>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a17      	ldr	r2, [pc, #92]	@ (8007194 <HAL_TIM_Base_Start+0xac>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d004      	beq.n	8007144 <HAL_TIM_Base_Start+0x5c>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a16      	ldr	r2, [pc, #88]	@ (8007198 <HAL_TIM_Base_Start+0xb0>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d111      	bne.n	8007168 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	f003 0307 	and.w	r3, r3, #7
 800714e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	2b06      	cmp	r3, #6
 8007154:	d010      	beq.n	8007178 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	681a      	ldr	r2, [r3, #0]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f042 0201 	orr.w	r2, r2, #1
 8007164:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007166:	e007      	b.n	8007178 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	681a      	ldr	r2, [r3, #0]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f042 0201 	orr.w	r2, r2, #1
 8007176:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007178:	2300      	movs	r3, #0
}
 800717a:	4618      	mov	r0, r3
 800717c:	3714      	adds	r7, #20
 800717e:	46bd      	mov	sp, r7
 8007180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007184:	4770      	bx	lr
 8007186:	bf00      	nop
 8007188:	40010000 	.word	0x40010000
 800718c:	40000400 	.word	0x40000400
 8007190:	40000800 	.word	0x40000800
 8007194:	40000c00 	.word	0x40000c00
 8007198:	40014000 	.word	0x40014000

0800719c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800719c:	b480      	push	{r7}
 800719e:	b085      	sub	sp, #20
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d001      	beq.n	80071b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80071b0:	2301      	movs	r3, #1
 80071b2:	e044      	b.n	800723e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2202      	movs	r2, #2
 80071b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	68da      	ldr	r2, [r3, #12]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f042 0201 	orr.w	r2, r2, #1
 80071ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a1e      	ldr	r2, [pc, #120]	@ (800724c <HAL_TIM_Base_Start_IT+0xb0>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d018      	beq.n	8007208 <HAL_TIM_Base_Start_IT+0x6c>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071de:	d013      	beq.n	8007208 <HAL_TIM_Base_Start_IT+0x6c>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a1a      	ldr	r2, [pc, #104]	@ (8007250 <HAL_TIM_Base_Start_IT+0xb4>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d00e      	beq.n	8007208 <HAL_TIM_Base_Start_IT+0x6c>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a19      	ldr	r2, [pc, #100]	@ (8007254 <HAL_TIM_Base_Start_IT+0xb8>)
 80071f0:	4293      	cmp	r3, r2
 80071f2:	d009      	beq.n	8007208 <HAL_TIM_Base_Start_IT+0x6c>
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	4a17      	ldr	r2, [pc, #92]	@ (8007258 <HAL_TIM_Base_Start_IT+0xbc>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d004      	beq.n	8007208 <HAL_TIM_Base_Start_IT+0x6c>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a16      	ldr	r2, [pc, #88]	@ (800725c <HAL_TIM_Base_Start_IT+0xc0>)
 8007204:	4293      	cmp	r3, r2
 8007206:	d111      	bne.n	800722c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	f003 0307 	and.w	r3, r3, #7
 8007212:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2b06      	cmp	r3, #6
 8007218:	d010      	beq.n	800723c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f042 0201 	orr.w	r2, r2, #1
 8007228:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800722a:	e007      	b.n	800723c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f042 0201 	orr.w	r2, r2, #1
 800723a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800723c:	2300      	movs	r3, #0
}
 800723e:	4618      	mov	r0, r3
 8007240:	3714      	adds	r7, #20
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr
 800724a:	bf00      	nop
 800724c:	40010000 	.word	0x40010000
 8007250:	40000400 	.word	0x40000400
 8007254:	40000800 	.word	0x40000800
 8007258:	40000c00 	.word	0x40000c00
 800725c:	40014000 	.word	0x40014000

08007260 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b082      	sub	sp, #8
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d101      	bne.n	8007272 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	e041      	b.n	80072f6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007278:	b2db      	uxtb	r3, r3
 800727a:	2b00      	cmp	r3, #0
 800727c:	d106      	bne.n	800728c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2200      	movs	r2, #0
 8007282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f000 f839 	bl	80072fe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2202      	movs	r2, #2
 8007290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681a      	ldr	r2, [r3, #0]
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	3304      	adds	r3, #4
 800729c:	4619      	mov	r1, r3
 800729e:	4610      	mov	r0, r2
 80072a0:	f000 fe82 	bl	8007fa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2201      	movs	r2, #1
 80072a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2201      	movs	r2, #1
 80072b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2201      	movs	r2, #1
 80072c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2201      	movs	r2, #1
 80072c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2201      	movs	r2, #1
 80072d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2201      	movs	r2, #1
 80072d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2201      	movs	r2, #1
 80072e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2201      	movs	r2, #1
 80072f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80072f4:	2300      	movs	r3, #0
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3708      	adds	r7, #8
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}

080072fe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80072fe:	b480      	push	{r7}
 8007300:	b083      	sub	sp, #12
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007306:	bf00      	nop
 8007308:	370c      	adds	r7, #12
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr
	...

08007314 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d109      	bne.n	8007338 <HAL_TIM_PWM_Start+0x24>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800732a:	b2db      	uxtb	r3, r3
 800732c:	2b01      	cmp	r3, #1
 800732e:	bf14      	ite	ne
 8007330:	2301      	movne	r3, #1
 8007332:	2300      	moveq	r3, #0
 8007334:	b2db      	uxtb	r3, r3
 8007336:	e022      	b.n	800737e <HAL_TIM_PWM_Start+0x6a>
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	2b04      	cmp	r3, #4
 800733c:	d109      	bne.n	8007352 <HAL_TIM_PWM_Start+0x3e>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007344:	b2db      	uxtb	r3, r3
 8007346:	2b01      	cmp	r3, #1
 8007348:	bf14      	ite	ne
 800734a:	2301      	movne	r3, #1
 800734c:	2300      	moveq	r3, #0
 800734e:	b2db      	uxtb	r3, r3
 8007350:	e015      	b.n	800737e <HAL_TIM_PWM_Start+0x6a>
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	2b08      	cmp	r3, #8
 8007356:	d109      	bne.n	800736c <HAL_TIM_PWM_Start+0x58>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800735e:	b2db      	uxtb	r3, r3
 8007360:	2b01      	cmp	r3, #1
 8007362:	bf14      	ite	ne
 8007364:	2301      	movne	r3, #1
 8007366:	2300      	moveq	r3, #0
 8007368:	b2db      	uxtb	r3, r3
 800736a:	e008      	b.n	800737e <HAL_TIM_PWM_Start+0x6a>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007372:	b2db      	uxtb	r3, r3
 8007374:	2b01      	cmp	r3, #1
 8007376:	bf14      	ite	ne
 8007378:	2301      	movne	r3, #1
 800737a:	2300      	moveq	r3, #0
 800737c:	b2db      	uxtb	r3, r3
 800737e:	2b00      	cmp	r3, #0
 8007380:	d001      	beq.n	8007386 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007382:	2301      	movs	r3, #1
 8007384:	e068      	b.n	8007458 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d104      	bne.n	8007396 <HAL_TIM_PWM_Start+0x82>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2202      	movs	r2, #2
 8007390:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007394:	e013      	b.n	80073be <HAL_TIM_PWM_Start+0xaa>
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	2b04      	cmp	r3, #4
 800739a:	d104      	bne.n	80073a6 <HAL_TIM_PWM_Start+0x92>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2202      	movs	r2, #2
 80073a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80073a4:	e00b      	b.n	80073be <HAL_TIM_PWM_Start+0xaa>
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	2b08      	cmp	r3, #8
 80073aa:	d104      	bne.n	80073b6 <HAL_TIM_PWM_Start+0xa2>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2202      	movs	r2, #2
 80073b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80073b4:	e003      	b.n	80073be <HAL_TIM_PWM_Start+0xaa>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2202      	movs	r2, #2
 80073ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	2201      	movs	r2, #1
 80073c4:	6839      	ldr	r1, [r7, #0]
 80073c6:	4618      	mov	r0, r3
 80073c8:	f001 f9b8 	bl	800873c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a23      	ldr	r2, [pc, #140]	@ (8007460 <HAL_TIM_PWM_Start+0x14c>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d107      	bne.n	80073e6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80073e4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a1d      	ldr	r2, [pc, #116]	@ (8007460 <HAL_TIM_PWM_Start+0x14c>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d018      	beq.n	8007422 <HAL_TIM_PWM_Start+0x10e>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073f8:	d013      	beq.n	8007422 <HAL_TIM_PWM_Start+0x10e>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a19      	ldr	r2, [pc, #100]	@ (8007464 <HAL_TIM_PWM_Start+0x150>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d00e      	beq.n	8007422 <HAL_TIM_PWM_Start+0x10e>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a17      	ldr	r2, [pc, #92]	@ (8007468 <HAL_TIM_PWM_Start+0x154>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d009      	beq.n	8007422 <HAL_TIM_PWM_Start+0x10e>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a16      	ldr	r2, [pc, #88]	@ (800746c <HAL_TIM_PWM_Start+0x158>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d004      	beq.n	8007422 <HAL_TIM_PWM_Start+0x10e>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a14      	ldr	r2, [pc, #80]	@ (8007470 <HAL_TIM_PWM_Start+0x15c>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d111      	bne.n	8007446 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	689b      	ldr	r3, [r3, #8]
 8007428:	f003 0307 	and.w	r3, r3, #7
 800742c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2b06      	cmp	r3, #6
 8007432:	d010      	beq.n	8007456 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f042 0201 	orr.w	r2, r2, #1
 8007442:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007444:	e007      	b.n	8007456 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f042 0201 	orr.w	r2, r2, #1
 8007454:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007456:	2300      	movs	r3, #0
}
 8007458:	4618      	mov	r0, r3
 800745a:	3710      	adds	r7, #16
 800745c:	46bd      	mov	sp, r7
 800745e:	bd80      	pop	{r7, pc}
 8007460:	40010000 	.word	0x40010000
 8007464:	40000400 	.word	0x40000400
 8007468:	40000800 	.word	0x40000800
 800746c:	40000c00 	.word	0x40000c00
 8007470:	40014000 	.word	0x40014000

08007474 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b082      	sub	sp, #8
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d101      	bne.n	8007486 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	e041      	b.n	800750a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800748c:	b2db      	uxtb	r3, r3
 800748e:	2b00      	cmp	r3, #0
 8007490:	d106      	bne.n	80074a0 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2200      	movs	r2, #0
 8007496:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f000 f839 	bl	8007512 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2202      	movs	r2, #2
 80074a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681a      	ldr	r2, [r3, #0]
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	3304      	adds	r3, #4
 80074b0:	4619      	mov	r1, r3
 80074b2:	4610      	mov	r0, r2
 80074b4:	f000 fd78 	bl	8007fa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2201      	movs	r2, #1
 80074bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2201      	movs	r2, #1
 80074cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2201      	movs	r2, #1
 80074f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2201      	movs	r2, #1
 80074fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2201      	movs	r2, #1
 8007504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007508:	2300      	movs	r3, #0
}
 800750a:	4618      	mov	r0, r3
 800750c:	3708      	adds	r7, #8
 800750e:	46bd      	mov	sp, r7
 8007510:	bd80      	pop	{r7, pc}

08007512 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007512:	b480      	push	{r7}
 8007514:	b083      	sub	sp, #12
 8007516:	af00      	add	r7, sp, #0
 8007518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800751a:	bf00      	nop
 800751c:	370c      	adds	r7, #12
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr
	...

08007528 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b084      	sub	sp, #16
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
 8007530:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007532:	2300      	movs	r3, #0
 8007534:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d104      	bne.n	8007546 <HAL_TIM_IC_Start_IT+0x1e>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007542:	b2db      	uxtb	r3, r3
 8007544:	e013      	b.n	800756e <HAL_TIM_IC_Start_IT+0x46>
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	2b04      	cmp	r3, #4
 800754a:	d104      	bne.n	8007556 <HAL_TIM_IC_Start_IT+0x2e>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007552:	b2db      	uxtb	r3, r3
 8007554:	e00b      	b.n	800756e <HAL_TIM_IC_Start_IT+0x46>
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	2b08      	cmp	r3, #8
 800755a:	d104      	bne.n	8007566 <HAL_TIM_IC_Start_IT+0x3e>
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007562:	b2db      	uxtb	r3, r3
 8007564:	e003      	b.n	800756e <HAL_TIM_IC_Start_IT+0x46>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800756c:	b2db      	uxtb	r3, r3
 800756e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d104      	bne.n	8007580 <HAL_TIM_IC_Start_IT+0x58>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800757c:	b2db      	uxtb	r3, r3
 800757e:	e013      	b.n	80075a8 <HAL_TIM_IC_Start_IT+0x80>
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	2b04      	cmp	r3, #4
 8007584:	d104      	bne.n	8007590 <HAL_TIM_IC_Start_IT+0x68>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800758c:	b2db      	uxtb	r3, r3
 800758e:	e00b      	b.n	80075a8 <HAL_TIM_IC_Start_IT+0x80>
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	2b08      	cmp	r3, #8
 8007594:	d104      	bne.n	80075a0 <HAL_TIM_IC_Start_IT+0x78>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800759c:	b2db      	uxtb	r3, r3
 800759e:	e003      	b.n	80075a8 <HAL_TIM_IC_Start_IT+0x80>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075a6:	b2db      	uxtb	r3, r3
 80075a8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80075aa:	7bbb      	ldrb	r3, [r7, #14]
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	d102      	bne.n	80075b6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80075b0:	7b7b      	ldrb	r3, [r7, #13]
 80075b2:	2b01      	cmp	r3, #1
 80075b4:	d001      	beq.n	80075ba <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80075b6:	2301      	movs	r3, #1
 80075b8:	e0c2      	b.n	8007740 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d104      	bne.n	80075ca <HAL_TIM_IC_Start_IT+0xa2>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2202      	movs	r2, #2
 80075c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80075c8:	e013      	b.n	80075f2 <HAL_TIM_IC_Start_IT+0xca>
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	2b04      	cmp	r3, #4
 80075ce:	d104      	bne.n	80075da <HAL_TIM_IC_Start_IT+0xb2>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2202      	movs	r2, #2
 80075d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80075d8:	e00b      	b.n	80075f2 <HAL_TIM_IC_Start_IT+0xca>
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	2b08      	cmp	r3, #8
 80075de:	d104      	bne.n	80075ea <HAL_TIM_IC_Start_IT+0xc2>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2202      	movs	r2, #2
 80075e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80075e8:	e003      	b.n	80075f2 <HAL_TIM_IC_Start_IT+0xca>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2202      	movs	r2, #2
 80075ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d104      	bne.n	8007602 <HAL_TIM_IC_Start_IT+0xda>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2202      	movs	r2, #2
 80075fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007600:	e013      	b.n	800762a <HAL_TIM_IC_Start_IT+0x102>
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	2b04      	cmp	r3, #4
 8007606:	d104      	bne.n	8007612 <HAL_TIM_IC_Start_IT+0xea>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2202      	movs	r2, #2
 800760c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007610:	e00b      	b.n	800762a <HAL_TIM_IC_Start_IT+0x102>
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	2b08      	cmp	r3, #8
 8007616:	d104      	bne.n	8007622 <HAL_TIM_IC_Start_IT+0xfa>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2202      	movs	r2, #2
 800761c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007620:	e003      	b.n	800762a <HAL_TIM_IC_Start_IT+0x102>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2202      	movs	r2, #2
 8007626:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	2b0c      	cmp	r3, #12
 800762e:	d841      	bhi.n	80076b4 <HAL_TIM_IC_Start_IT+0x18c>
 8007630:	a201      	add	r2, pc, #4	@ (adr r2, 8007638 <HAL_TIM_IC_Start_IT+0x110>)
 8007632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007636:	bf00      	nop
 8007638:	0800766d 	.word	0x0800766d
 800763c:	080076b5 	.word	0x080076b5
 8007640:	080076b5 	.word	0x080076b5
 8007644:	080076b5 	.word	0x080076b5
 8007648:	0800767f 	.word	0x0800767f
 800764c:	080076b5 	.word	0x080076b5
 8007650:	080076b5 	.word	0x080076b5
 8007654:	080076b5 	.word	0x080076b5
 8007658:	08007691 	.word	0x08007691
 800765c:	080076b5 	.word	0x080076b5
 8007660:	080076b5 	.word	0x080076b5
 8007664:	080076b5 	.word	0x080076b5
 8007668:	080076a3 	.word	0x080076a3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	68da      	ldr	r2, [r3, #12]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f042 0202 	orr.w	r2, r2, #2
 800767a:	60da      	str	r2, [r3, #12]
      break;
 800767c:	e01d      	b.n	80076ba <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	68da      	ldr	r2, [r3, #12]
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f042 0204 	orr.w	r2, r2, #4
 800768c:	60da      	str	r2, [r3, #12]
      break;
 800768e:	e014      	b.n	80076ba <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	68da      	ldr	r2, [r3, #12]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f042 0208 	orr.w	r2, r2, #8
 800769e:	60da      	str	r2, [r3, #12]
      break;
 80076a0:	e00b      	b.n	80076ba <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	68da      	ldr	r2, [r3, #12]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f042 0210 	orr.w	r2, r2, #16
 80076b0:	60da      	str	r2, [r3, #12]
      break;
 80076b2:	e002      	b.n	80076ba <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	73fb      	strb	r3, [r7, #15]
      break;
 80076b8:	bf00      	nop
  }

  if (status == HAL_OK)
 80076ba:	7bfb      	ldrb	r3, [r7, #15]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d13e      	bne.n	800773e <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	2201      	movs	r2, #1
 80076c6:	6839      	ldr	r1, [r7, #0]
 80076c8:	4618      	mov	r0, r3
 80076ca:	f001 f837 	bl	800873c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a1d      	ldr	r2, [pc, #116]	@ (8007748 <HAL_TIM_IC_Start_IT+0x220>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d018      	beq.n	800770a <HAL_TIM_IC_Start_IT+0x1e2>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076e0:	d013      	beq.n	800770a <HAL_TIM_IC_Start_IT+0x1e2>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4a19      	ldr	r2, [pc, #100]	@ (800774c <HAL_TIM_IC_Start_IT+0x224>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d00e      	beq.n	800770a <HAL_TIM_IC_Start_IT+0x1e2>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a17      	ldr	r2, [pc, #92]	@ (8007750 <HAL_TIM_IC_Start_IT+0x228>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d009      	beq.n	800770a <HAL_TIM_IC_Start_IT+0x1e2>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4a16      	ldr	r2, [pc, #88]	@ (8007754 <HAL_TIM_IC_Start_IT+0x22c>)
 80076fc:	4293      	cmp	r3, r2
 80076fe:	d004      	beq.n	800770a <HAL_TIM_IC_Start_IT+0x1e2>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4a14      	ldr	r2, [pc, #80]	@ (8007758 <HAL_TIM_IC_Start_IT+0x230>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d111      	bne.n	800772e <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	689b      	ldr	r3, [r3, #8]
 8007710:	f003 0307 	and.w	r3, r3, #7
 8007714:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	2b06      	cmp	r3, #6
 800771a:	d010      	beq.n	800773e <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	681a      	ldr	r2, [r3, #0]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f042 0201 	orr.w	r2, r2, #1
 800772a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800772c:	e007      	b.n	800773e <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	681a      	ldr	r2, [r3, #0]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f042 0201 	orr.w	r2, r2, #1
 800773c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800773e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007740:	4618      	mov	r0, r3
 8007742:	3710      	adds	r7, #16
 8007744:	46bd      	mov	sp, r7
 8007746:	bd80      	pop	{r7, pc}
 8007748:	40010000 	.word	0x40010000
 800774c:	40000400 	.word	0x40000400
 8007750:	40000800 	.word	0x40000800
 8007754:	40000c00 	.word	0x40000c00
 8007758:	40014000 	.word	0x40014000

0800775c <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b084      	sub	sp, #16
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007766:	2300      	movs	r3, #0
 8007768:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	2b0c      	cmp	r3, #12
 800776e:	d841      	bhi.n	80077f4 <HAL_TIM_IC_Stop_IT+0x98>
 8007770:	a201      	add	r2, pc, #4	@ (adr r2, 8007778 <HAL_TIM_IC_Stop_IT+0x1c>)
 8007772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007776:	bf00      	nop
 8007778:	080077ad 	.word	0x080077ad
 800777c:	080077f5 	.word	0x080077f5
 8007780:	080077f5 	.word	0x080077f5
 8007784:	080077f5 	.word	0x080077f5
 8007788:	080077bf 	.word	0x080077bf
 800778c:	080077f5 	.word	0x080077f5
 8007790:	080077f5 	.word	0x080077f5
 8007794:	080077f5 	.word	0x080077f5
 8007798:	080077d1 	.word	0x080077d1
 800779c:	080077f5 	.word	0x080077f5
 80077a0:	080077f5 	.word	0x080077f5
 80077a4:	080077f5 	.word	0x080077f5
 80077a8:	080077e3 	.word	0x080077e3
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	68da      	ldr	r2, [r3, #12]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f022 0202 	bic.w	r2, r2, #2
 80077ba:	60da      	str	r2, [r3, #12]
      break;
 80077bc:	e01d      	b.n	80077fa <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	68da      	ldr	r2, [r3, #12]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f022 0204 	bic.w	r2, r2, #4
 80077cc:	60da      	str	r2, [r3, #12]
      break;
 80077ce:	e014      	b.n	80077fa <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	68da      	ldr	r2, [r3, #12]
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f022 0208 	bic.w	r2, r2, #8
 80077de:	60da      	str	r2, [r3, #12]
      break;
 80077e0:	e00b      	b.n	80077fa <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	68da      	ldr	r2, [r3, #12]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f022 0210 	bic.w	r2, r2, #16
 80077f0:	60da      	str	r2, [r3, #12]
      break;
 80077f2:	e002      	b.n	80077fa <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80077f4:	2301      	movs	r3, #1
 80077f6:	73fb      	strb	r3, [r7, #15]
      break;
 80077f8:	bf00      	nop
  }

  if (status == HAL_OK)
 80077fa:	7bfb      	ldrb	r3, [r7, #15]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d156      	bne.n	80078ae <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	2200      	movs	r2, #0
 8007806:	6839      	ldr	r1, [r7, #0]
 8007808:	4618      	mov	r0, r3
 800780a:	f000 ff97 	bl	800873c <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	6a1a      	ldr	r2, [r3, #32]
 8007814:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007818:	4013      	ands	r3, r2
 800781a:	2b00      	cmp	r3, #0
 800781c:	d10f      	bne.n	800783e <HAL_TIM_IC_Stop_IT+0xe2>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	6a1a      	ldr	r2, [r3, #32]
 8007824:	f240 4344 	movw	r3, #1092	@ 0x444
 8007828:	4013      	ands	r3, r2
 800782a:	2b00      	cmp	r3, #0
 800782c:	d107      	bne.n	800783e <HAL_TIM_IC_Stop_IT+0xe2>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f022 0201 	bic.w	r2, r2, #1
 800783c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d104      	bne.n	800784e <HAL_TIM_IC_Stop_IT+0xf2>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2201      	movs	r2, #1
 8007848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800784c:	e013      	b.n	8007876 <HAL_TIM_IC_Stop_IT+0x11a>
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	2b04      	cmp	r3, #4
 8007852:	d104      	bne.n	800785e <HAL_TIM_IC_Stop_IT+0x102>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800785c:	e00b      	b.n	8007876 <HAL_TIM_IC_Stop_IT+0x11a>
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	2b08      	cmp	r3, #8
 8007862:	d104      	bne.n	800786e <HAL_TIM_IC_Stop_IT+0x112>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800786c:	e003      	b.n	8007876 <HAL_TIM_IC_Stop_IT+0x11a>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	2201      	movs	r2, #1
 8007872:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d104      	bne.n	8007886 <HAL_TIM_IC_Stop_IT+0x12a>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2201      	movs	r2, #1
 8007880:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007884:	e013      	b.n	80078ae <HAL_TIM_IC_Stop_IT+0x152>
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	2b04      	cmp	r3, #4
 800788a:	d104      	bne.n	8007896 <HAL_TIM_IC_Stop_IT+0x13a>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2201      	movs	r2, #1
 8007890:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007894:	e00b      	b.n	80078ae <HAL_TIM_IC_Stop_IT+0x152>
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	2b08      	cmp	r3, #8
 800789a:	d104      	bne.n	80078a6 <HAL_TIM_IC_Stop_IT+0x14a>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2201      	movs	r2, #1
 80078a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078a4:	e003      	b.n	80078ae <HAL_TIM_IC_Stop_IT+0x152>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	2201      	movs	r2, #1
 80078aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 80078ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3710      	adds	r7, #16
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	68db      	ldr	r3, [r3, #12]
 80078c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	691b      	ldr	r3, [r3, #16]
 80078ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	f003 0302 	and.w	r3, r3, #2
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d020      	beq.n	800791c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f003 0302 	and.w	r3, r3, #2
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d01b      	beq.n	800791c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f06f 0202 	mvn.w	r2, #2
 80078ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2201      	movs	r2, #1
 80078f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	699b      	ldr	r3, [r3, #24]
 80078fa:	f003 0303 	and.w	r3, r3, #3
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d003      	beq.n	800790a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f7fb fc6e 	bl	80031e4 <HAL_TIM_IC_CaptureCallback>
 8007908:	e005      	b.n	8007916 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	f000 fb2e 	bl	8007f6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f000 fb35 	bl	8007f80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2200      	movs	r2, #0
 800791a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800791c:	68bb      	ldr	r3, [r7, #8]
 800791e:	f003 0304 	and.w	r3, r3, #4
 8007922:	2b00      	cmp	r3, #0
 8007924:	d020      	beq.n	8007968 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	f003 0304 	and.w	r3, r3, #4
 800792c:	2b00      	cmp	r3, #0
 800792e:	d01b      	beq.n	8007968 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f06f 0204 	mvn.w	r2, #4
 8007938:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2202      	movs	r2, #2
 800793e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	699b      	ldr	r3, [r3, #24]
 8007946:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800794a:	2b00      	cmp	r3, #0
 800794c:	d003      	beq.n	8007956 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f7fb fc48 	bl	80031e4 <HAL_TIM_IC_CaptureCallback>
 8007954:	e005      	b.n	8007962 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f000 fb08 	bl	8007f6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f000 fb0f 	bl	8007f80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2200      	movs	r2, #0
 8007966:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	f003 0308 	and.w	r3, r3, #8
 800796e:	2b00      	cmp	r3, #0
 8007970:	d020      	beq.n	80079b4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	f003 0308 	and.w	r3, r3, #8
 8007978:	2b00      	cmp	r3, #0
 800797a:	d01b      	beq.n	80079b4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f06f 0208 	mvn.w	r2, #8
 8007984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2204      	movs	r2, #4
 800798a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	69db      	ldr	r3, [r3, #28]
 8007992:	f003 0303 	and.w	r3, r3, #3
 8007996:	2b00      	cmp	r3, #0
 8007998:	d003      	beq.n	80079a2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800799a:	6878      	ldr	r0, [r7, #4]
 800799c:	f7fb fc22 	bl	80031e4 <HAL_TIM_IC_CaptureCallback>
 80079a0:	e005      	b.n	80079ae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f000 fae2 	bl	8007f6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f000 fae9 	bl	8007f80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	f003 0310 	and.w	r3, r3, #16
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d020      	beq.n	8007a00 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	f003 0310 	and.w	r3, r3, #16
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d01b      	beq.n	8007a00 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f06f 0210 	mvn.w	r2, #16
 80079d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2208      	movs	r2, #8
 80079d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	69db      	ldr	r3, [r3, #28]
 80079de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d003      	beq.n	80079ee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f7fb fbfc 	bl	80031e4 <HAL_TIM_IC_CaptureCallback>
 80079ec:	e005      	b.n	80079fa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f000 fabc 	bl	8007f6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f000 fac3 	bl	8007f80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2200      	movs	r2, #0
 80079fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	f003 0301 	and.w	r3, r3, #1
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d00c      	beq.n	8007a24 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f003 0301 	and.w	r3, r3, #1
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d007      	beq.n	8007a24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f06f 0201 	mvn.w	r2, #1
 8007a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f7fb fbec 	bl	80031fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d00c      	beq.n	8007a48 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d007      	beq.n	8007a48 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f000 ff6a 	bl	800891c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d00c      	beq.n	8007a6c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d007      	beq.n	8007a6c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f000 fa94 	bl	8007f94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	f003 0320 	and.w	r3, r3, #32
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d00c      	beq.n	8007a90 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	f003 0320 	and.w	r3, r3, #32
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d007      	beq.n	8007a90 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f06f 0220 	mvn.w	r2, #32
 8007a88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f000 ff3c 	bl	8008908 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a90:	bf00      	nop
 8007a92:	3710      	adds	r7, #16
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}

08007a98 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007a98:	b580      	push	{r7, lr}
 8007a9a:	b086      	sub	sp, #24
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	60f8      	str	r0, [r7, #12]
 8007aa0:	60b9      	str	r1, [r7, #8]
 8007aa2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007aae:	2b01      	cmp	r3, #1
 8007ab0:	d101      	bne.n	8007ab6 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007ab2:	2302      	movs	r3, #2
 8007ab4:	e088      	b.n	8007bc8 <HAL_TIM_IC_ConfigChannel+0x130>
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2201      	movs	r2, #1
 8007aba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d11b      	bne.n	8007afc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007ad4:	f000 fc7a 	bl	80083cc <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	699a      	ldr	r2, [r3, #24]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f022 020c 	bic.w	r2, r2, #12
 8007ae6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	6999      	ldr	r1, [r3, #24]
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	689a      	ldr	r2, [r3, #8]
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	430a      	orrs	r2, r1
 8007af8:	619a      	str	r2, [r3, #24]
 8007afa:	e060      	b.n	8007bbe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2b04      	cmp	r3, #4
 8007b00:	d11c      	bne.n	8007b3c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007b12:	f000 fcf2 	bl	80084fa <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	699a      	ldr	r2, [r3, #24]
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007b24:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	6999      	ldr	r1, [r3, #24]
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	021a      	lsls	r2, r3, #8
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	430a      	orrs	r2, r1
 8007b38:	619a      	str	r2, [r3, #24]
 8007b3a:	e040      	b.n	8007bbe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2b08      	cmp	r3, #8
 8007b40:	d11b      	bne.n	8007b7a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007b52:	f000 fd3f 	bl	80085d4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	69da      	ldr	r2, [r3, #28]
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f022 020c 	bic.w	r2, r2, #12
 8007b64:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	69d9      	ldr	r1, [r3, #28]
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	689a      	ldr	r2, [r3, #8]
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	430a      	orrs	r2, r1
 8007b76:	61da      	str	r2, [r3, #28]
 8007b78:	e021      	b.n	8007bbe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2b0c      	cmp	r3, #12
 8007b7e:	d11c      	bne.n	8007bba <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007b88:	68bb      	ldr	r3, [r7, #8]
 8007b8a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007b90:	f000 fd5c 	bl	800864c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	69da      	ldr	r2, [r3, #28]
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007ba2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	69d9      	ldr	r1, [r3, #28]
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	689b      	ldr	r3, [r3, #8]
 8007bae:	021a      	lsls	r2, r3, #8
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	430a      	orrs	r2, r1
 8007bb6:	61da      	str	r2, [r3, #28]
 8007bb8:	e001      	b.n	8007bbe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007bba:	2301      	movs	r3, #1
 8007bbc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007bc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	3718      	adds	r7, #24
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007bd0:	b580      	push	{r7, lr}
 8007bd2:	b086      	sub	sp, #24
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	60f8      	str	r0, [r7, #12]
 8007bd8:	60b9      	str	r1, [r7, #8]
 8007bda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007bdc:	2300      	movs	r3, #0
 8007bde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007be6:	2b01      	cmp	r3, #1
 8007be8:	d101      	bne.n	8007bee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007bea:	2302      	movs	r3, #2
 8007bec:	e0ae      	b.n	8007d4c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2201      	movs	r2, #1
 8007bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2b0c      	cmp	r3, #12
 8007bfa:	f200 809f 	bhi.w	8007d3c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007bfe:	a201      	add	r2, pc, #4	@ (adr r2, 8007c04 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c04:	08007c39 	.word	0x08007c39
 8007c08:	08007d3d 	.word	0x08007d3d
 8007c0c:	08007d3d 	.word	0x08007d3d
 8007c10:	08007d3d 	.word	0x08007d3d
 8007c14:	08007c79 	.word	0x08007c79
 8007c18:	08007d3d 	.word	0x08007d3d
 8007c1c:	08007d3d 	.word	0x08007d3d
 8007c20:	08007d3d 	.word	0x08007d3d
 8007c24:	08007cbb 	.word	0x08007cbb
 8007c28:	08007d3d 	.word	0x08007d3d
 8007c2c:	08007d3d 	.word	0x08007d3d
 8007c30:	08007d3d 	.word	0x08007d3d
 8007c34:	08007cfb 	.word	0x08007cfb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	68b9      	ldr	r1, [r7, #8]
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f000 fa38 	bl	80080b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	699a      	ldr	r2, [r3, #24]
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f042 0208 	orr.w	r2, r2, #8
 8007c52:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	699a      	ldr	r2, [r3, #24]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f022 0204 	bic.w	r2, r2, #4
 8007c62:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	6999      	ldr	r1, [r3, #24]
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	691a      	ldr	r2, [r3, #16]
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	430a      	orrs	r2, r1
 8007c74:	619a      	str	r2, [r3, #24]
      break;
 8007c76:	e064      	b.n	8007d42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	68b9      	ldr	r1, [r7, #8]
 8007c7e:	4618      	mov	r0, r3
 8007c80:	f000 fa7e 	bl	8008180 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	699a      	ldr	r2, [r3, #24]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	699a      	ldr	r2, [r3, #24]
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ca2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	6999      	ldr	r1, [r3, #24]
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	691b      	ldr	r3, [r3, #16]
 8007cae:	021a      	lsls	r2, r3, #8
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	430a      	orrs	r2, r1
 8007cb6:	619a      	str	r2, [r3, #24]
      break;
 8007cb8:	e043      	b.n	8007d42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	68b9      	ldr	r1, [r7, #8]
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f000 fac9 	bl	8008258 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	69da      	ldr	r2, [r3, #28]
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f042 0208 	orr.w	r2, r2, #8
 8007cd4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	69da      	ldr	r2, [r3, #28]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f022 0204 	bic.w	r2, r2, #4
 8007ce4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	69d9      	ldr	r1, [r3, #28]
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	691a      	ldr	r2, [r3, #16]
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	430a      	orrs	r2, r1
 8007cf6:	61da      	str	r2, [r3, #28]
      break;
 8007cf8:	e023      	b.n	8007d42 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	68b9      	ldr	r1, [r7, #8]
 8007d00:	4618      	mov	r0, r3
 8007d02:	f000 fb13 	bl	800832c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	69da      	ldr	r2, [r3, #28]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	69da      	ldr	r2, [r3, #28]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	69d9      	ldr	r1, [r3, #28]
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	691b      	ldr	r3, [r3, #16]
 8007d30:	021a      	lsls	r2, r3, #8
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	430a      	orrs	r2, r1
 8007d38:	61da      	str	r2, [r3, #28]
      break;
 8007d3a:	e002      	b.n	8007d42 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	75fb      	strb	r3, [r7, #23]
      break;
 8007d40:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007d4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3718      	adds	r7, #24
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b084      	sub	sp, #16
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	d101      	bne.n	8007d70 <HAL_TIM_ConfigClockSource+0x1c>
 8007d6c:	2302      	movs	r3, #2
 8007d6e:	e0b4      	b.n	8007eda <HAL_TIM_ConfigClockSource+0x186>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2202      	movs	r2, #2
 8007d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007d8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d96:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	68ba      	ldr	r2, [r7, #8]
 8007d9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007da8:	d03e      	beq.n	8007e28 <HAL_TIM_ConfigClockSource+0xd4>
 8007daa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007dae:	f200 8087 	bhi.w	8007ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8007db2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007db6:	f000 8086 	beq.w	8007ec6 <HAL_TIM_ConfigClockSource+0x172>
 8007dba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dbe:	d87f      	bhi.n	8007ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8007dc0:	2b70      	cmp	r3, #112	@ 0x70
 8007dc2:	d01a      	beq.n	8007dfa <HAL_TIM_ConfigClockSource+0xa6>
 8007dc4:	2b70      	cmp	r3, #112	@ 0x70
 8007dc6:	d87b      	bhi.n	8007ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8007dc8:	2b60      	cmp	r3, #96	@ 0x60
 8007dca:	d050      	beq.n	8007e6e <HAL_TIM_ConfigClockSource+0x11a>
 8007dcc:	2b60      	cmp	r3, #96	@ 0x60
 8007dce:	d877      	bhi.n	8007ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8007dd0:	2b50      	cmp	r3, #80	@ 0x50
 8007dd2:	d03c      	beq.n	8007e4e <HAL_TIM_ConfigClockSource+0xfa>
 8007dd4:	2b50      	cmp	r3, #80	@ 0x50
 8007dd6:	d873      	bhi.n	8007ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8007dd8:	2b40      	cmp	r3, #64	@ 0x40
 8007dda:	d058      	beq.n	8007e8e <HAL_TIM_ConfigClockSource+0x13a>
 8007ddc:	2b40      	cmp	r3, #64	@ 0x40
 8007dde:	d86f      	bhi.n	8007ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8007de0:	2b30      	cmp	r3, #48	@ 0x30
 8007de2:	d064      	beq.n	8007eae <HAL_TIM_ConfigClockSource+0x15a>
 8007de4:	2b30      	cmp	r3, #48	@ 0x30
 8007de6:	d86b      	bhi.n	8007ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8007de8:	2b20      	cmp	r3, #32
 8007dea:	d060      	beq.n	8007eae <HAL_TIM_ConfigClockSource+0x15a>
 8007dec:	2b20      	cmp	r3, #32
 8007dee:	d867      	bhi.n	8007ec0 <HAL_TIM_ConfigClockSource+0x16c>
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d05c      	beq.n	8007eae <HAL_TIM_ConfigClockSource+0x15a>
 8007df4:	2b10      	cmp	r3, #16
 8007df6:	d05a      	beq.n	8007eae <HAL_TIM_ConfigClockSource+0x15a>
 8007df8:	e062      	b.n	8007ec0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007e0a:	f000 fc77 	bl	80086fc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007e16:	68bb      	ldr	r3, [r7, #8]
 8007e18:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007e1c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	68ba      	ldr	r2, [r7, #8]
 8007e24:	609a      	str	r2, [r3, #8]
      break;
 8007e26:	e04f      	b.n	8007ec8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007e38:	f000 fc60 	bl	80086fc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	689a      	ldr	r2, [r3, #8]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007e4a:	609a      	str	r2, [r3, #8]
      break;
 8007e4c:	e03c      	b.n	8007ec8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	f000 fb1e 	bl	800849c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	2150      	movs	r1, #80	@ 0x50
 8007e66:	4618      	mov	r0, r3
 8007e68:	f000 fc2d 	bl	80086c6 <TIM_ITRx_SetConfig>
      break;
 8007e6c:	e02c      	b.n	8007ec8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e7a:	461a      	mov	r2, r3
 8007e7c:	f000 fb7a 	bl	8008574 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	2160      	movs	r1, #96	@ 0x60
 8007e86:	4618      	mov	r0, r3
 8007e88:	f000 fc1d 	bl	80086c6 <TIM_ITRx_SetConfig>
      break;
 8007e8c:	e01c      	b.n	8007ec8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	f000 fafe 	bl	800849c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	2140      	movs	r1, #64	@ 0x40
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	f000 fc0d 	bl	80086c6 <TIM_ITRx_SetConfig>
      break;
 8007eac:	e00c      	b.n	8007ec8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681a      	ldr	r2, [r3, #0]
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4619      	mov	r1, r3
 8007eb8:	4610      	mov	r0, r2
 8007eba:	f000 fc04 	bl	80086c6 <TIM_ITRx_SetConfig>
      break;
 8007ebe:	e003      	b.n	8007ec8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ec4:	e000      	b.n	8007ec8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007ec6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2201      	movs	r2, #1
 8007ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3710      	adds	r7, #16
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
	...

08007ee4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b085      	sub	sp, #20
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	2b0c      	cmp	r3, #12
 8007ef6:	d831      	bhi.n	8007f5c <HAL_TIM_ReadCapturedValue+0x78>
 8007ef8:	a201      	add	r2, pc, #4	@ (adr r2, 8007f00 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007efa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007efe:	bf00      	nop
 8007f00:	08007f35 	.word	0x08007f35
 8007f04:	08007f5d 	.word	0x08007f5d
 8007f08:	08007f5d 	.word	0x08007f5d
 8007f0c:	08007f5d 	.word	0x08007f5d
 8007f10:	08007f3f 	.word	0x08007f3f
 8007f14:	08007f5d 	.word	0x08007f5d
 8007f18:	08007f5d 	.word	0x08007f5d
 8007f1c:	08007f5d 	.word	0x08007f5d
 8007f20:	08007f49 	.word	0x08007f49
 8007f24:	08007f5d 	.word	0x08007f5d
 8007f28:	08007f5d 	.word	0x08007f5d
 8007f2c:	08007f5d 	.word	0x08007f5d
 8007f30:	08007f53 	.word	0x08007f53
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f3a:	60fb      	str	r3, [r7, #12]

      break;
 8007f3c:	e00f      	b.n	8007f5e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f44:	60fb      	str	r3, [r7, #12]

      break;
 8007f46:	e00a      	b.n	8007f5e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f4e:	60fb      	str	r3, [r7, #12]

      break;
 8007f50:	e005      	b.n	8007f5e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f58:	60fb      	str	r3, [r7, #12]

      break;
 8007f5a:	e000      	b.n	8007f5e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007f5c:	bf00      	nop
  }

  return tmpreg;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3714      	adds	r7, #20
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr

08007f6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007f74:	bf00      	nop
 8007f76:	370c      	adds	r7, #12
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr

08007f80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007f88:	bf00      	nop
 8007f8a:	370c      	adds	r7, #12
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f92:	4770      	bx	lr

08007f94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b083      	sub	sp, #12
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007f9c:	bf00      	nop
 8007f9e:	370c      	adds	r7, #12
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr

08007fa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b085      	sub	sp, #20
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
 8007fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	4a37      	ldr	r2, [pc, #220]	@ (8008098 <TIM_Base_SetConfig+0xf0>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d00f      	beq.n	8007fe0 <TIM_Base_SetConfig+0x38>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fc6:	d00b      	beq.n	8007fe0 <TIM_Base_SetConfig+0x38>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	4a34      	ldr	r2, [pc, #208]	@ (800809c <TIM_Base_SetConfig+0xf4>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d007      	beq.n	8007fe0 <TIM_Base_SetConfig+0x38>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	4a33      	ldr	r2, [pc, #204]	@ (80080a0 <TIM_Base_SetConfig+0xf8>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d003      	beq.n	8007fe0 <TIM_Base_SetConfig+0x38>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	4a32      	ldr	r2, [pc, #200]	@ (80080a4 <TIM_Base_SetConfig+0xfc>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d108      	bne.n	8007ff2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fe6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	685b      	ldr	r3, [r3, #4]
 8007fec:	68fa      	ldr	r2, [r7, #12]
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	4a28      	ldr	r2, [pc, #160]	@ (8008098 <TIM_Base_SetConfig+0xf0>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d01b      	beq.n	8008032 <TIM_Base_SetConfig+0x8a>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008000:	d017      	beq.n	8008032 <TIM_Base_SetConfig+0x8a>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	4a25      	ldr	r2, [pc, #148]	@ (800809c <TIM_Base_SetConfig+0xf4>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d013      	beq.n	8008032 <TIM_Base_SetConfig+0x8a>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	4a24      	ldr	r2, [pc, #144]	@ (80080a0 <TIM_Base_SetConfig+0xf8>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d00f      	beq.n	8008032 <TIM_Base_SetConfig+0x8a>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	4a23      	ldr	r2, [pc, #140]	@ (80080a4 <TIM_Base_SetConfig+0xfc>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d00b      	beq.n	8008032 <TIM_Base_SetConfig+0x8a>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	4a22      	ldr	r2, [pc, #136]	@ (80080a8 <TIM_Base_SetConfig+0x100>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d007      	beq.n	8008032 <TIM_Base_SetConfig+0x8a>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	4a21      	ldr	r2, [pc, #132]	@ (80080ac <TIM_Base_SetConfig+0x104>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d003      	beq.n	8008032 <TIM_Base_SetConfig+0x8a>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	4a20      	ldr	r2, [pc, #128]	@ (80080b0 <TIM_Base_SetConfig+0x108>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d108      	bne.n	8008044 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008038:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	68db      	ldr	r3, [r3, #12]
 800803e:	68fa      	ldr	r2, [r7, #12]
 8008040:	4313      	orrs	r3, r2
 8008042:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	695b      	ldr	r3, [r3, #20]
 800804e:	4313      	orrs	r3, r2
 8008050:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	689a      	ldr	r2, [r3, #8]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	681a      	ldr	r2, [r3, #0]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	4a0c      	ldr	r2, [pc, #48]	@ (8008098 <TIM_Base_SetConfig+0xf0>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d103      	bne.n	8008072 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	691a      	ldr	r2, [r3, #16]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f043 0204 	orr.w	r2, r3, #4
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2201      	movs	r2, #1
 8008082:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	68fa      	ldr	r2, [r7, #12]
 8008088:	601a      	str	r2, [r3, #0]
}
 800808a:	bf00      	nop
 800808c:	3714      	adds	r7, #20
 800808e:	46bd      	mov	sp, r7
 8008090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008094:	4770      	bx	lr
 8008096:	bf00      	nop
 8008098:	40010000 	.word	0x40010000
 800809c:	40000400 	.word	0x40000400
 80080a0:	40000800 	.word	0x40000800
 80080a4:	40000c00 	.word	0x40000c00
 80080a8:	40014000 	.word	0x40014000
 80080ac:	40014400 	.word	0x40014400
 80080b0:	40014800 	.word	0x40014800

080080b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b087      	sub	sp, #28
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6a1b      	ldr	r3, [r3, #32]
 80080c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6a1b      	ldr	r3, [r3, #32]
 80080c8:	f023 0201 	bic.w	r2, r3, #1
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	699b      	ldr	r3, [r3, #24]
 80080da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f023 0303 	bic.w	r3, r3, #3
 80080ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	68fa      	ldr	r2, [r7, #12]
 80080f2:	4313      	orrs	r3, r2
 80080f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	f023 0302 	bic.w	r3, r3, #2
 80080fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	689b      	ldr	r3, [r3, #8]
 8008102:	697a      	ldr	r2, [r7, #20]
 8008104:	4313      	orrs	r3, r2
 8008106:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	4a1c      	ldr	r2, [pc, #112]	@ (800817c <TIM_OC1_SetConfig+0xc8>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d10c      	bne.n	800812a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	f023 0308 	bic.w	r3, r3, #8
 8008116:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	68db      	ldr	r3, [r3, #12]
 800811c:	697a      	ldr	r2, [r7, #20]
 800811e:	4313      	orrs	r3, r2
 8008120:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	f023 0304 	bic.w	r3, r3, #4
 8008128:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	4a13      	ldr	r2, [pc, #76]	@ (800817c <TIM_OC1_SetConfig+0xc8>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d111      	bne.n	8008156 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008138:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008140:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	695b      	ldr	r3, [r3, #20]
 8008146:	693a      	ldr	r2, [r7, #16]
 8008148:	4313      	orrs	r3, r2
 800814a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	699b      	ldr	r3, [r3, #24]
 8008150:	693a      	ldr	r2, [r7, #16]
 8008152:	4313      	orrs	r3, r2
 8008154:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	693a      	ldr	r2, [r7, #16]
 800815a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	685a      	ldr	r2, [r3, #4]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	697a      	ldr	r2, [r7, #20]
 800816e:	621a      	str	r2, [r3, #32]
}
 8008170:	bf00      	nop
 8008172:	371c      	adds	r7, #28
 8008174:	46bd      	mov	sp, r7
 8008176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817a:	4770      	bx	lr
 800817c:	40010000 	.word	0x40010000

08008180 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008180:	b480      	push	{r7}
 8008182:	b087      	sub	sp, #28
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
 8008188:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6a1b      	ldr	r3, [r3, #32]
 800818e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	6a1b      	ldr	r3, [r3, #32]
 8008194:	f023 0210 	bic.w	r2, r3, #16
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	699b      	ldr	r3, [r3, #24]
 80081a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	021b      	lsls	r3, r3, #8
 80081be:	68fa      	ldr	r2, [r7, #12]
 80081c0:	4313      	orrs	r3, r2
 80081c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	f023 0320 	bic.w	r3, r3, #32
 80081ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	689b      	ldr	r3, [r3, #8]
 80081d0:	011b      	lsls	r3, r3, #4
 80081d2:	697a      	ldr	r2, [r7, #20]
 80081d4:	4313      	orrs	r3, r2
 80081d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	4a1e      	ldr	r2, [pc, #120]	@ (8008254 <TIM_OC2_SetConfig+0xd4>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d10d      	bne.n	80081fc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80081e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	68db      	ldr	r3, [r3, #12]
 80081ec:	011b      	lsls	r3, r3, #4
 80081ee:	697a      	ldr	r2, [r7, #20]
 80081f0:	4313      	orrs	r3, r2
 80081f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081fa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	4a15      	ldr	r2, [pc, #84]	@ (8008254 <TIM_OC2_SetConfig+0xd4>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d113      	bne.n	800822c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800820a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008212:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	695b      	ldr	r3, [r3, #20]
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	693a      	ldr	r2, [r7, #16]
 800821c:	4313      	orrs	r3, r2
 800821e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	699b      	ldr	r3, [r3, #24]
 8008224:	009b      	lsls	r3, r3, #2
 8008226:	693a      	ldr	r2, [r7, #16]
 8008228:	4313      	orrs	r3, r2
 800822a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	693a      	ldr	r2, [r7, #16]
 8008230:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	68fa      	ldr	r2, [r7, #12]
 8008236:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	685a      	ldr	r2, [r3, #4]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	697a      	ldr	r2, [r7, #20]
 8008244:	621a      	str	r2, [r3, #32]
}
 8008246:	bf00      	nop
 8008248:	371c      	adds	r7, #28
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr
 8008252:	bf00      	nop
 8008254:	40010000 	.word	0x40010000

08008258 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008258:	b480      	push	{r7}
 800825a:	b087      	sub	sp, #28
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
 8008260:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6a1b      	ldr	r3, [r3, #32]
 8008266:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6a1b      	ldr	r3, [r3, #32]
 800826c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	69db      	ldr	r3, [r3, #28]
 800827e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008286:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	f023 0303 	bic.w	r3, r3, #3
 800828e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	68fa      	ldr	r2, [r7, #12]
 8008296:	4313      	orrs	r3, r2
 8008298:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80082a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	689b      	ldr	r3, [r3, #8]
 80082a6:	021b      	lsls	r3, r3, #8
 80082a8:	697a      	ldr	r2, [r7, #20]
 80082aa:	4313      	orrs	r3, r2
 80082ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	4a1d      	ldr	r2, [pc, #116]	@ (8008328 <TIM_OC3_SetConfig+0xd0>)
 80082b2:	4293      	cmp	r3, r2
 80082b4:	d10d      	bne.n	80082d2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80082bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	68db      	ldr	r3, [r3, #12]
 80082c2:	021b      	lsls	r3, r3, #8
 80082c4:	697a      	ldr	r2, [r7, #20]
 80082c6:	4313      	orrs	r3, r2
 80082c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80082d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	4a14      	ldr	r2, [pc, #80]	@ (8008328 <TIM_OC3_SetConfig+0xd0>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d113      	bne.n	8008302 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80082e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80082e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	695b      	ldr	r3, [r3, #20]
 80082ee:	011b      	lsls	r3, r3, #4
 80082f0:	693a      	ldr	r2, [r7, #16]
 80082f2:	4313      	orrs	r3, r2
 80082f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	699b      	ldr	r3, [r3, #24]
 80082fa:	011b      	lsls	r3, r3, #4
 80082fc:	693a      	ldr	r2, [r7, #16]
 80082fe:	4313      	orrs	r3, r2
 8008300:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	693a      	ldr	r2, [r7, #16]
 8008306:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	68fa      	ldr	r2, [r7, #12]
 800830c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	685a      	ldr	r2, [r3, #4]
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	697a      	ldr	r2, [r7, #20]
 800831a:	621a      	str	r2, [r3, #32]
}
 800831c:	bf00      	nop
 800831e:	371c      	adds	r7, #28
 8008320:	46bd      	mov	sp, r7
 8008322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008326:	4770      	bx	lr
 8008328:	40010000 	.word	0x40010000

0800832c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800832c:	b480      	push	{r7}
 800832e:	b087      	sub	sp, #28
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
 8008334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6a1b      	ldr	r3, [r3, #32]
 800833a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6a1b      	ldr	r3, [r3, #32]
 8008340:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	685b      	ldr	r3, [r3, #4]
 800834c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	69db      	ldr	r3, [r3, #28]
 8008352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800835a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008362:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	021b      	lsls	r3, r3, #8
 800836a:	68fa      	ldr	r2, [r7, #12]
 800836c:	4313      	orrs	r3, r2
 800836e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008376:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	689b      	ldr	r3, [r3, #8]
 800837c:	031b      	lsls	r3, r3, #12
 800837e:	693a      	ldr	r2, [r7, #16]
 8008380:	4313      	orrs	r3, r2
 8008382:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	4a10      	ldr	r2, [pc, #64]	@ (80083c8 <TIM_OC4_SetConfig+0x9c>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d109      	bne.n	80083a0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008392:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	695b      	ldr	r3, [r3, #20]
 8008398:	019b      	lsls	r3, r3, #6
 800839a:	697a      	ldr	r2, [r7, #20]
 800839c:	4313      	orrs	r3, r2
 800839e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	697a      	ldr	r2, [r7, #20]
 80083a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	68fa      	ldr	r2, [r7, #12]
 80083aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	685a      	ldr	r2, [r3, #4]
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	693a      	ldr	r2, [r7, #16]
 80083b8:	621a      	str	r2, [r3, #32]
}
 80083ba:	bf00      	nop
 80083bc:	371c      	adds	r7, #28
 80083be:	46bd      	mov	sp, r7
 80083c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c4:	4770      	bx	lr
 80083c6:	bf00      	nop
 80083c8:	40010000 	.word	0x40010000

080083cc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b087      	sub	sp, #28
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	60f8      	str	r0, [r7, #12]
 80083d4:	60b9      	str	r1, [r7, #8]
 80083d6:	607a      	str	r2, [r7, #4]
 80083d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	6a1b      	ldr	r3, [r3, #32]
 80083de:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	6a1b      	ldr	r3, [r3, #32]
 80083e4:	f023 0201 	bic.w	r2, r3, #1
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	699b      	ldr	r3, [r3, #24]
 80083f0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	4a24      	ldr	r2, [pc, #144]	@ (8008488 <TIM_TI1_SetConfig+0xbc>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d013      	beq.n	8008422 <TIM_TI1_SetConfig+0x56>
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008400:	d00f      	beq.n	8008422 <TIM_TI1_SetConfig+0x56>
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	4a21      	ldr	r2, [pc, #132]	@ (800848c <TIM_TI1_SetConfig+0xc0>)
 8008406:	4293      	cmp	r3, r2
 8008408:	d00b      	beq.n	8008422 <TIM_TI1_SetConfig+0x56>
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	4a20      	ldr	r2, [pc, #128]	@ (8008490 <TIM_TI1_SetConfig+0xc4>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d007      	beq.n	8008422 <TIM_TI1_SetConfig+0x56>
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	4a1f      	ldr	r2, [pc, #124]	@ (8008494 <TIM_TI1_SetConfig+0xc8>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d003      	beq.n	8008422 <TIM_TI1_SetConfig+0x56>
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	4a1e      	ldr	r2, [pc, #120]	@ (8008498 <TIM_TI1_SetConfig+0xcc>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d101      	bne.n	8008426 <TIM_TI1_SetConfig+0x5a>
 8008422:	2301      	movs	r3, #1
 8008424:	e000      	b.n	8008428 <TIM_TI1_SetConfig+0x5c>
 8008426:	2300      	movs	r3, #0
 8008428:	2b00      	cmp	r3, #0
 800842a:	d008      	beq.n	800843e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800842c:	697b      	ldr	r3, [r7, #20]
 800842e:	f023 0303 	bic.w	r3, r3, #3
 8008432:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008434:	697a      	ldr	r2, [r7, #20]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4313      	orrs	r3, r2
 800843a:	617b      	str	r3, [r7, #20]
 800843c:	e003      	b.n	8008446 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800843e:	697b      	ldr	r3, [r7, #20]
 8008440:	f043 0301 	orr.w	r3, r3, #1
 8008444:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008446:	697b      	ldr	r3, [r7, #20]
 8008448:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800844c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	011b      	lsls	r3, r3, #4
 8008452:	b2db      	uxtb	r3, r3
 8008454:	697a      	ldr	r2, [r7, #20]
 8008456:	4313      	orrs	r3, r2
 8008458:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	f023 030a 	bic.w	r3, r3, #10
 8008460:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	f003 030a 	and.w	r3, r3, #10
 8008468:	693a      	ldr	r2, [r7, #16]
 800846a:	4313      	orrs	r3, r2
 800846c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	697a      	ldr	r2, [r7, #20]
 8008472:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	693a      	ldr	r2, [r7, #16]
 8008478:	621a      	str	r2, [r3, #32]
}
 800847a:	bf00      	nop
 800847c:	371c      	adds	r7, #28
 800847e:	46bd      	mov	sp, r7
 8008480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008484:	4770      	bx	lr
 8008486:	bf00      	nop
 8008488:	40010000 	.word	0x40010000
 800848c:	40000400 	.word	0x40000400
 8008490:	40000800 	.word	0x40000800
 8008494:	40000c00 	.word	0x40000c00
 8008498:	40014000 	.word	0x40014000

0800849c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800849c:	b480      	push	{r7}
 800849e:	b087      	sub	sp, #28
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	60f8      	str	r0, [r7, #12]
 80084a4:	60b9      	str	r1, [r7, #8]
 80084a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	6a1b      	ldr	r3, [r3, #32]
 80084ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	6a1b      	ldr	r3, [r3, #32]
 80084b2:	f023 0201 	bic.w	r2, r3, #1
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	699b      	ldr	r3, [r3, #24]
 80084be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80084c0:	693b      	ldr	r3, [r7, #16]
 80084c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80084c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	011b      	lsls	r3, r3, #4
 80084cc:	693a      	ldr	r2, [r7, #16]
 80084ce:	4313      	orrs	r3, r2
 80084d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	f023 030a 	bic.w	r3, r3, #10
 80084d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80084da:	697a      	ldr	r2, [r7, #20]
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	4313      	orrs	r3, r2
 80084e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	693a      	ldr	r2, [r7, #16]
 80084e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	697a      	ldr	r2, [r7, #20]
 80084ec:	621a      	str	r2, [r3, #32]
}
 80084ee:	bf00      	nop
 80084f0:	371c      	adds	r7, #28
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr

080084fa <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80084fa:	b480      	push	{r7}
 80084fc:	b087      	sub	sp, #28
 80084fe:	af00      	add	r7, sp, #0
 8008500:	60f8      	str	r0, [r7, #12]
 8008502:	60b9      	str	r1, [r7, #8]
 8008504:	607a      	str	r2, [r7, #4]
 8008506:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	6a1b      	ldr	r3, [r3, #32]
 800850c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	6a1b      	ldr	r3, [r3, #32]
 8008512:	f023 0210 	bic.w	r2, r3, #16
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	699b      	ldr	r3, [r3, #24]
 800851e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008526:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	021b      	lsls	r3, r3, #8
 800852c:	693a      	ldr	r2, [r7, #16]
 800852e:	4313      	orrs	r3, r2
 8008530:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008538:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	031b      	lsls	r3, r3, #12
 800853e:	b29b      	uxth	r3, r3
 8008540:	693a      	ldr	r2, [r7, #16]
 8008542:	4313      	orrs	r3, r2
 8008544:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800854c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800854e:	68bb      	ldr	r3, [r7, #8]
 8008550:	011b      	lsls	r3, r3, #4
 8008552:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008556:	697a      	ldr	r2, [r7, #20]
 8008558:	4313      	orrs	r3, r2
 800855a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	693a      	ldr	r2, [r7, #16]
 8008560:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	697a      	ldr	r2, [r7, #20]
 8008566:	621a      	str	r2, [r3, #32]
}
 8008568:	bf00      	nop
 800856a:	371c      	adds	r7, #28
 800856c:	46bd      	mov	sp, r7
 800856e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008572:	4770      	bx	lr

08008574 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008574:	b480      	push	{r7}
 8008576:	b087      	sub	sp, #28
 8008578:	af00      	add	r7, sp, #0
 800857a:	60f8      	str	r0, [r7, #12]
 800857c:	60b9      	str	r1, [r7, #8]
 800857e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	6a1b      	ldr	r3, [r3, #32]
 8008584:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	6a1b      	ldr	r3, [r3, #32]
 800858a:	f023 0210 	bic.w	r2, r3, #16
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	699b      	ldr	r3, [r3, #24]
 8008596:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800859e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	031b      	lsls	r3, r3, #12
 80085a4:	693a      	ldr	r2, [r7, #16]
 80085a6:	4313      	orrs	r3, r2
 80085a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80085aa:	697b      	ldr	r3, [r7, #20]
 80085ac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80085b0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	011b      	lsls	r3, r3, #4
 80085b6:	697a      	ldr	r2, [r7, #20]
 80085b8:	4313      	orrs	r3, r2
 80085ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	693a      	ldr	r2, [r7, #16]
 80085c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	697a      	ldr	r2, [r7, #20]
 80085c6:	621a      	str	r2, [r3, #32]
}
 80085c8:	bf00      	nop
 80085ca:	371c      	adds	r7, #28
 80085cc:	46bd      	mov	sp, r7
 80085ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d2:	4770      	bx	lr

080085d4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80085d4:	b480      	push	{r7}
 80085d6:	b087      	sub	sp, #28
 80085d8:	af00      	add	r7, sp, #0
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	60b9      	str	r1, [r7, #8]
 80085de:	607a      	str	r2, [r7, #4]
 80085e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	6a1b      	ldr	r3, [r3, #32]
 80085e6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	6a1b      	ldr	r3, [r3, #32]
 80085ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	69db      	ldr	r3, [r3, #28]
 80085f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	f023 0303 	bic.w	r3, r3, #3
 8008600:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008602:	693a      	ldr	r2, [r7, #16]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	4313      	orrs	r3, r2
 8008608:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008610:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	011b      	lsls	r3, r3, #4
 8008616:	b2db      	uxtb	r3, r3
 8008618:	693a      	ldr	r2, [r7, #16]
 800861a:	4313      	orrs	r3, r2
 800861c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800861e:	697b      	ldr	r3, [r7, #20]
 8008620:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008624:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	021b      	lsls	r3, r3, #8
 800862a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800862e:	697a      	ldr	r2, [r7, #20]
 8008630:	4313      	orrs	r3, r2
 8008632:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	693a      	ldr	r2, [r7, #16]
 8008638:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	697a      	ldr	r2, [r7, #20]
 800863e:	621a      	str	r2, [r3, #32]
}
 8008640:	bf00      	nop
 8008642:	371c      	adds	r7, #28
 8008644:	46bd      	mov	sp, r7
 8008646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864a:	4770      	bx	lr

0800864c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800864c:	b480      	push	{r7}
 800864e:	b087      	sub	sp, #28
 8008650:	af00      	add	r7, sp, #0
 8008652:	60f8      	str	r0, [r7, #12]
 8008654:	60b9      	str	r1, [r7, #8]
 8008656:	607a      	str	r2, [r7, #4]
 8008658:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	6a1b      	ldr	r3, [r3, #32]
 800865e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	6a1b      	ldr	r3, [r3, #32]
 8008664:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	69db      	ldr	r3, [r3, #28]
 8008670:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008678:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	021b      	lsls	r3, r3, #8
 800867e:	693a      	ldr	r2, [r7, #16]
 8008680:	4313      	orrs	r3, r2
 8008682:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800868a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800868c:	683b      	ldr	r3, [r7, #0]
 800868e:	031b      	lsls	r3, r3, #12
 8008690:	b29b      	uxth	r3, r3
 8008692:	693a      	ldr	r2, [r7, #16]
 8008694:	4313      	orrs	r3, r2
 8008696:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800869e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	031b      	lsls	r3, r3, #12
 80086a4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80086a8:	697a      	ldr	r2, [r7, #20]
 80086aa:	4313      	orrs	r3, r2
 80086ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	693a      	ldr	r2, [r7, #16]
 80086b2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	697a      	ldr	r2, [r7, #20]
 80086b8:	621a      	str	r2, [r3, #32]
}
 80086ba:	bf00      	nop
 80086bc:	371c      	adds	r7, #28
 80086be:	46bd      	mov	sp, r7
 80086c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c4:	4770      	bx	lr

080086c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80086c6:	b480      	push	{r7}
 80086c8:	b085      	sub	sp, #20
 80086ca:	af00      	add	r7, sp, #0
 80086cc:	6078      	str	r0, [r7, #4]
 80086ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	689b      	ldr	r3, [r3, #8]
 80086d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80086de:	683a      	ldr	r2, [r7, #0]
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	4313      	orrs	r3, r2
 80086e4:	f043 0307 	orr.w	r3, r3, #7
 80086e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	68fa      	ldr	r2, [r7, #12]
 80086ee:	609a      	str	r2, [r3, #8]
}
 80086f0:	bf00      	nop
 80086f2:	3714      	adds	r7, #20
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr

080086fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b087      	sub	sp, #28
 8008700:	af00      	add	r7, sp, #0
 8008702:	60f8      	str	r0, [r7, #12]
 8008704:	60b9      	str	r1, [r7, #8]
 8008706:	607a      	str	r2, [r7, #4]
 8008708:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	689b      	ldr	r3, [r3, #8]
 800870e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008710:	697b      	ldr	r3, [r7, #20]
 8008712:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008716:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	021a      	lsls	r2, r3, #8
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	431a      	orrs	r2, r3
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	4313      	orrs	r3, r2
 8008724:	697a      	ldr	r2, [r7, #20]
 8008726:	4313      	orrs	r3, r2
 8008728:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	697a      	ldr	r2, [r7, #20]
 800872e:	609a      	str	r2, [r3, #8]
}
 8008730:	bf00      	nop
 8008732:	371c      	adds	r7, #28
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr

0800873c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800873c:	b480      	push	{r7}
 800873e:	b087      	sub	sp, #28
 8008740:	af00      	add	r7, sp, #0
 8008742:	60f8      	str	r0, [r7, #12]
 8008744:	60b9      	str	r1, [r7, #8]
 8008746:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	f003 031f 	and.w	r3, r3, #31
 800874e:	2201      	movs	r2, #1
 8008750:	fa02 f303 	lsl.w	r3, r2, r3
 8008754:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	6a1a      	ldr	r2, [r3, #32]
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	43db      	mvns	r3, r3
 800875e:	401a      	ands	r2, r3
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	6a1a      	ldr	r2, [r3, #32]
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	f003 031f 	and.w	r3, r3, #31
 800876e:	6879      	ldr	r1, [r7, #4]
 8008770:	fa01 f303 	lsl.w	r3, r1, r3
 8008774:	431a      	orrs	r2, r3
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	621a      	str	r2, [r3, #32]
}
 800877a:	bf00      	nop
 800877c:	371c      	adds	r7, #28
 800877e:	46bd      	mov	sp, r7
 8008780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008784:	4770      	bx	lr
	...

08008788 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008788:	b480      	push	{r7}
 800878a:	b085      	sub	sp, #20
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008798:	2b01      	cmp	r3, #1
 800879a:	d101      	bne.n	80087a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800879c:	2302      	movs	r3, #2
 800879e:	e050      	b.n	8008842 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2201      	movs	r2, #1
 80087a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2202      	movs	r2, #2
 80087ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	689b      	ldr	r3, [r3, #8]
 80087be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	68fa      	ldr	r2, [r7, #12]
 80087ce:	4313      	orrs	r3, r2
 80087d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	68fa      	ldr	r2, [r7, #12]
 80087d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4a1c      	ldr	r2, [pc, #112]	@ (8008850 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d018      	beq.n	8008816 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087ec:	d013      	beq.n	8008816 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	4a18      	ldr	r2, [pc, #96]	@ (8008854 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d00e      	beq.n	8008816 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a16      	ldr	r2, [pc, #88]	@ (8008858 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d009      	beq.n	8008816 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a15      	ldr	r2, [pc, #84]	@ (800885c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d004      	beq.n	8008816 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a13      	ldr	r2, [pc, #76]	@ (8008860 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d10c      	bne.n	8008830 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800881c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	68ba      	ldr	r2, [r7, #8]
 8008824:	4313      	orrs	r3, r2
 8008826:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	68ba      	ldr	r2, [r7, #8]
 800882e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2201      	movs	r2, #1
 8008834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2200      	movs	r2, #0
 800883c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008840:	2300      	movs	r3, #0
}
 8008842:	4618      	mov	r0, r3
 8008844:	3714      	adds	r7, #20
 8008846:	46bd      	mov	sp, r7
 8008848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884c:	4770      	bx	lr
 800884e:	bf00      	nop
 8008850:	40010000 	.word	0x40010000
 8008854:	40000400 	.word	0x40000400
 8008858:	40000800 	.word	0x40000800
 800885c:	40000c00 	.word	0x40000c00
 8008860:	40014000 	.word	0x40014000

08008864 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008864:	b480      	push	{r7}
 8008866:	b085      	sub	sp, #20
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
 800886c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800886e:	2300      	movs	r3, #0
 8008870:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008878:	2b01      	cmp	r3, #1
 800887a:	d101      	bne.n	8008880 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800887c:	2302      	movs	r3, #2
 800887e:	e03d      	b.n	80088fc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2201      	movs	r2, #1
 8008884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	68db      	ldr	r3, [r3, #12]
 8008892:	4313      	orrs	r3, r2
 8008894:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	689b      	ldr	r3, [r3, #8]
 80088a0:	4313      	orrs	r3, r2
 80088a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	685b      	ldr	r3, [r3, #4]
 80088ae:	4313      	orrs	r3, r2
 80088b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4313      	orrs	r3, r2
 80088be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	691b      	ldr	r3, [r3, #16]
 80088ca:	4313      	orrs	r3, r2
 80088cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	695b      	ldr	r3, [r3, #20]
 80088d8:	4313      	orrs	r3, r2
 80088da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	69db      	ldr	r3, [r3, #28]
 80088e6:	4313      	orrs	r3, r2
 80088e8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	68fa      	ldr	r2, [r7, #12]
 80088f0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2200      	movs	r2, #0
 80088f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3714      	adds	r7, #20
 8008900:	46bd      	mov	sp, r7
 8008902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008906:	4770      	bx	lr

08008908 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008908:	b480      	push	{r7}
 800890a:	b083      	sub	sp, #12
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008910:	bf00      	nop
 8008912:	370c      	adds	r7, #12
 8008914:	46bd      	mov	sp, r7
 8008916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891a:	4770      	bx	lr

0800891c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800891c:	b480      	push	{r7}
 800891e:	b083      	sub	sp, #12
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008924:	bf00      	nop
 8008926:	370c      	adds	r7, #12
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr

08008930 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b082      	sub	sp, #8
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d101      	bne.n	8008942 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800893e:	2301      	movs	r3, #1
 8008940:	e042      	b.n	80089c8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008948:	b2db      	uxtb	r3, r3
 800894a:	2b00      	cmp	r3, #0
 800894c:	d106      	bne.n	800895c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2200      	movs	r2, #0
 8008952:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f7fb f9be 	bl	8003cd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2224      	movs	r2, #36	@ 0x24
 8008960:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	68da      	ldr	r2, [r3, #12]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008972:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f001 f871 	bl	8009a5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	691a      	ldr	r2, [r3, #16]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008988:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	695a      	ldr	r2, [r3, #20]
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008998:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	68da      	ldr	r2, [r3, #12]
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80089a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2200      	movs	r2, #0
 80089ae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2220      	movs	r2, #32
 80089b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2220      	movs	r2, #32
 80089bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80089c6:	2300      	movs	r3, #0
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3708      	adds	r7, #8
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b08a      	sub	sp, #40	@ 0x28
 80089d4:	af02      	add	r7, sp, #8
 80089d6:	60f8      	str	r0, [r7, #12]
 80089d8:	60b9      	str	r1, [r7, #8]
 80089da:	603b      	str	r3, [r7, #0]
 80089dc:	4613      	mov	r3, r2
 80089de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80089e0:	2300      	movs	r3, #0
 80089e2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089ea:	b2db      	uxtb	r3, r3
 80089ec:	2b20      	cmp	r3, #32
 80089ee:	d175      	bne.n	8008adc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80089f0:	68bb      	ldr	r3, [r7, #8]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d002      	beq.n	80089fc <HAL_UART_Transmit+0x2c>
 80089f6:	88fb      	ldrh	r3, [r7, #6]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d101      	bne.n	8008a00 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80089fc:	2301      	movs	r3, #1
 80089fe:	e06e      	b.n	8008ade <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	2200      	movs	r2, #0
 8008a04:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2221      	movs	r2, #33	@ 0x21
 8008a0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008a0e:	f7fb fad7 	bl	8003fc0 <HAL_GetTick>
 8008a12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	88fa      	ldrh	r2, [r7, #6]
 8008a18:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	88fa      	ldrh	r2, [r7, #6]
 8008a1e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	689b      	ldr	r3, [r3, #8]
 8008a24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a28:	d108      	bne.n	8008a3c <HAL_UART_Transmit+0x6c>
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	691b      	ldr	r3, [r3, #16]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d104      	bne.n	8008a3c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008a32:	2300      	movs	r3, #0
 8008a34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	61bb      	str	r3, [r7, #24]
 8008a3a:	e003      	b.n	8008a44 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008a40:	2300      	movs	r3, #0
 8008a42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008a44:	e02e      	b.n	8008aa4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	9300      	str	r3, [sp, #0]
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	2180      	movs	r1, #128	@ 0x80
 8008a50:	68f8      	ldr	r0, [r7, #12]
 8008a52:	f000 fd41 	bl	80094d8 <UART_WaitOnFlagUntilTimeout>
 8008a56:	4603      	mov	r3, r0
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d005      	beq.n	8008a68 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	2220      	movs	r2, #32
 8008a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008a64:	2303      	movs	r3, #3
 8008a66:	e03a      	b.n	8008ade <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008a68:	69fb      	ldr	r3, [r7, #28]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d10b      	bne.n	8008a86 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008a6e:	69bb      	ldr	r3, [r7, #24]
 8008a70:	881b      	ldrh	r3, [r3, #0]
 8008a72:	461a      	mov	r2, r3
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008a7c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008a7e:	69bb      	ldr	r3, [r7, #24]
 8008a80:	3302      	adds	r3, #2
 8008a82:	61bb      	str	r3, [r7, #24]
 8008a84:	e007      	b.n	8008a96 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008a86:	69fb      	ldr	r3, [r7, #28]
 8008a88:	781a      	ldrb	r2, [r3, #0]
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008a90:	69fb      	ldr	r3, [r7, #28]
 8008a92:	3301      	adds	r3, #1
 8008a94:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	3b01      	subs	r3, #1
 8008a9e:	b29a      	uxth	r2, r3
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008aa8:	b29b      	uxth	r3, r3
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d1cb      	bne.n	8008a46 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	9300      	str	r3, [sp, #0]
 8008ab2:	697b      	ldr	r3, [r7, #20]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	2140      	movs	r1, #64	@ 0x40
 8008ab8:	68f8      	ldr	r0, [r7, #12]
 8008aba:	f000 fd0d 	bl	80094d8 <UART_WaitOnFlagUntilTimeout>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d005      	beq.n	8008ad0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2220      	movs	r2, #32
 8008ac8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008acc:	2303      	movs	r3, #3
 8008ace:	e006      	b.n	8008ade <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	2220      	movs	r2, #32
 8008ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	e000      	b.n	8008ade <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008adc:	2302      	movs	r3, #2
  }
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3720      	adds	r7, #32
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}

08008ae6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ae6:	b580      	push	{r7, lr}
 8008ae8:	b08a      	sub	sp, #40	@ 0x28
 8008aea:	af02      	add	r7, sp, #8
 8008aec:	60f8      	str	r0, [r7, #12]
 8008aee:	60b9      	str	r1, [r7, #8]
 8008af0:	603b      	str	r3, [r7, #0]
 8008af2:	4613      	mov	r3, r2
 8008af4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008af6:	2300      	movs	r3, #0
 8008af8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008b00:	b2db      	uxtb	r3, r3
 8008b02:	2b20      	cmp	r3, #32
 8008b04:	f040 8081 	bne.w	8008c0a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d002      	beq.n	8008b14 <HAL_UART_Receive+0x2e>
 8008b0e:	88fb      	ldrh	r3, [r7, #6]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d101      	bne.n	8008b18 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008b14:	2301      	movs	r3, #1
 8008b16:	e079      	b.n	8008c0c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2222      	movs	r2, #34	@ 0x22
 8008b22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008b2c:	f7fb fa48 	bl	8003fc0 <HAL_GetTick>
 8008b30:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	88fa      	ldrh	r2, [r7, #6]
 8008b36:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	88fa      	ldrh	r2, [r7, #6]
 8008b3c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	689b      	ldr	r3, [r3, #8]
 8008b42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b46:	d108      	bne.n	8008b5a <HAL_UART_Receive+0x74>
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	691b      	ldr	r3, [r3, #16]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d104      	bne.n	8008b5a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8008b50:	2300      	movs	r3, #0
 8008b52:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	61bb      	str	r3, [r7, #24]
 8008b58:	e003      	b.n	8008b62 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8008b62:	e047      	b.n	8008bf4 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	9300      	str	r3, [sp, #0]
 8008b68:	697b      	ldr	r3, [r7, #20]
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	2120      	movs	r1, #32
 8008b6e:	68f8      	ldr	r0, [r7, #12]
 8008b70:	f000 fcb2 	bl	80094d8 <UART_WaitOnFlagUntilTimeout>
 8008b74:	4603      	mov	r3, r0
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d005      	beq.n	8008b86 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	2220      	movs	r2, #32
 8008b7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8008b82:	2303      	movs	r3, #3
 8008b84:	e042      	b.n	8008c0c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8008b86:	69fb      	ldr	r3, [r7, #28]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d10c      	bne.n	8008ba6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	685b      	ldr	r3, [r3, #4]
 8008b92:	b29b      	uxth	r3, r3
 8008b94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b98:	b29a      	uxth	r2, r3
 8008b9a:	69bb      	ldr	r3, [r7, #24]
 8008b9c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008b9e:	69bb      	ldr	r3, [r7, #24]
 8008ba0:	3302      	adds	r3, #2
 8008ba2:	61bb      	str	r3, [r7, #24]
 8008ba4:	e01f      	b.n	8008be6 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	689b      	ldr	r3, [r3, #8]
 8008baa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bae:	d007      	beq.n	8008bc0 <HAL_UART_Receive+0xda>
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	689b      	ldr	r3, [r3, #8]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d10a      	bne.n	8008bce <HAL_UART_Receive+0xe8>
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	691b      	ldr	r3, [r3, #16]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d106      	bne.n	8008bce <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	685b      	ldr	r3, [r3, #4]
 8008bc6:	b2da      	uxtb	r2, r3
 8008bc8:	69fb      	ldr	r3, [r7, #28]
 8008bca:	701a      	strb	r2, [r3, #0]
 8008bcc:	e008      	b.n	8008be0 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	b2db      	uxtb	r3, r3
 8008bd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008bda:	b2da      	uxtb	r2, r3
 8008bdc:	69fb      	ldr	r3, [r7, #28]
 8008bde:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	3301      	adds	r3, #1
 8008be4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	3b01      	subs	r3, #1
 8008bee:	b29a      	uxth	r2, r3
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008bf8:	b29b      	uxth	r3, r3
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d1b2      	bne.n	8008b64 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2220      	movs	r2, #32
 8008c02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8008c06:	2300      	movs	r3, #0
 8008c08:	e000      	b.n	8008c0c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8008c0a:	2302      	movs	r3, #2
  }
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	3720      	adds	r7, #32
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}

08008c14 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b084      	sub	sp, #16
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	60f8      	str	r0, [r7, #12]
 8008c1c:	60b9      	str	r1, [r7, #8]
 8008c1e:	4613      	mov	r3, r2
 8008c20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008c28:	b2db      	uxtb	r3, r3
 8008c2a:	2b20      	cmp	r3, #32
 8008c2c:	d112      	bne.n	8008c54 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d002      	beq.n	8008c3a <HAL_UART_Receive_DMA+0x26>
 8008c34:	88fb      	ldrh	r3, [r7, #6]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d101      	bne.n	8008c3e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	e00b      	b.n	8008c56 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	2200      	movs	r2, #0
 8008c42:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008c44:	88fb      	ldrh	r3, [r7, #6]
 8008c46:	461a      	mov	r2, r3
 8008c48:	68b9      	ldr	r1, [r7, #8]
 8008c4a:	68f8      	ldr	r0, [r7, #12]
 8008c4c:	f000 fc9e 	bl	800958c <UART_Start_Receive_DMA>
 8008c50:	4603      	mov	r3, r0
 8008c52:	e000      	b.n	8008c56 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008c54:	2302      	movs	r3, #2
  }
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	3710      	adds	r7, #16
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}

08008c5e <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8008c5e:	b580      	push	{r7, lr}
 8008c60:	b090      	sub	sp, #64	@ 0x40
 8008c62:	af00      	add	r7, sp, #0
 8008c64:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008c66:	2300      	movs	r3, #0
 8008c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	695b      	ldr	r3, [r3, #20]
 8008c70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c74:	2b80      	cmp	r3, #128	@ 0x80
 8008c76:	bf0c      	ite	eq
 8008c78:	2301      	moveq	r3, #1
 8008c7a:	2300      	movne	r3, #0
 8008c7c:	b2db      	uxtb	r3, r3
 8008c7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c86:	b2db      	uxtb	r3, r3
 8008c88:	2b21      	cmp	r3, #33	@ 0x21
 8008c8a:	d128      	bne.n	8008cde <HAL_UART_DMAStop+0x80>
 8008c8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d025      	beq.n	8008cde <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	3314      	adds	r3, #20
 8008c98:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c9c:	e853 3f00 	ldrex	r3, [r3]
 8008ca0:	623b      	str	r3, [r7, #32]
   return(result);
 8008ca2:	6a3b      	ldr	r3, [r7, #32]
 8008ca4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ca8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	3314      	adds	r3, #20
 8008cb0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008cb2:	633a      	str	r2, [r7, #48]	@ 0x30
 8008cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008cb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008cba:	e841 2300 	strex	r3, r2, [r1]
 8008cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d1e5      	bne.n	8008c92 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d004      	beq.n	8008cd8 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	f7fb fb68 	bl	80043a8 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8008cd8:	6878      	ldr	r0, [r7, #4]
 8008cda:	f000 fcfd 	bl	80096d8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	695b      	ldr	r3, [r3, #20]
 8008ce4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ce8:	2b40      	cmp	r3, #64	@ 0x40
 8008cea:	bf0c      	ite	eq
 8008cec:	2301      	moveq	r3, #1
 8008cee:	2300      	movne	r3, #0
 8008cf0:	b2db      	uxtb	r3, r3
 8008cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008cfa:	b2db      	uxtb	r3, r3
 8008cfc:	2b22      	cmp	r3, #34	@ 0x22
 8008cfe:	d128      	bne.n	8008d52 <HAL_UART_DMAStop+0xf4>
 8008d00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d025      	beq.n	8008d52 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	3314      	adds	r3, #20
 8008d0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	e853 3f00 	ldrex	r3, [r3]
 8008d14:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	3314      	adds	r3, #20
 8008d24:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008d26:	61fa      	str	r2, [r7, #28]
 8008d28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d2a:	69b9      	ldr	r1, [r7, #24]
 8008d2c:	69fa      	ldr	r2, [r7, #28]
 8008d2e:	e841 2300 	strex	r3, r2, [r1]
 8008d32:	617b      	str	r3, [r7, #20]
   return(result);
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d1e5      	bne.n	8008d06 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d004      	beq.n	8008d4c <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d46:	4618      	mov	r0, r3
 8008d48:	f7fb fb2e 	bl	80043a8 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f000 fceb 	bl	8009728 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008d52:	2300      	movs	r3, #0
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	3740      	adds	r7, #64	@ 0x40
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bd80      	pop	{r7, pc}

08008d5c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	b0ba      	sub	sp, #232	@ 0xe8
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	68db      	ldr	r3, [r3, #12]
 8008d74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	695b      	ldr	r3, [r3, #20]
 8008d7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008d82:	2300      	movs	r3, #0
 8008d84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d92:	f003 030f 	and.w	r3, r3, #15
 8008d96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008d9a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d10f      	bne.n	8008dc2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008da2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008da6:	f003 0320 	and.w	r3, r3, #32
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d009      	beq.n	8008dc2 <HAL_UART_IRQHandler+0x66>
 8008dae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008db2:	f003 0320 	and.w	r3, r3, #32
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d003      	beq.n	8008dc2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f000 fd90 	bl	80098e0 <UART_Receive_IT>
      return;
 8008dc0:	e273      	b.n	80092aa <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008dc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	f000 80de 	beq.w	8008f88 <HAL_UART_IRQHandler+0x22c>
 8008dcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008dd0:	f003 0301 	and.w	r3, r3, #1
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d106      	bne.n	8008de6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008dd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ddc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	f000 80d1 	beq.w	8008f88 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dea:	f003 0301 	and.w	r3, r3, #1
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d00b      	beq.n	8008e0a <HAL_UART_IRQHandler+0xae>
 8008df2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008df6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d005      	beq.n	8008e0a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e02:	f043 0201 	orr.w	r2, r3, #1
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008e0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e0e:	f003 0304 	and.w	r3, r3, #4
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d00b      	beq.n	8008e2e <HAL_UART_IRQHandler+0xd2>
 8008e16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e1a:	f003 0301 	and.w	r3, r3, #1
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d005      	beq.n	8008e2e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e26:	f043 0202 	orr.w	r2, r3, #2
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e32:	f003 0302 	and.w	r3, r3, #2
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d00b      	beq.n	8008e52 <HAL_UART_IRQHandler+0xf6>
 8008e3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e3e:	f003 0301 	and.w	r3, r3, #1
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d005      	beq.n	8008e52 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e4a:	f043 0204 	orr.w	r2, r3, #4
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008e52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e56:	f003 0308 	and.w	r3, r3, #8
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d011      	beq.n	8008e82 <HAL_UART_IRQHandler+0x126>
 8008e5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e62:	f003 0320 	and.w	r3, r3, #32
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d105      	bne.n	8008e76 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008e6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e6e:	f003 0301 	and.w	r3, r3, #1
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d005      	beq.n	8008e82 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e7a:	f043 0208 	orr.w	r2, r3, #8
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	f000 820a 	beq.w	80092a0 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008e8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e90:	f003 0320 	and.w	r3, r3, #32
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d008      	beq.n	8008eaa <HAL_UART_IRQHandler+0x14e>
 8008e98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e9c:	f003 0320 	and.w	r3, r3, #32
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d002      	beq.n	8008eaa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008ea4:	6878      	ldr	r0, [r7, #4]
 8008ea6:	f000 fd1b 	bl	80098e0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	695b      	ldr	r3, [r3, #20]
 8008eb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008eb4:	2b40      	cmp	r3, #64	@ 0x40
 8008eb6:	bf0c      	ite	eq
 8008eb8:	2301      	moveq	r3, #1
 8008eba:	2300      	movne	r3, #0
 8008ebc:	b2db      	uxtb	r3, r3
 8008ebe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ec6:	f003 0308 	and.w	r3, r3, #8
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d103      	bne.n	8008ed6 <HAL_UART_IRQHandler+0x17a>
 8008ece:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d04f      	beq.n	8008f76 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008ed6:	6878      	ldr	r0, [r7, #4]
 8008ed8:	f000 fc26 	bl	8009728 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	695b      	ldr	r3, [r3, #20]
 8008ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ee6:	2b40      	cmp	r3, #64	@ 0x40
 8008ee8:	d141      	bne.n	8008f6e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	3314      	adds	r3, #20
 8008ef0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008ef8:	e853 3f00 	ldrex	r3, [r3]
 8008efc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008f00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008f04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008f08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	3314      	adds	r3, #20
 8008f12:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008f16:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008f1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f1e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008f22:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008f26:	e841 2300 	strex	r3, r2, [r1]
 8008f2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008f2e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d1d9      	bne.n	8008eea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d013      	beq.n	8008f66 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f42:	4a8a      	ldr	r2, [pc, #552]	@ (800916c <HAL_UART_IRQHandler+0x410>)
 8008f44:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	f7fb fa9c 	bl	8004488 <HAL_DMA_Abort_IT>
 8008f50:	4603      	mov	r3, r0
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d016      	beq.n	8008f84 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f5c:	687a      	ldr	r2, [r7, #4]
 8008f5e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008f60:	4610      	mov	r0, r2
 8008f62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f64:	e00e      	b.n	8008f84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f7fa f931 	bl	80031ce <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f6c:	e00a      	b.n	8008f84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f7fa f92d 	bl	80031ce <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f74:	e006      	b.n	8008f84 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f7fa f929 	bl	80031ce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008f82:	e18d      	b.n	80092a0 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f84:	bf00      	nop
    return;
 8008f86:	e18b      	b.n	80092a0 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f8c:	2b01      	cmp	r3, #1
 8008f8e:	f040 8167 	bne.w	8009260 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008f92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f96:	f003 0310 	and.w	r3, r3, #16
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	f000 8160 	beq.w	8009260 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008fa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fa4:	f003 0310 	and.w	r3, r3, #16
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	f000 8159 	beq.w	8009260 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008fae:	2300      	movs	r3, #0
 8008fb0:	60bb      	str	r3, [r7, #8]
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	60bb      	str	r3, [r7, #8]
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	685b      	ldr	r3, [r3, #4]
 8008fc0:	60bb      	str	r3, [r7, #8]
 8008fc2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	695b      	ldr	r3, [r3, #20]
 8008fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fce:	2b40      	cmp	r3, #64	@ 0x40
 8008fd0:	f040 80ce 	bne.w	8009170 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	685b      	ldr	r3, [r3, #4]
 8008fdc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008fe0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	f000 80a9 	beq.w	800913c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008fee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ff2:	429a      	cmp	r2, r3
 8008ff4:	f080 80a2 	bcs.w	800913c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ffe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009004:	69db      	ldr	r3, [r3, #28]
 8009006:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800900a:	f000 8088 	beq.w	800911e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	330c      	adds	r3, #12
 8009014:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009018:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800901c:	e853 3f00 	ldrex	r3, [r3]
 8009020:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009024:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009028:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800902c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	330c      	adds	r3, #12
 8009036:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800903a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800903e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009042:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009046:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800904a:	e841 2300 	strex	r3, r2, [r1]
 800904e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009052:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009056:	2b00      	cmp	r3, #0
 8009058:	d1d9      	bne.n	800900e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	3314      	adds	r3, #20
 8009060:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009062:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009064:	e853 3f00 	ldrex	r3, [r3]
 8009068:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800906a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800906c:	f023 0301 	bic.w	r3, r3, #1
 8009070:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	3314      	adds	r3, #20
 800907a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800907e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009082:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009084:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009086:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800908a:	e841 2300 	strex	r3, r2, [r1]
 800908e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009090:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009092:	2b00      	cmp	r3, #0
 8009094:	d1e1      	bne.n	800905a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	3314      	adds	r3, #20
 800909c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80090a0:	e853 3f00 	ldrex	r3, [r3]
 80090a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80090a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80090a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80090ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	3314      	adds	r3, #20
 80090b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80090ba:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80090bc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090be:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80090c0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80090c2:	e841 2300 	strex	r3, r2, [r1]
 80090c6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80090c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d1e3      	bne.n	8009096 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2220      	movs	r2, #32
 80090d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	2200      	movs	r2, #0
 80090da:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	330c      	adds	r3, #12
 80090e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090e6:	e853 3f00 	ldrex	r3, [r3]
 80090ea:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80090ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090ee:	f023 0310 	bic.w	r3, r3, #16
 80090f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	330c      	adds	r3, #12
 80090fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009100:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009102:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009104:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009106:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009108:	e841 2300 	strex	r3, r2, [r1]
 800910c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800910e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009110:	2b00      	cmp	r3, #0
 8009112:	d1e3      	bne.n	80090dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009118:	4618      	mov	r0, r3
 800911a:	f7fb f945 	bl	80043a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2202      	movs	r2, #2
 8009122:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800912c:	b29b      	uxth	r3, r3
 800912e:	1ad3      	subs	r3, r2, r3
 8009130:	b29b      	uxth	r3, r3
 8009132:	4619      	mov	r1, r3
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f000 f8c5 	bl	80092c4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800913a:	e0b3      	b.n	80092a4 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009140:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009144:	429a      	cmp	r2, r3
 8009146:	f040 80ad 	bne.w	80092a4 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800914e:	69db      	ldr	r3, [r3, #28]
 8009150:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009154:	f040 80a6 	bne.w	80092a4 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2202      	movs	r2, #2
 800915c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009162:	4619      	mov	r1, r3
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 f8ad 	bl	80092c4 <HAL_UARTEx_RxEventCallback>
      return;
 800916a:	e09b      	b.n	80092a4 <HAL_UART_IRQHandler+0x548>
 800916c:	080097ef 	.word	0x080097ef
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009178:	b29b      	uxth	r3, r3
 800917a:	1ad3      	subs	r3, r2, r3
 800917c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009184:	b29b      	uxth	r3, r3
 8009186:	2b00      	cmp	r3, #0
 8009188:	f000 808e 	beq.w	80092a8 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800918c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009190:	2b00      	cmp	r3, #0
 8009192:	f000 8089 	beq.w	80092a8 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	330c      	adds	r3, #12
 800919c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800919e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091a0:	e853 3f00 	ldrex	r3, [r3]
 80091a4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80091a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80091ac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	330c      	adds	r3, #12
 80091b6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80091ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80091bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80091c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091c2:	e841 2300 	strex	r3, r2, [r1]
 80091c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80091c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d1e3      	bne.n	8009196 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	3314      	adds	r3, #20
 80091d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d8:	e853 3f00 	ldrex	r3, [r3]
 80091dc:	623b      	str	r3, [r7, #32]
   return(result);
 80091de:	6a3b      	ldr	r3, [r7, #32]
 80091e0:	f023 0301 	bic.w	r3, r3, #1
 80091e4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	3314      	adds	r3, #20
 80091ee:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80091f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80091f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80091f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80091fa:	e841 2300 	strex	r3, r2, [r1]
 80091fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009202:	2b00      	cmp	r3, #0
 8009204:	d1e3      	bne.n	80091ce <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2220      	movs	r2, #32
 800920a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	2200      	movs	r2, #0
 8009212:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	330c      	adds	r3, #12
 800921a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	e853 3f00 	ldrex	r3, [r3]
 8009222:	60fb      	str	r3, [r7, #12]
   return(result);
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f023 0310 	bic.w	r3, r3, #16
 800922a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	330c      	adds	r3, #12
 8009234:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009238:	61fa      	str	r2, [r7, #28]
 800923a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800923c:	69b9      	ldr	r1, [r7, #24]
 800923e:	69fa      	ldr	r2, [r7, #28]
 8009240:	e841 2300 	strex	r3, r2, [r1]
 8009244:	617b      	str	r3, [r7, #20]
   return(result);
 8009246:	697b      	ldr	r3, [r7, #20]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d1e3      	bne.n	8009214 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2202      	movs	r2, #2
 8009250:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009252:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009256:	4619      	mov	r1, r3
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f000 f833 	bl	80092c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800925e:	e023      	b.n	80092a8 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009260:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009264:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009268:	2b00      	cmp	r3, #0
 800926a:	d009      	beq.n	8009280 <HAL_UART_IRQHandler+0x524>
 800926c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009270:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009274:	2b00      	cmp	r3, #0
 8009276:	d003      	beq.n	8009280 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f000 fac9 	bl	8009810 <UART_Transmit_IT>
    return;
 800927e:	e014      	b.n	80092aa <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009288:	2b00      	cmp	r3, #0
 800928a:	d00e      	beq.n	80092aa <HAL_UART_IRQHandler+0x54e>
 800928c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009294:	2b00      	cmp	r3, #0
 8009296:	d008      	beq.n	80092aa <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f000 fb09 	bl	80098b0 <UART_EndTransmit_IT>
    return;
 800929e:	e004      	b.n	80092aa <HAL_UART_IRQHandler+0x54e>
    return;
 80092a0:	bf00      	nop
 80092a2:	e002      	b.n	80092aa <HAL_UART_IRQHandler+0x54e>
      return;
 80092a4:	bf00      	nop
 80092a6:	e000      	b.n	80092aa <HAL_UART_IRQHandler+0x54e>
      return;
 80092a8:	bf00      	nop
  }
}
 80092aa:	37e8      	adds	r7, #232	@ 0xe8
 80092ac:	46bd      	mov	sp, r7
 80092ae:	bd80      	pop	{r7, pc}

080092b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80092b0:	b480      	push	{r7}
 80092b2:	b083      	sub	sp, #12
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80092b8:	bf00      	nop
 80092ba:	370c      	adds	r7, #12
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr

080092c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b083      	sub	sp, #12
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
 80092cc:	460b      	mov	r3, r1
 80092ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80092d0:	bf00      	nop
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b09c      	sub	sp, #112	@ 0x70
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092e8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d172      	bne.n	80093de <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80092f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092fa:	2200      	movs	r2, #0
 80092fc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80092fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	330c      	adds	r3, #12
 8009304:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009306:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009308:	e853 3f00 	ldrex	r3, [r3]
 800930c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800930e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009310:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009314:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009316:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	330c      	adds	r3, #12
 800931c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800931e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009320:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009322:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009324:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009326:	e841 2300 	strex	r3, r2, [r1]
 800932a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800932c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800932e:	2b00      	cmp	r3, #0
 8009330:	d1e5      	bne.n	80092fe <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009332:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	3314      	adds	r3, #20
 8009338:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800933a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800933c:	e853 3f00 	ldrex	r3, [r3]
 8009340:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009342:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009344:	f023 0301 	bic.w	r3, r3, #1
 8009348:	667b      	str	r3, [r7, #100]	@ 0x64
 800934a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	3314      	adds	r3, #20
 8009350:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009352:	647a      	str	r2, [r7, #68]	@ 0x44
 8009354:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009356:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009358:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800935a:	e841 2300 	strex	r3, r2, [r1]
 800935e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009360:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009362:	2b00      	cmp	r3, #0
 8009364:	d1e5      	bne.n	8009332 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009366:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	3314      	adds	r3, #20
 800936c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800936e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009370:	e853 3f00 	ldrex	r3, [r3]
 8009374:	623b      	str	r3, [r7, #32]
   return(result);
 8009376:	6a3b      	ldr	r3, [r7, #32]
 8009378:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800937c:	663b      	str	r3, [r7, #96]	@ 0x60
 800937e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	3314      	adds	r3, #20
 8009384:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009386:	633a      	str	r2, [r7, #48]	@ 0x30
 8009388:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800938a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800938c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800938e:	e841 2300 	strex	r3, r2, [r1]
 8009392:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009396:	2b00      	cmp	r3, #0
 8009398:	d1e5      	bne.n	8009366 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800939a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800939c:	2220      	movs	r2, #32
 800939e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093a6:	2b01      	cmp	r3, #1
 80093a8:	d119      	bne.n	80093de <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	330c      	adds	r3, #12
 80093b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093b2:	693b      	ldr	r3, [r7, #16]
 80093b4:	e853 3f00 	ldrex	r3, [r3]
 80093b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	f023 0310 	bic.w	r3, r3, #16
 80093c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80093c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	330c      	adds	r3, #12
 80093c8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80093ca:	61fa      	str	r2, [r7, #28]
 80093cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ce:	69b9      	ldr	r1, [r7, #24]
 80093d0:	69fa      	ldr	r2, [r7, #28]
 80093d2:	e841 2300 	strex	r3, r2, [r1]
 80093d6:	617b      	str	r3, [r7, #20]
   return(result);
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d1e5      	bne.n	80093aa <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80093de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093e0:	2200      	movs	r2, #0
 80093e2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093e8:	2b01      	cmp	r3, #1
 80093ea:	d106      	bne.n	80093fa <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093ee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093f0:	4619      	mov	r1, r3
 80093f2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80093f4:	f7ff ff66 	bl	80092c4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80093f8:	e002      	b.n	8009400 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80093fa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80093fc:	f7f9 fed9 	bl	80031b2 <HAL_UART_RxCpltCallback>
}
 8009400:	bf00      	nop
 8009402:	3770      	adds	r7, #112	@ 0x70
 8009404:	46bd      	mov	sp, r7
 8009406:	bd80      	pop	{r7, pc}

08009408 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b084      	sub	sp, #16
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009414:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	2201      	movs	r2, #1
 800941a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009420:	2b01      	cmp	r3, #1
 8009422:	d108      	bne.n	8009436 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009428:	085b      	lsrs	r3, r3, #1
 800942a:	b29b      	uxth	r3, r3
 800942c:	4619      	mov	r1, r3
 800942e:	68f8      	ldr	r0, [r7, #12]
 8009430:	f7ff ff48 	bl	80092c4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009434:	e002      	b.n	800943c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8009436:	68f8      	ldr	r0, [r7, #12]
 8009438:	f7f9 feb0 	bl	800319c <HAL_UART_RxHalfCpltCallback>
}
 800943c:	bf00      	nop
 800943e:	3710      	adds	r7, #16
 8009440:	46bd      	mov	sp, r7
 8009442:	bd80      	pop	{r7, pc}

08009444 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b084      	sub	sp, #16
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800944c:	2300      	movs	r3, #0
 800944e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009454:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	695b      	ldr	r3, [r3, #20]
 800945c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009460:	2b80      	cmp	r3, #128	@ 0x80
 8009462:	bf0c      	ite	eq
 8009464:	2301      	moveq	r3, #1
 8009466:	2300      	movne	r3, #0
 8009468:	b2db      	uxtb	r3, r3
 800946a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009472:	b2db      	uxtb	r3, r3
 8009474:	2b21      	cmp	r3, #33	@ 0x21
 8009476:	d108      	bne.n	800948a <UART_DMAError+0x46>
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d005      	beq.n	800948a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800947e:	68bb      	ldr	r3, [r7, #8]
 8009480:	2200      	movs	r2, #0
 8009482:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8009484:	68b8      	ldr	r0, [r7, #8]
 8009486:	f000 f927 	bl	80096d8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	695b      	ldr	r3, [r3, #20]
 8009490:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009494:	2b40      	cmp	r3, #64	@ 0x40
 8009496:	bf0c      	ite	eq
 8009498:	2301      	moveq	r3, #1
 800949a:	2300      	movne	r3, #0
 800949c:	b2db      	uxtb	r3, r3
 800949e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80094a6:	b2db      	uxtb	r3, r3
 80094a8:	2b22      	cmp	r3, #34	@ 0x22
 80094aa:	d108      	bne.n	80094be <UART_DMAError+0x7a>
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d005      	beq.n	80094be <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	2200      	movs	r2, #0
 80094b6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80094b8:	68b8      	ldr	r0, [r7, #8]
 80094ba:	f000 f935 	bl	8009728 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094c2:	f043 0210 	orr.w	r2, r3, #16
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80094ca:	68b8      	ldr	r0, [r7, #8]
 80094cc:	f7f9 fe7f 	bl	80031ce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094d0:	bf00      	nop
 80094d2:	3710      	adds	r7, #16
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bd80      	pop	{r7, pc}

080094d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b086      	sub	sp, #24
 80094dc:	af00      	add	r7, sp, #0
 80094de:	60f8      	str	r0, [r7, #12]
 80094e0:	60b9      	str	r1, [r7, #8]
 80094e2:	603b      	str	r3, [r7, #0]
 80094e4:	4613      	mov	r3, r2
 80094e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094e8:	e03b      	b.n	8009562 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80094ea:	6a3b      	ldr	r3, [r7, #32]
 80094ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094f0:	d037      	beq.n	8009562 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80094f2:	f7fa fd65 	bl	8003fc0 <HAL_GetTick>
 80094f6:	4602      	mov	r2, r0
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	1ad3      	subs	r3, r2, r3
 80094fc:	6a3a      	ldr	r2, [r7, #32]
 80094fe:	429a      	cmp	r2, r3
 8009500:	d302      	bcc.n	8009508 <UART_WaitOnFlagUntilTimeout+0x30>
 8009502:	6a3b      	ldr	r3, [r7, #32]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d101      	bne.n	800950c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009508:	2303      	movs	r3, #3
 800950a:	e03a      	b.n	8009582 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	68db      	ldr	r3, [r3, #12]
 8009512:	f003 0304 	and.w	r3, r3, #4
 8009516:	2b00      	cmp	r3, #0
 8009518:	d023      	beq.n	8009562 <UART_WaitOnFlagUntilTimeout+0x8a>
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	2b80      	cmp	r3, #128	@ 0x80
 800951e:	d020      	beq.n	8009562 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009520:	68bb      	ldr	r3, [r7, #8]
 8009522:	2b40      	cmp	r3, #64	@ 0x40
 8009524:	d01d      	beq.n	8009562 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f003 0308 	and.w	r3, r3, #8
 8009530:	2b08      	cmp	r3, #8
 8009532:	d116      	bne.n	8009562 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009534:	2300      	movs	r3, #0
 8009536:	617b      	str	r3, [r7, #20]
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	617b      	str	r3, [r7, #20]
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	617b      	str	r3, [r7, #20]
 8009548:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800954a:	68f8      	ldr	r0, [r7, #12]
 800954c:	f000 f8ec 	bl	8009728 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	2208      	movs	r2, #8
 8009554:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	2200      	movs	r2, #0
 800955a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800955e:	2301      	movs	r3, #1
 8009560:	e00f      	b.n	8009582 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	681a      	ldr	r2, [r3, #0]
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	4013      	ands	r3, r2
 800956c:	68ba      	ldr	r2, [r7, #8]
 800956e:	429a      	cmp	r2, r3
 8009570:	bf0c      	ite	eq
 8009572:	2301      	moveq	r3, #1
 8009574:	2300      	movne	r3, #0
 8009576:	b2db      	uxtb	r3, r3
 8009578:	461a      	mov	r2, r3
 800957a:	79fb      	ldrb	r3, [r7, #7]
 800957c:	429a      	cmp	r2, r3
 800957e:	d0b4      	beq.n	80094ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009580:	2300      	movs	r3, #0
}
 8009582:	4618      	mov	r0, r3
 8009584:	3718      	adds	r7, #24
 8009586:	46bd      	mov	sp, r7
 8009588:	bd80      	pop	{r7, pc}
	...

0800958c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b098      	sub	sp, #96	@ 0x60
 8009590:	af00      	add	r7, sp, #0
 8009592:	60f8      	str	r0, [r7, #12]
 8009594:	60b9      	str	r1, [r7, #8]
 8009596:	4613      	mov	r3, r2
 8009598:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800959a:	68ba      	ldr	r2, [r7, #8]
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	88fa      	ldrh	r2, [r7, #6]
 80095a4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	2200      	movs	r2, #0
 80095aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2222      	movs	r2, #34	@ 0x22
 80095b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095b8:	4a44      	ldr	r2, [pc, #272]	@ (80096cc <UART_Start_Receive_DMA+0x140>)
 80095ba:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095c0:	4a43      	ldr	r2, [pc, #268]	@ (80096d0 <UART_Start_Receive_DMA+0x144>)
 80095c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095c8:	4a42      	ldr	r2, [pc, #264]	@ (80096d4 <UART_Start_Receive_DMA+0x148>)
 80095ca:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095d0:	2200      	movs	r2, #0
 80095d2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80095d4:	f107 0308 	add.w	r3, r7, #8
 80095d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	3304      	adds	r3, #4
 80095e4:	4619      	mov	r1, r3
 80095e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	88fb      	ldrh	r3, [r7, #6]
 80095ec:	f7fa fe84 	bl	80042f8 <HAL_DMA_Start_IT>
 80095f0:	4603      	mov	r3, r0
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d008      	beq.n	8009608 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	2210      	movs	r2, #16
 80095fa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2220      	movs	r2, #32
 8009600:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8009604:	2301      	movs	r3, #1
 8009606:	e05d      	b.n	80096c4 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009608:	2300      	movs	r3, #0
 800960a:	613b      	str	r3, [r7, #16]
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	613b      	str	r3, [r7, #16]
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	685b      	ldr	r3, [r3, #4]
 800961a:	613b      	str	r3, [r7, #16]
 800961c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	691b      	ldr	r3, [r3, #16]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d019      	beq.n	800965a <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	330c      	adds	r3, #12
 800962c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800962e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009630:	e853 3f00 	ldrex	r3, [r3]
 8009634:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009636:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009638:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800963c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	330c      	adds	r3, #12
 8009644:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009646:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009648:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800964a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800964c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800964e:	e841 2300 	strex	r3, r2, [r1]
 8009652:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009654:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009656:	2b00      	cmp	r3, #0
 8009658:	d1e5      	bne.n	8009626 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	3314      	adds	r3, #20
 8009660:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009664:	e853 3f00 	ldrex	r3, [r3]
 8009668:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800966a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800966c:	f043 0301 	orr.w	r3, r3, #1
 8009670:	657b      	str	r3, [r7, #84]	@ 0x54
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	3314      	adds	r3, #20
 8009678:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800967a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800967c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800967e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009680:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009682:	e841 2300 	strex	r3, r2, [r1]
 8009686:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800968a:	2b00      	cmp	r3, #0
 800968c:	d1e5      	bne.n	800965a <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	3314      	adds	r3, #20
 8009694:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009696:	69bb      	ldr	r3, [r7, #24]
 8009698:	e853 3f00 	ldrex	r3, [r3]
 800969c:	617b      	str	r3, [r7, #20]
   return(result);
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	3314      	adds	r3, #20
 80096ac:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80096ae:	627a      	str	r2, [r7, #36]	@ 0x24
 80096b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096b2:	6a39      	ldr	r1, [r7, #32]
 80096b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096b6:	e841 2300 	strex	r3, r2, [r1]
 80096ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80096bc:	69fb      	ldr	r3, [r7, #28]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d1e5      	bne.n	800968e <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80096c2:	2300      	movs	r3, #0
}
 80096c4:	4618      	mov	r0, r3
 80096c6:	3760      	adds	r7, #96	@ 0x60
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}
 80096cc:	080092dd 	.word	0x080092dd
 80096d0:	08009409 	.word	0x08009409
 80096d4:	08009445 	.word	0x08009445

080096d8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80096d8:	b480      	push	{r7}
 80096da:	b089      	sub	sp, #36	@ 0x24
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	330c      	adds	r3, #12
 80096e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	e853 3f00 	ldrex	r3, [r3]
 80096ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80096f6:	61fb      	str	r3, [r7, #28]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	330c      	adds	r3, #12
 80096fe:	69fa      	ldr	r2, [r7, #28]
 8009700:	61ba      	str	r2, [r7, #24]
 8009702:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009704:	6979      	ldr	r1, [r7, #20]
 8009706:	69ba      	ldr	r2, [r7, #24]
 8009708:	e841 2300 	strex	r3, r2, [r1]
 800970c:	613b      	str	r3, [r7, #16]
   return(result);
 800970e:	693b      	ldr	r3, [r7, #16]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d1e5      	bne.n	80096e0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2220      	movs	r2, #32
 8009718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800971c:	bf00      	nop
 800971e:	3724      	adds	r7, #36	@ 0x24
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr

08009728 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009728:	b480      	push	{r7}
 800972a:	b095      	sub	sp, #84	@ 0x54
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	330c      	adds	r3, #12
 8009736:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009738:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800973a:	e853 3f00 	ldrex	r3, [r3]
 800973e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009742:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009746:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	330c      	adds	r3, #12
 800974e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009750:	643a      	str	r2, [r7, #64]	@ 0x40
 8009752:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009754:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009756:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009758:	e841 2300 	strex	r3, r2, [r1]
 800975c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800975e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009760:	2b00      	cmp	r3, #0
 8009762:	d1e5      	bne.n	8009730 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	3314      	adds	r3, #20
 800976a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800976c:	6a3b      	ldr	r3, [r7, #32]
 800976e:	e853 3f00 	ldrex	r3, [r3]
 8009772:	61fb      	str	r3, [r7, #28]
   return(result);
 8009774:	69fb      	ldr	r3, [r7, #28]
 8009776:	f023 0301 	bic.w	r3, r3, #1
 800977a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	3314      	adds	r3, #20
 8009782:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009784:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009786:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009788:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800978a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800978c:	e841 2300 	strex	r3, r2, [r1]
 8009790:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009794:	2b00      	cmp	r3, #0
 8009796:	d1e5      	bne.n	8009764 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800979c:	2b01      	cmp	r3, #1
 800979e:	d119      	bne.n	80097d4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	330c      	adds	r3, #12
 80097a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	e853 3f00 	ldrex	r3, [r3]
 80097ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	f023 0310 	bic.w	r3, r3, #16
 80097b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	330c      	adds	r3, #12
 80097be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80097c0:	61ba      	str	r2, [r7, #24]
 80097c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c4:	6979      	ldr	r1, [r7, #20]
 80097c6:	69ba      	ldr	r2, [r7, #24]
 80097c8:	e841 2300 	strex	r3, r2, [r1]
 80097cc:	613b      	str	r3, [r7, #16]
   return(result);
 80097ce:	693b      	ldr	r3, [r7, #16]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d1e5      	bne.n	80097a0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2220      	movs	r2, #32
 80097d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2200      	movs	r2, #0
 80097e0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80097e2:	bf00      	nop
 80097e4:	3754      	adds	r7, #84	@ 0x54
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr

080097ee <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80097ee:	b580      	push	{r7, lr}
 80097f0:	b084      	sub	sp, #16
 80097f2:	af00      	add	r7, sp, #0
 80097f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097fa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	2200      	movs	r2, #0
 8009800:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009802:	68f8      	ldr	r0, [r7, #12]
 8009804:	f7f9 fce3 	bl	80031ce <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009808:	bf00      	nop
 800980a:	3710      	adds	r7, #16
 800980c:	46bd      	mov	sp, r7
 800980e:	bd80      	pop	{r7, pc}

08009810 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009810:	b480      	push	{r7}
 8009812:	b085      	sub	sp, #20
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800981e:	b2db      	uxtb	r3, r3
 8009820:	2b21      	cmp	r3, #33	@ 0x21
 8009822:	d13e      	bne.n	80098a2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	689b      	ldr	r3, [r3, #8]
 8009828:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800982c:	d114      	bne.n	8009858 <UART_Transmit_IT+0x48>
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	691b      	ldr	r3, [r3, #16]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d110      	bne.n	8009858 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6a1b      	ldr	r3, [r3, #32]
 800983a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	881b      	ldrh	r3, [r3, #0]
 8009840:	461a      	mov	r2, r3
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800984a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	6a1b      	ldr	r3, [r3, #32]
 8009850:	1c9a      	adds	r2, r3, #2
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	621a      	str	r2, [r3, #32]
 8009856:	e008      	b.n	800986a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	6a1b      	ldr	r3, [r3, #32]
 800985c:	1c59      	adds	r1, r3, #1
 800985e:	687a      	ldr	r2, [r7, #4]
 8009860:	6211      	str	r1, [r2, #32]
 8009862:	781a      	ldrb	r2, [r3, #0]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800986e:	b29b      	uxth	r3, r3
 8009870:	3b01      	subs	r3, #1
 8009872:	b29b      	uxth	r3, r3
 8009874:	687a      	ldr	r2, [r7, #4]
 8009876:	4619      	mov	r1, r3
 8009878:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800987a:	2b00      	cmp	r3, #0
 800987c:	d10f      	bne.n	800989e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	68da      	ldr	r2, [r3, #12]
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800988c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	68da      	ldr	r2, [r3, #12]
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800989c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800989e:	2300      	movs	r3, #0
 80098a0:	e000      	b.n	80098a4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80098a2:	2302      	movs	r3, #2
  }
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3714      	adds	r7, #20
 80098a8:	46bd      	mov	sp, r7
 80098aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ae:	4770      	bx	lr

080098b0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b082      	sub	sp, #8
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	68da      	ldr	r2, [r3, #12]
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80098c6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2220      	movs	r2, #32
 80098cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f7ff fced 	bl	80092b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80098d6:	2300      	movs	r3, #0
}
 80098d8:	4618      	mov	r0, r3
 80098da:	3708      	adds	r7, #8
 80098dc:	46bd      	mov	sp, r7
 80098de:	bd80      	pop	{r7, pc}

080098e0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b08c      	sub	sp, #48	@ 0x30
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80098e8:	2300      	movs	r3, #0
 80098ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80098ec:	2300      	movs	r3, #0
 80098ee:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80098f6:	b2db      	uxtb	r3, r3
 80098f8:	2b22      	cmp	r3, #34	@ 0x22
 80098fa:	f040 80aa 	bne.w	8009a52 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	689b      	ldr	r3, [r3, #8]
 8009902:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009906:	d115      	bne.n	8009934 <UART_Receive_IT+0x54>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	691b      	ldr	r3, [r3, #16]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d111      	bne.n	8009934 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009914:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	685b      	ldr	r3, [r3, #4]
 800991c:	b29b      	uxth	r3, r3
 800991e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009922:	b29a      	uxth	r2, r3
 8009924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009926:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800992c:	1c9a      	adds	r2, r3, #2
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	629a      	str	r2, [r3, #40]	@ 0x28
 8009932:	e024      	b.n	800997e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009938:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	689b      	ldr	r3, [r3, #8]
 800993e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009942:	d007      	beq.n	8009954 <UART_Receive_IT+0x74>
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	689b      	ldr	r3, [r3, #8]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d10a      	bne.n	8009962 <UART_Receive_IT+0x82>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	691b      	ldr	r3, [r3, #16]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d106      	bne.n	8009962 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	685b      	ldr	r3, [r3, #4]
 800995a:	b2da      	uxtb	r2, r3
 800995c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800995e:	701a      	strb	r2, [r3, #0]
 8009960:	e008      	b.n	8009974 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	685b      	ldr	r3, [r3, #4]
 8009968:	b2db      	uxtb	r3, r3
 800996a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800996e:	b2da      	uxtb	r2, r3
 8009970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009972:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009978:	1c5a      	adds	r2, r3, #1
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009982:	b29b      	uxth	r3, r3
 8009984:	3b01      	subs	r3, #1
 8009986:	b29b      	uxth	r3, r3
 8009988:	687a      	ldr	r2, [r7, #4]
 800998a:	4619      	mov	r1, r3
 800998c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800998e:	2b00      	cmp	r3, #0
 8009990:	d15d      	bne.n	8009a4e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	68da      	ldr	r2, [r3, #12]
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f022 0220 	bic.w	r2, r2, #32
 80099a0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	68da      	ldr	r2, [r3, #12]
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80099b0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	695a      	ldr	r2, [r3, #20]
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f022 0201 	bic.w	r2, r2, #1
 80099c0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2220      	movs	r2, #32
 80099c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2200      	movs	r2, #0
 80099ce:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099d4:	2b01      	cmp	r3, #1
 80099d6:	d135      	bne.n	8009a44 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2200      	movs	r2, #0
 80099dc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	330c      	adds	r3, #12
 80099e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	e853 3f00 	ldrex	r3, [r3]
 80099ec:	613b      	str	r3, [r7, #16]
   return(result);
 80099ee:	693b      	ldr	r3, [r7, #16]
 80099f0:	f023 0310 	bic.w	r3, r3, #16
 80099f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	330c      	adds	r3, #12
 80099fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099fe:	623a      	str	r2, [r7, #32]
 8009a00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a02:	69f9      	ldr	r1, [r7, #28]
 8009a04:	6a3a      	ldr	r2, [r7, #32]
 8009a06:	e841 2300 	strex	r3, r2, [r1]
 8009a0a:	61bb      	str	r3, [r7, #24]
   return(result);
 8009a0c:	69bb      	ldr	r3, [r7, #24]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1e5      	bne.n	80099de <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	f003 0310 	and.w	r3, r3, #16
 8009a1c:	2b10      	cmp	r3, #16
 8009a1e:	d10a      	bne.n	8009a36 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009a20:	2300      	movs	r3, #0
 8009a22:	60fb      	str	r3, [r7, #12]
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	60fb      	str	r3, [r7, #12]
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	685b      	ldr	r3, [r3, #4]
 8009a32:	60fb      	str	r3, [r7, #12]
 8009a34:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009a3a:	4619      	mov	r1, r3
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f7ff fc41 	bl	80092c4 <HAL_UARTEx_RxEventCallback>
 8009a42:	e002      	b.n	8009a4a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	f7f9 fbb4 	bl	80031b2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	e002      	b.n	8009a54 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009a4e:	2300      	movs	r3, #0
 8009a50:	e000      	b.n	8009a54 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009a52:	2302      	movs	r3, #2
  }
}
 8009a54:	4618      	mov	r0, r3
 8009a56:	3730      	adds	r7, #48	@ 0x30
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	bd80      	pop	{r7, pc}

08009a5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009a60:	b0c0      	sub	sp, #256	@ 0x100
 8009a62:	af00      	add	r7, sp, #0
 8009a64:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	691b      	ldr	r3, [r3, #16]
 8009a70:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a78:	68d9      	ldr	r1, [r3, #12]
 8009a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a7e:	681a      	ldr	r2, [r3, #0]
 8009a80:	ea40 0301 	orr.w	r3, r0, r1
 8009a84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a8a:	689a      	ldr	r2, [r3, #8]
 8009a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a90:	691b      	ldr	r3, [r3, #16]
 8009a92:	431a      	orrs	r2, r3
 8009a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a98:	695b      	ldr	r3, [r3, #20]
 8009a9a:	431a      	orrs	r2, r3
 8009a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aa0:	69db      	ldr	r3, [r3, #28]
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	68db      	ldr	r3, [r3, #12]
 8009ab0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009ab4:	f021 010c 	bic.w	r1, r1, #12
 8009ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009abc:	681a      	ldr	r2, [r3, #0]
 8009abe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009ac2:	430b      	orrs	r3, r1
 8009ac4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	695b      	ldr	r3, [r3, #20]
 8009ace:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ad6:	6999      	ldr	r1, [r3, #24]
 8009ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009adc:	681a      	ldr	r2, [r3, #0]
 8009ade:	ea40 0301 	orr.w	r3, r0, r1
 8009ae2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ae8:	681a      	ldr	r2, [r3, #0]
 8009aea:	4b8f      	ldr	r3, [pc, #572]	@ (8009d28 <UART_SetConfig+0x2cc>)
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d005      	beq.n	8009afc <UART_SetConfig+0xa0>
 8009af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009af4:	681a      	ldr	r2, [r3, #0]
 8009af6:	4b8d      	ldr	r3, [pc, #564]	@ (8009d2c <UART_SetConfig+0x2d0>)
 8009af8:	429a      	cmp	r2, r3
 8009afa:	d104      	bne.n	8009b06 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009afc:	f7fd f9d6 	bl	8006eac <HAL_RCC_GetPCLK2Freq>
 8009b00:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009b04:	e003      	b.n	8009b0e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009b06:	f7fd f9bd 	bl	8006e84 <HAL_RCC_GetPCLK1Freq>
 8009b0a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b12:	69db      	ldr	r3, [r3, #28]
 8009b14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b18:	f040 810c 	bne.w	8009d34 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009b1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009b20:	2200      	movs	r2, #0
 8009b22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009b26:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009b2a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009b2e:	4622      	mov	r2, r4
 8009b30:	462b      	mov	r3, r5
 8009b32:	1891      	adds	r1, r2, r2
 8009b34:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009b36:	415b      	adcs	r3, r3
 8009b38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b3a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009b3e:	4621      	mov	r1, r4
 8009b40:	eb12 0801 	adds.w	r8, r2, r1
 8009b44:	4629      	mov	r1, r5
 8009b46:	eb43 0901 	adc.w	r9, r3, r1
 8009b4a:	f04f 0200 	mov.w	r2, #0
 8009b4e:	f04f 0300 	mov.w	r3, #0
 8009b52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009b56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009b5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009b5e:	4690      	mov	r8, r2
 8009b60:	4699      	mov	r9, r3
 8009b62:	4623      	mov	r3, r4
 8009b64:	eb18 0303 	adds.w	r3, r8, r3
 8009b68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009b6c:	462b      	mov	r3, r5
 8009b6e:	eb49 0303 	adc.w	r3, r9, r3
 8009b72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009b82:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009b86:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009b8a:	460b      	mov	r3, r1
 8009b8c:	18db      	adds	r3, r3, r3
 8009b8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b90:	4613      	mov	r3, r2
 8009b92:	eb42 0303 	adc.w	r3, r2, r3
 8009b96:	657b      	str	r3, [r7, #84]	@ 0x54
 8009b98:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009b9c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009ba0:	f7f7 f87a 	bl	8000c98 <__aeabi_uldivmod>
 8009ba4:	4602      	mov	r2, r0
 8009ba6:	460b      	mov	r3, r1
 8009ba8:	4b61      	ldr	r3, [pc, #388]	@ (8009d30 <UART_SetConfig+0x2d4>)
 8009baa:	fba3 2302 	umull	r2, r3, r3, r2
 8009bae:	095b      	lsrs	r3, r3, #5
 8009bb0:	011c      	lsls	r4, r3, #4
 8009bb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009bbc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009bc0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009bc4:	4642      	mov	r2, r8
 8009bc6:	464b      	mov	r3, r9
 8009bc8:	1891      	adds	r1, r2, r2
 8009bca:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009bcc:	415b      	adcs	r3, r3
 8009bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009bd0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009bd4:	4641      	mov	r1, r8
 8009bd6:	eb12 0a01 	adds.w	sl, r2, r1
 8009bda:	4649      	mov	r1, r9
 8009bdc:	eb43 0b01 	adc.w	fp, r3, r1
 8009be0:	f04f 0200 	mov.w	r2, #0
 8009be4:	f04f 0300 	mov.w	r3, #0
 8009be8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009bec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009bf0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009bf4:	4692      	mov	sl, r2
 8009bf6:	469b      	mov	fp, r3
 8009bf8:	4643      	mov	r3, r8
 8009bfa:	eb1a 0303 	adds.w	r3, sl, r3
 8009bfe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009c02:	464b      	mov	r3, r9
 8009c04:	eb4b 0303 	adc.w	r3, fp, r3
 8009c08:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c10:	685b      	ldr	r3, [r3, #4]
 8009c12:	2200      	movs	r2, #0
 8009c14:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009c18:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009c1c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009c20:	460b      	mov	r3, r1
 8009c22:	18db      	adds	r3, r3, r3
 8009c24:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c26:	4613      	mov	r3, r2
 8009c28:	eb42 0303 	adc.w	r3, r2, r3
 8009c2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009c32:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009c36:	f7f7 f82f 	bl	8000c98 <__aeabi_uldivmod>
 8009c3a:	4602      	mov	r2, r0
 8009c3c:	460b      	mov	r3, r1
 8009c3e:	4611      	mov	r1, r2
 8009c40:	4b3b      	ldr	r3, [pc, #236]	@ (8009d30 <UART_SetConfig+0x2d4>)
 8009c42:	fba3 2301 	umull	r2, r3, r3, r1
 8009c46:	095b      	lsrs	r3, r3, #5
 8009c48:	2264      	movs	r2, #100	@ 0x64
 8009c4a:	fb02 f303 	mul.w	r3, r2, r3
 8009c4e:	1acb      	subs	r3, r1, r3
 8009c50:	00db      	lsls	r3, r3, #3
 8009c52:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009c56:	4b36      	ldr	r3, [pc, #216]	@ (8009d30 <UART_SetConfig+0x2d4>)
 8009c58:	fba3 2302 	umull	r2, r3, r3, r2
 8009c5c:	095b      	lsrs	r3, r3, #5
 8009c5e:	005b      	lsls	r3, r3, #1
 8009c60:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009c64:	441c      	add	r4, r3
 8009c66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009c70:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009c74:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009c78:	4642      	mov	r2, r8
 8009c7a:	464b      	mov	r3, r9
 8009c7c:	1891      	adds	r1, r2, r2
 8009c7e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009c80:	415b      	adcs	r3, r3
 8009c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009c84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009c88:	4641      	mov	r1, r8
 8009c8a:	1851      	adds	r1, r2, r1
 8009c8c:	6339      	str	r1, [r7, #48]	@ 0x30
 8009c8e:	4649      	mov	r1, r9
 8009c90:	414b      	adcs	r3, r1
 8009c92:	637b      	str	r3, [r7, #52]	@ 0x34
 8009c94:	f04f 0200 	mov.w	r2, #0
 8009c98:	f04f 0300 	mov.w	r3, #0
 8009c9c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009ca0:	4659      	mov	r1, fp
 8009ca2:	00cb      	lsls	r3, r1, #3
 8009ca4:	4651      	mov	r1, sl
 8009ca6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009caa:	4651      	mov	r1, sl
 8009cac:	00ca      	lsls	r2, r1, #3
 8009cae:	4610      	mov	r0, r2
 8009cb0:	4619      	mov	r1, r3
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	4642      	mov	r2, r8
 8009cb6:	189b      	adds	r3, r3, r2
 8009cb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009cbc:	464b      	mov	r3, r9
 8009cbe:	460a      	mov	r2, r1
 8009cc0:	eb42 0303 	adc.w	r3, r2, r3
 8009cc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ccc:	685b      	ldr	r3, [r3, #4]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009cd4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009cd8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009cdc:	460b      	mov	r3, r1
 8009cde:	18db      	adds	r3, r3, r3
 8009ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009ce2:	4613      	mov	r3, r2
 8009ce4:	eb42 0303 	adc.w	r3, r2, r3
 8009ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009cea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009cee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009cf2:	f7f6 ffd1 	bl	8000c98 <__aeabi_uldivmod>
 8009cf6:	4602      	mov	r2, r0
 8009cf8:	460b      	mov	r3, r1
 8009cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8009d30 <UART_SetConfig+0x2d4>)
 8009cfc:	fba3 1302 	umull	r1, r3, r3, r2
 8009d00:	095b      	lsrs	r3, r3, #5
 8009d02:	2164      	movs	r1, #100	@ 0x64
 8009d04:	fb01 f303 	mul.w	r3, r1, r3
 8009d08:	1ad3      	subs	r3, r2, r3
 8009d0a:	00db      	lsls	r3, r3, #3
 8009d0c:	3332      	adds	r3, #50	@ 0x32
 8009d0e:	4a08      	ldr	r2, [pc, #32]	@ (8009d30 <UART_SetConfig+0x2d4>)
 8009d10:	fba2 2303 	umull	r2, r3, r2, r3
 8009d14:	095b      	lsrs	r3, r3, #5
 8009d16:	f003 0207 	and.w	r2, r3, #7
 8009d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4422      	add	r2, r4
 8009d22:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009d24:	e106      	b.n	8009f34 <UART_SetConfig+0x4d8>
 8009d26:	bf00      	nop
 8009d28:	40011000 	.word	0x40011000
 8009d2c:	40011400 	.word	0x40011400
 8009d30:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009d34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d38:	2200      	movs	r2, #0
 8009d3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009d3e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009d42:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009d46:	4642      	mov	r2, r8
 8009d48:	464b      	mov	r3, r9
 8009d4a:	1891      	adds	r1, r2, r2
 8009d4c:	6239      	str	r1, [r7, #32]
 8009d4e:	415b      	adcs	r3, r3
 8009d50:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009d56:	4641      	mov	r1, r8
 8009d58:	1854      	adds	r4, r2, r1
 8009d5a:	4649      	mov	r1, r9
 8009d5c:	eb43 0501 	adc.w	r5, r3, r1
 8009d60:	f04f 0200 	mov.w	r2, #0
 8009d64:	f04f 0300 	mov.w	r3, #0
 8009d68:	00eb      	lsls	r3, r5, #3
 8009d6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009d6e:	00e2      	lsls	r2, r4, #3
 8009d70:	4614      	mov	r4, r2
 8009d72:	461d      	mov	r5, r3
 8009d74:	4643      	mov	r3, r8
 8009d76:	18e3      	adds	r3, r4, r3
 8009d78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009d7c:	464b      	mov	r3, r9
 8009d7e:	eb45 0303 	adc.w	r3, r5, r3
 8009d82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009d86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d8a:	685b      	ldr	r3, [r3, #4]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009d92:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009d96:	f04f 0200 	mov.w	r2, #0
 8009d9a:	f04f 0300 	mov.w	r3, #0
 8009d9e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009da2:	4629      	mov	r1, r5
 8009da4:	008b      	lsls	r3, r1, #2
 8009da6:	4621      	mov	r1, r4
 8009da8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009dac:	4621      	mov	r1, r4
 8009dae:	008a      	lsls	r2, r1, #2
 8009db0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009db4:	f7f6 ff70 	bl	8000c98 <__aeabi_uldivmod>
 8009db8:	4602      	mov	r2, r0
 8009dba:	460b      	mov	r3, r1
 8009dbc:	4b60      	ldr	r3, [pc, #384]	@ (8009f40 <UART_SetConfig+0x4e4>)
 8009dbe:	fba3 2302 	umull	r2, r3, r3, r2
 8009dc2:	095b      	lsrs	r3, r3, #5
 8009dc4:	011c      	lsls	r4, r3, #4
 8009dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009dca:	2200      	movs	r2, #0
 8009dcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009dd0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009dd4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009dd8:	4642      	mov	r2, r8
 8009dda:	464b      	mov	r3, r9
 8009ddc:	1891      	adds	r1, r2, r2
 8009dde:	61b9      	str	r1, [r7, #24]
 8009de0:	415b      	adcs	r3, r3
 8009de2:	61fb      	str	r3, [r7, #28]
 8009de4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009de8:	4641      	mov	r1, r8
 8009dea:	1851      	adds	r1, r2, r1
 8009dec:	6139      	str	r1, [r7, #16]
 8009dee:	4649      	mov	r1, r9
 8009df0:	414b      	adcs	r3, r1
 8009df2:	617b      	str	r3, [r7, #20]
 8009df4:	f04f 0200 	mov.w	r2, #0
 8009df8:	f04f 0300 	mov.w	r3, #0
 8009dfc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009e00:	4659      	mov	r1, fp
 8009e02:	00cb      	lsls	r3, r1, #3
 8009e04:	4651      	mov	r1, sl
 8009e06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009e0a:	4651      	mov	r1, sl
 8009e0c:	00ca      	lsls	r2, r1, #3
 8009e0e:	4610      	mov	r0, r2
 8009e10:	4619      	mov	r1, r3
 8009e12:	4603      	mov	r3, r0
 8009e14:	4642      	mov	r2, r8
 8009e16:	189b      	adds	r3, r3, r2
 8009e18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009e1c:	464b      	mov	r3, r9
 8009e1e:	460a      	mov	r2, r1
 8009e20:	eb42 0303 	adc.w	r3, r2, r3
 8009e24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e2c:	685b      	ldr	r3, [r3, #4]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009e32:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009e34:	f04f 0200 	mov.w	r2, #0
 8009e38:	f04f 0300 	mov.w	r3, #0
 8009e3c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009e40:	4649      	mov	r1, r9
 8009e42:	008b      	lsls	r3, r1, #2
 8009e44:	4641      	mov	r1, r8
 8009e46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e4a:	4641      	mov	r1, r8
 8009e4c:	008a      	lsls	r2, r1, #2
 8009e4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009e52:	f7f6 ff21 	bl	8000c98 <__aeabi_uldivmod>
 8009e56:	4602      	mov	r2, r0
 8009e58:	460b      	mov	r3, r1
 8009e5a:	4611      	mov	r1, r2
 8009e5c:	4b38      	ldr	r3, [pc, #224]	@ (8009f40 <UART_SetConfig+0x4e4>)
 8009e5e:	fba3 2301 	umull	r2, r3, r3, r1
 8009e62:	095b      	lsrs	r3, r3, #5
 8009e64:	2264      	movs	r2, #100	@ 0x64
 8009e66:	fb02 f303 	mul.w	r3, r2, r3
 8009e6a:	1acb      	subs	r3, r1, r3
 8009e6c:	011b      	lsls	r3, r3, #4
 8009e6e:	3332      	adds	r3, #50	@ 0x32
 8009e70:	4a33      	ldr	r2, [pc, #204]	@ (8009f40 <UART_SetConfig+0x4e4>)
 8009e72:	fba2 2303 	umull	r2, r3, r2, r3
 8009e76:	095b      	lsrs	r3, r3, #5
 8009e78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009e7c:	441c      	add	r4, r3
 8009e7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e82:	2200      	movs	r2, #0
 8009e84:	673b      	str	r3, [r7, #112]	@ 0x70
 8009e86:	677a      	str	r2, [r7, #116]	@ 0x74
 8009e88:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009e8c:	4642      	mov	r2, r8
 8009e8e:	464b      	mov	r3, r9
 8009e90:	1891      	adds	r1, r2, r2
 8009e92:	60b9      	str	r1, [r7, #8]
 8009e94:	415b      	adcs	r3, r3
 8009e96:	60fb      	str	r3, [r7, #12]
 8009e98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009e9c:	4641      	mov	r1, r8
 8009e9e:	1851      	adds	r1, r2, r1
 8009ea0:	6039      	str	r1, [r7, #0]
 8009ea2:	4649      	mov	r1, r9
 8009ea4:	414b      	adcs	r3, r1
 8009ea6:	607b      	str	r3, [r7, #4]
 8009ea8:	f04f 0200 	mov.w	r2, #0
 8009eac:	f04f 0300 	mov.w	r3, #0
 8009eb0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009eb4:	4659      	mov	r1, fp
 8009eb6:	00cb      	lsls	r3, r1, #3
 8009eb8:	4651      	mov	r1, sl
 8009eba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009ebe:	4651      	mov	r1, sl
 8009ec0:	00ca      	lsls	r2, r1, #3
 8009ec2:	4610      	mov	r0, r2
 8009ec4:	4619      	mov	r1, r3
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	4642      	mov	r2, r8
 8009eca:	189b      	adds	r3, r3, r2
 8009ecc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ece:	464b      	mov	r3, r9
 8009ed0:	460a      	mov	r2, r1
 8009ed2:	eb42 0303 	adc.w	r3, r2, r3
 8009ed6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009edc:	685b      	ldr	r3, [r3, #4]
 8009ede:	2200      	movs	r2, #0
 8009ee0:	663b      	str	r3, [r7, #96]	@ 0x60
 8009ee2:	667a      	str	r2, [r7, #100]	@ 0x64
 8009ee4:	f04f 0200 	mov.w	r2, #0
 8009ee8:	f04f 0300 	mov.w	r3, #0
 8009eec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009ef0:	4649      	mov	r1, r9
 8009ef2:	008b      	lsls	r3, r1, #2
 8009ef4:	4641      	mov	r1, r8
 8009ef6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009efa:	4641      	mov	r1, r8
 8009efc:	008a      	lsls	r2, r1, #2
 8009efe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009f02:	f7f6 fec9 	bl	8000c98 <__aeabi_uldivmod>
 8009f06:	4602      	mov	r2, r0
 8009f08:	460b      	mov	r3, r1
 8009f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8009f40 <UART_SetConfig+0x4e4>)
 8009f0c:	fba3 1302 	umull	r1, r3, r3, r2
 8009f10:	095b      	lsrs	r3, r3, #5
 8009f12:	2164      	movs	r1, #100	@ 0x64
 8009f14:	fb01 f303 	mul.w	r3, r1, r3
 8009f18:	1ad3      	subs	r3, r2, r3
 8009f1a:	011b      	lsls	r3, r3, #4
 8009f1c:	3332      	adds	r3, #50	@ 0x32
 8009f1e:	4a08      	ldr	r2, [pc, #32]	@ (8009f40 <UART_SetConfig+0x4e4>)
 8009f20:	fba2 2303 	umull	r2, r3, r2, r3
 8009f24:	095b      	lsrs	r3, r3, #5
 8009f26:	f003 020f 	and.w	r2, r3, #15
 8009f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4422      	add	r2, r4
 8009f32:	609a      	str	r2, [r3, #8]
}
 8009f34:	bf00      	nop
 8009f36:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009f40:	51eb851f 	.word	0x51eb851f

08009f44 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8009f48:	4904      	ldr	r1, [pc, #16]	@ (8009f5c <MX_FATFS_Init+0x18>)
 8009f4a:	4805      	ldr	r0, [pc, #20]	@ (8009f60 <MX_FATFS_Init+0x1c>)
 8009f4c:	f002 fa56 	bl	800c3fc <FATFS_LinkDriver>
 8009f50:	4603      	mov	r3, r0
 8009f52:	461a      	mov	r2, r3
 8009f54:	4b03      	ldr	r3, [pc, #12]	@ (8009f64 <MX_FATFS_Init+0x20>)
 8009f56:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009f58:	bf00      	nop
 8009f5a:	bd80      	pop	{r7, pc}
 8009f5c:	20000c10 	.word	0x20000c10
 8009f60:	20000014 	.word	0x20000014
 8009f64:	20000c0c 	.word	0x20000c0c

08009f68 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009f68:	b480      	push	{r7}
 8009f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009f6c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8009f6e:	4618      	mov	r0, r3
 8009f70:	46bd      	mov	sp, r7
 8009f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f76:	4770      	bx	lr

08009f78 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009f78:	b480      	push	{r7}
 8009f7a:	b083      	sub	sp, #12
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	4603      	mov	r3, r0
 8009f80:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8009f82:	4b06      	ldr	r3, [pc, #24]	@ (8009f9c <USER_initialize+0x24>)
 8009f84:	2201      	movs	r2, #1
 8009f86:	701a      	strb	r2, [r3, #0]
    return Stat;
 8009f88:	4b04      	ldr	r3, [pc, #16]	@ (8009f9c <USER_initialize+0x24>)
 8009f8a:	781b      	ldrb	r3, [r3, #0]
 8009f8c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	370c      	adds	r7, #12
 8009f92:	46bd      	mov	sp, r7
 8009f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f98:	4770      	bx	lr
 8009f9a:	bf00      	nop
 8009f9c:	20000011 	.word	0x20000011

08009fa0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b083      	sub	sp, #12
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8009faa:	4b06      	ldr	r3, [pc, #24]	@ (8009fc4 <USER_status+0x24>)
 8009fac:	2201      	movs	r2, #1
 8009fae:	701a      	strb	r2, [r3, #0]
    return Stat;
 8009fb0:	4b04      	ldr	r3, [pc, #16]	@ (8009fc4 <USER_status+0x24>)
 8009fb2:	781b      	ldrb	r3, [r3, #0]
 8009fb4:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	370c      	adds	r7, #12
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc0:	4770      	bx	lr
 8009fc2:	bf00      	nop
 8009fc4:	20000011 	.word	0x20000011

08009fc8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b085      	sub	sp, #20
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	60b9      	str	r1, [r7, #8]
 8009fd0:	607a      	str	r2, [r7, #4]
 8009fd2:	603b      	str	r3, [r7, #0]
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8009fd8:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8009fda:	4618      	mov	r0, r3
 8009fdc:	3714      	adds	r7, #20
 8009fde:	46bd      	mov	sp, r7
 8009fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe4:	4770      	bx	lr

08009fe6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009fe6:	b480      	push	{r7}
 8009fe8:	b085      	sub	sp, #20
 8009fea:	af00      	add	r7, sp, #0
 8009fec:	60b9      	str	r1, [r7, #8]
 8009fee:	607a      	str	r2, [r7, #4]
 8009ff0:	603b      	str	r3, [r7, #0]
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8009ff6:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3714      	adds	r7, #20
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a002:	4770      	bx	lr

0800a004 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a004:	b480      	push	{r7}
 800a006:	b085      	sub	sp, #20
 800a008:	af00      	add	r7, sp, #0
 800a00a:	4603      	mov	r3, r0
 800a00c:	603a      	str	r2, [r7, #0]
 800a00e:	71fb      	strb	r3, [r7, #7]
 800a010:	460b      	mov	r3, r1
 800a012:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800a014:	2301      	movs	r3, #1
 800a016:	73fb      	strb	r3, [r7, #15]
    return res;
 800a018:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800a01a:	4618      	mov	r0, r3
 800a01c:	3714      	adds	r7, #20
 800a01e:	46bd      	mov	sp, r7
 800a020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a024:	4770      	bx	lr
	...

0800a028 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b084      	sub	sp, #16
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	4603      	mov	r3, r0
 800a030:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a032:	79fb      	ldrb	r3, [r7, #7]
 800a034:	4a08      	ldr	r2, [pc, #32]	@ (800a058 <disk_status+0x30>)
 800a036:	009b      	lsls	r3, r3, #2
 800a038:	4413      	add	r3, r2
 800a03a:	685b      	ldr	r3, [r3, #4]
 800a03c:	685b      	ldr	r3, [r3, #4]
 800a03e:	79fa      	ldrb	r2, [r7, #7]
 800a040:	4905      	ldr	r1, [pc, #20]	@ (800a058 <disk_status+0x30>)
 800a042:	440a      	add	r2, r1
 800a044:	7a12      	ldrb	r2, [r2, #8]
 800a046:	4610      	mov	r0, r2
 800a048:	4798      	blx	r3
 800a04a:	4603      	mov	r3, r0
 800a04c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800a04e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a050:	4618      	mov	r0, r3
 800a052:	3710      	adds	r7, #16
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}
 800a058:	20000c3c 	.word	0x20000c3c

0800a05c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b084      	sub	sp, #16
 800a060:	af00      	add	r7, sp, #0
 800a062:	4603      	mov	r3, r0
 800a064:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800a066:	2300      	movs	r3, #0
 800a068:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800a06a:	79fb      	ldrb	r3, [r7, #7]
 800a06c:	4a0e      	ldr	r2, [pc, #56]	@ (800a0a8 <disk_initialize+0x4c>)
 800a06e:	5cd3      	ldrb	r3, [r2, r3]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d114      	bne.n	800a09e <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800a074:	79fb      	ldrb	r3, [r7, #7]
 800a076:	4a0c      	ldr	r2, [pc, #48]	@ (800a0a8 <disk_initialize+0x4c>)
 800a078:	009b      	lsls	r3, r3, #2
 800a07a:	4413      	add	r3, r2
 800a07c:	685b      	ldr	r3, [r3, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	79fa      	ldrb	r2, [r7, #7]
 800a082:	4909      	ldr	r1, [pc, #36]	@ (800a0a8 <disk_initialize+0x4c>)
 800a084:	440a      	add	r2, r1
 800a086:	7a12      	ldrb	r2, [r2, #8]
 800a088:	4610      	mov	r0, r2
 800a08a:	4798      	blx	r3
 800a08c:	4603      	mov	r3, r0
 800a08e:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800a090:	7bfb      	ldrb	r3, [r7, #15]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d103      	bne.n	800a09e <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800a096:	79fb      	ldrb	r3, [r7, #7]
 800a098:	4a03      	ldr	r2, [pc, #12]	@ (800a0a8 <disk_initialize+0x4c>)
 800a09a:	2101      	movs	r1, #1
 800a09c:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800a09e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	3710      	adds	r7, #16
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bd80      	pop	{r7, pc}
 800a0a8:	20000c3c 	.word	0x20000c3c

0800a0ac <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a0ac:	b590      	push	{r4, r7, lr}
 800a0ae:	b087      	sub	sp, #28
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	60b9      	str	r1, [r7, #8]
 800a0b4:	607a      	str	r2, [r7, #4]
 800a0b6:	603b      	str	r3, [r7, #0]
 800a0b8:	4603      	mov	r3, r0
 800a0ba:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800a0bc:	7bfb      	ldrb	r3, [r7, #15]
 800a0be:	4a0a      	ldr	r2, [pc, #40]	@ (800a0e8 <disk_read+0x3c>)
 800a0c0:	009b      	lsls	r3, r3, #2
 800a0c2:	4413      	add	r3, r2
 800a0c4:	685b      	ldr	r3, [r3, #4]
 800a0c6:	689c      	ldr	r4, [r3, #8]
 800a0c8:	7bfb      	ldrb	r3, [r7, #15]
 800a0ca:	4a07      	ldr	r2, [pc, #28]	@ (800a0e8 <disk_read+0x3c>)
 800a0cc:	4413      	add	r3, r2
 800a0ce:	7a18      	ldrb	r0, [r3, #8]
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	687a      	ldr	r2, [r7, #4]
 800a0d4:	68b9      	ldr	r1, [r7, #8]
 800a0d6:	47a0      	blx	r4
 800a0d8:	4603      	mov	r3, r0
 800a0da:	75fb      	strb	r3, [r7, #23]
  return res;
 800a0dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0de:	4618      	mov	r0, r3
 800a0e0:	371c      	adds	r7, #28
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bd90      	pop	{r4, r7, pc}
 800a0e6:	bf00      	nop
 800a0e8:	20000c3c 	.word	0x20000c3c

0800a0ec <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800a0ec:	b590      	push	{r4, r7, lr}
 800a0ee:	b087      	sub	sp, #28
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	60b9      	str	r1, [r7, #8]
 800a0f4:	607a      	str	r2, [r7, #4]
 800a0f6:	603b      	str	r3, [r7, #0]
 800a0f8:	4603      	mov	r3, r0
 800a0fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800a0fc:	7bfb      	ldrb	r3, [r7, #15]
 800a0fe:	4a0a      	ldr	r2, [pc, #40]	@ (800a128 <disk_write+0x3c>)
 800a100:	009b      	lsls	r3, r3, #2
 800a102:	4413      	add	r3, r2
 800a104:	685b      	ldr	r3, [r3, #4]
 800a106:	68dc      	ldr	r4, [r3, #12]
 800a108:	7bfb      	ldrb	r3, [r7, #15]
 800a10a:	4a07      	ldr	r2, [pc, #28]	@ (800a128 <disk_write+0x3c>)
 800a10c:	4413      	add	r3, r2
 800a10e:	7a18      	ldrb	r0, [r3, #8]
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	687a      	ldr	r2, [r7, #4]
 800a114:	68b9      	ldr	r1, [r7, #8]
 800a116:	47a0      	blx	r4
 800a118:	4603      	mov	r3, r0
 800a11a:	75fb      	strb	r3, [r7, #23]
  return res;
 800a11c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a11e:	4618      	mov	r0, r3
 800a120:	371c      	adds	r7, #28
 800a122:	46bd      	mov	sp, r7
 800a124:	bd90      	pop	{r4, r7, pc}
 800a126:	bf00      	nop
 800a128:	20000c3c 	.word	0x20000c3c

0800a12c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b084      	sub	sp, #16
 800a130:	af00      	add	r7, sp, #0
 800a132:	4603      	mov	r3, r0
 800a134:	603a      	str	r2, [r7, #0]
 800a136:	71fb      	strb	r3, [r7, #7]
 800a138:	460b      	mov	r3, r1
 800a13a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800a13c:	79fb      	ldrb	r3, [r7, #7]
 800a13e:	4a09      	ldr	r2, [pc, #36]	@ (800a164 <disk_ioctl+0x38>)
 800a140:	009b      	lsls	r3, r3, #2
 800a142:	4413      	add	r3, r2
 800a144:	685b      	ldr	r3, [r3, #4]
 800a146:	691b      	ldr	r3, [r3, #16]
 800a148:	79fa      	ldrb	r2, [r7, #7]
 800a14a:	4906      	ldr	r1, [pc, #24]	@ (800a164 <disk_ioctl+0x38>)
 800a14c:	440a      	add	r2, r1
 800a14e:	7a10      	ldrb	r0, [r2, #8]
 800a150:	79b9      	ldrb	r1, [r7, #6]
 800a152:	683a      	ldr	r2, [r7, #0]
 800a154:	4798      	blx	r3
 800a156:	4603      	mov	r3, r0
 800a158:	73fb      	strb	r3, [r7, #15]
  return res;
 800a15a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a15c:	4618      	mov	r0, r3
 800a15e:	3710      	adds	r7, #16
 800a160:	46bd      	mov	sp, r7
 800a162:	bd80      	pop	{r7, pc}
 800a164:	20000c3c 	.word	0x20000c3c

0800a168 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800a168:	b480      	push	{r7}
 800a16a:	b085      	sub	sp, #20
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	3301      	adds	r3, #1
 800a174:	781b      	ldrb	r3, [r3, #0]
 800a176:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800a178:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a17c:	021b      	lsls	r3, r3, #8
 800a17e:	b21a      	sxth	r2, r3
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	781b      	ldrb	r3, [r3, #0]
 800a184:	b21b      	sxth	r3, r3
 800a186:	4313      	orrs	r3, r2
 800a188:	b21b      	sxth	r3, r3
 800a18a:	81fb      	strh	r3, [r7, #14]
	return rv;
 800a18c:	89fb      	ldrh	r3, [r7, #14]
}
 800a18e:	4618      	mov	r0, r3
 800a190:	3714      	adds	r7, #20
 800a192:	46bd      	mov	sp, r7
 800a194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a198:	4770      	bx	lr

0800a19a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a19a:	b480      	push	{r7}
 800a19c:	b085      	sub	sp, #20
 800a19e:	af00      	add	r7, sp, #0
 800a1a0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	3303      	adds	r3, #3
 800a1a6:	781b      	ldrb	r3, [r3, #0]
 800a1a8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	021b      	lsls	r3, r3, #8
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	3202      	adds	r2, #2
 800a1b2:	7812      	ldrb	r2, [r2, #0]
 800a1b4:	4313      	orrs	r3, r2
 800a1b6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	021b      	lsls	r3, r3, #8
 800a1bc:	687a      	ldr	r2, [r7, #4]
 800a1be:	3201      	adds	r2, #1
 800a1c0:	7812      	ldrb	r2, [r2, #0]
 800a1c2:	4313      	orrs	r3, r2
 800a1c4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	021b      	lsls	r3, r3, #8
 800a1ca:	687a      	ldr	r2, [r7, #4]
 800a1cc:	7812      	ldrb	r2, [r2, #0]
 800a1ce:	4313      	orrs	r3, r2
 800a1d0:	60fb      	str	r3, [r7, #12]
	return rv;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3714      	adds	r7, #20
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1de:	4770      	bx	lr

0800a1e0 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b083      	sub	sp, #12
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
 800a1e8:	460b      	mov	r3, r1
 800a1ea:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	1c5a      	adds	r2, r3, #1
 800a1f0:	607a      	str	r2, [r7, #4]
 800a1f2:	887a      	ldrh	r2, [r7, #2]
 800a1f4:	b2d2      	uxtb	r2, r2
 800a1f6:	701a      	strb	r2, [r3, #0]
 800a1f8:	887b      	ldrh	r3, [r7, #2]
 800a1fa:	0a1b      	lsrs	r3, r3, #8
 800a1fc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	1c5a      	adds	r2, r3, #1
 800a202:	607a      	str	r2, [r7, #4]
 800a204:	887a      	ldrh	r2, [r7, #2]
 800a206:	b2d2      	uxtb	r2, r2
 800a208:	701a      	strb	r2, [r3, #0]
}
 800a20a:	bf00      	nop
 800a20c:	370c      	adds	r7, #12
 800a20e:	46bd      	mov	sp, r7
 800a210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a214:	4770      	bx	lr

0800a216 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800a216:	b480      	push	{r7}
 800a218:	b083      	sub	sp, #12
 800a21a:	af00      	add	r7, sp, #0
 800a21c:	6078      	str	r0, [r7, #4]
 800a21e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	1c5a      	adds	r2, r3, #1
 800a224:	607a      	str	r2, [r7, #4]
 800a226:	683a      	ldr	r2, [r7, #0]
 800a228:	b2d2      	uxtb	r2, r2
 800a22a:	701a      	strb	r2, [r3, #0]
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	0a1b      	lsrs	r3, r3, #8
 800a230:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	1c5a      	adds	r2, r3, #1
 800a236:	607a      	str	r2, [r7, #4]
 800a238:	683a      	ldr	r2, [r7, #0]
 800a23a:	b2d2      	uxtb	r2, r2
 800a23c:	701a      	strb	r2, [r3, #0]
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	0a1b      	lsrs	r3, r3, #8
 800a242:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	1c5a      	adds	r2, r3, #1
 800a248:	607a      	str	r2, [r7, #4]
 800a24a:	683a      	ldr	r2, [r7, #0]
 800a24c:	b2d2      	uxtb	r2, r2
 800a24e:	701a      	strb	r2, [r3, #0]
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	0a1b      	lsrs	r3, r3, #8
 800a254:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	1c5a      	adds	r2, r3, #1
 800a25a:	607a      	str	r2, [r7, #4]
 800a25c:	683a      	ldr	r2, [r7, #0]
 800a25e:	b2d2      	uxtb	r2, r2
 800a260:	701a      	strb	r2, [r3, #0]
}
 800a262:	bf00      	nop
 800a264:	370c      	adds	r7, #12
 800a266:	46bd      	mov	sp, r7
 800a268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26c:	4770      	bx	lr

0800a26e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800a26e:	b480      	push	{r7}
 800a270:	b087      	sub	sp, #28
 800a272:	af00      	add	r7, sp, #0
 800a274:	60f8      	str	r0, [r7, #12]
 800a276:	60b9      	str	r1, [r7, #8]
 800a278:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a27e:	68bb      	ldr	r3, [r7, #8]
 800a280:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d00d      	beq.n	800a2a4 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800a288:	693a      	ldr	r2, [r7, #16]
 800a28a:	1c53      	adds	r3, r2, #1
 800a28c:	613b      	str	r3, [r7, #16]
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	1c59      	adds	r1, r3, #1
 800a292:	6179      	str	r1, [r7, #20]
 800a294:	7812      	ldrb	r2, [r2, #0]
 800a296:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	3b01      	subs	r3, #1
 800a29c:	607b      	str	r3, [r7, #4]
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d1f1      	bne.n	800a288 <mem_cpy+0x1a>
	}
}
 800a2a4:	bf00      	nop
 800a2a6:	371c      	adds	r7, #28
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ae:	4770      	bx	lr

0800a2b0 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800a2b0:	b480      	push	{r7}
 800a2b2:	b087      	sub	sp, #28
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	60f8      	str	r0, [r7, #12]
 800a2b8:	60b9      	str	r1, [r7, #8]
 800a2ba:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800a2c0:	697b      	ldr	r3, [r7, #20]
 800a2c2:	1c5a      	adds	r2, r3, #1
 800a2c4:	617a      	str	r2, [r7, #20]
 800a2c6:	68ba      	ldr	r2, [r7, #8]
 800a2c8:	b2d2      	uxtb	r2, r2
 800a2ca:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	3b01      	subs	r3, #1
 800a2d0:	607b      	str	r3, [r7, #4]
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d1f3      	bne.n	800a2c0 <mem_set+0x10>
}
 800a2d8:	bf00      	nop
 800a2da:	bf00      	nop
 800a2dc:	371c      	adds	r7, #28
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e4:	4770      	bx	lr

0800a2e6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800a2e6:	b480      	push	{r7}
 800a2e8:	b089      	sub	sp, #36	@ 0x24
 800a2ea:	af00      	add	r7, sp, #0
 800a2ec:	60f8      	str	r0, [r7, #12]
 800a2ee:	60b9      	str	r1, [r7, #8]
 800a2f0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	61fb      	str	r3, [r7, #28]
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800a2fe:	69fb      	ldr	r3, [r7, #28]
 800a300:	1c5a      	adds	r2, r3, #1
 800a302:	61fa      	str	r2, [r7, #28]
 800a304:	781b      	ldrb	r3, [r3, #0]
 800a306:	4619      	mov	r1, r3
 800a308:	69bb      	ldr	r3, [r7, #24]
 800a30a:	1c5a      	adds	r2, r3, #1
 800a30c:	61ba      	str	r2, [r7, #24]
 800a30e:	781b      	ldrb	r3, [r3, #0]
 800a310:	1acb      	subs	r3, r1, r3
 800a312:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	3b01      	subs	r3, #1
 800a318:	607b      	str	r3, [r7, #4]
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d002      	beq.n	800a326 <mem_cmp+0x40>
 800a320:	697b      	ldr	r3, [r7, #20]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d0eb      	beq.n	800a2fe <mem_cmp+0x18>

	return r;
 800a326:	697b      	ldr	r3, [r7, #20]
}
 800a328:	4618      	mov	r0, r3
 800a32a:	3724      	adds	r7, #36	@ 0x24
 800a32c:	46bd      	mov	sp, r7
 800a32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a332:	4770      	bx	lr

0800a334 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800a334:	b480      	push	{r7}
 800a336:	b083      	sub	sp, #12
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
 800a33c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800a33e:	e002      	b.n	800a346 <chk_chr+0x12>
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	3301      	adds	r3, #1
 800a344:	607b      	str	r3, [r7, #4]
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	781b      	ldrb	r3, [r3, #0]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d005      	beq.n	800a35a <chk_chr+0x26>
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	781b      	ldrb	r3, [r3, #0]
 800a352:	461a      	mov	r2, r3
 800a354:	683b      	ldr	r3, [r7, #0]
 800a356:	4293      	cmp	r3, r2
 800a358:	d1f2      	bne.n	800a340 <chk_chr+0xc>
	return *str;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	781b      	ldrb	r3, [r3, #0]
}
 800a35e:	4618      	mov	r0, r3
 800a360:	370c      	adds	r7, #12
 800a362:	46bd      	mov	sp, r7
 800a364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a368:	4770      	bx	lr

0800a36a <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800a36a:	b580      	push	{r7, lr}
 800a36c:	b082      	sub	sp, #8
 800a36e:	af00      	add	r7, sp, #0
 800a370:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d009      	beq.n	800a38c <lock_fs+0x22>
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	68db      	ldr	r3, [r3, #12]
 800a37c:	4618      	mov	r0, r3
 800a37e:	f002 f873 	bl	800c468 <ff_req_grant>
 800a382:	4603      	mov	r3, r0
 800a384:	2b00      	cmp	r3, #0
 800a386:	d001      	beq.n	800a38c <lock_fs+0x22>
 800a388:	2301      	movs	r3, #1
 800a38a:	e000      	b.n	800a38e <lock_fs+0x24>
 800a38c:	2300      	movs	r3, #0
}
 800a38e:	4618      	mov	r0, r3
 800a390:	3708      	adds	r7, #8
 800a392:	46bd      	mov	sp, r7
 800a394:	bd80      	pop	{r7, pc}

0800a396 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800a396:	b580      	push	{r7, lr}
 800a398:	b082      	sub	sp, #8
 800a39a:	af00      	add	r7, sp, #0
 800a39c:	6078      	str	r0, [r7, #4]
 800a39e:	460b      	mov	r3, r1
 800a3a0:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d00d      	beq.n	800a3c4 <unlock_fs+0x2e>
 800a3a8:	78fb      	ldrb	r3, [r7, #3]
 800a3aa:	2b0c      	cmp	r3, #12
 800a3ac:	d00a      	beq.n	800a3c4 <unlock_fs+0x2e>
 800a3ae:	78fb      	ldrb	r3, [r7, #3]
 800a3b0:	2b0b      	cmp	r3, #11
 800a3b2:	d007      	beq.n	800a3c4 <unlock_fs+0x2e>
 800a3b4:	78fb      	ldrb	r3, [r7, #3]
 800a3b6:	2b0f      	cmp	r3, #15
 800a3b8:	d004      	beq.n	800a3c4 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	68db      	ldr	r3, [r3, #12]
 800a3be:	4618      	mov	r0, r3
 800a3c0:	f002 f867 	bl	800c492 <ff_rel_grant>
	}
}
 800a3c4:	bf00      	nop
 800a3c6:	3708      	adds	r7, #8
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	bd80      	pop	{r7, pc}

0800a3cc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	b085      	sub	sp, #20
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
 800a3d4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	60bb      	str	r3, [r7, #8]
 800a3da:	68bb      	ldr	r3, [r7, #8]
 800a3dc:	60fb      	str	r3, [r7, #12]
 800a3de:	e029      	b.n	800a434 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800a3e0:	4a27      	ldr	r2, [pc, #156]	@ (800a480 <chk_lock+0xb4>)
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	011b      	lsls	r3, r3, #4
 800a3e6:	4413      	add	r3, r2
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d01d      	beq.n	800a42a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a3ee:	4a24      	ldr	r2, [pc, #144]	@ (800a480 <chk_lock+0xb4>)
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	011b      	lsls	r3, r3, #4
 800a3f4:	4413      	add	r3, r2
 800a3f6:	681a      	ldr	r2, [r3, #0]
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	429a      	cmp	r2, r3
 800a3fe:	d116      	bne.n	800a42e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800a400:	4a1f      	ldr	r2, [pc, #124]	@ (800a480 <chk_lock+0xb4>)
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	011b      	lsls	r3, r3, #4
 800a406:	4413      	add	r3, r2
 800a408:	3304      	adds	r3, #4
 800a40a:	681a      	ldr	r2, [r3, #0]
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a410:	429a      	cmp	r2, r3
 800a412:	d10c      	bne.n	800a42e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a414:	4a1a      	ldr	r2, [pc, #104]	@ (800a480 <chk_lock+0xb4>)
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	011b      	lsls	r3, r3, #4
 800a41a:	4413      	add	r3, r2
 800a41c:	3308      	adds	r3, #8
 800a41e:	681a      	ldr	r2, [r3, #0]
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800a424:	429a      	cmp	r2, r3
 800a426:	d102      	bne.n	800a42e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a428:	e007      	b.n	800a43a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800a42a:	2301      	movs	r3, #1
 800a42c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	3301      	adds	r3, #1
 800a432:	60fb      	str	r3, [r7, #12]
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	2b01      	cmp	r3, #1
 800a438:	d9d2      	bls.n	800a3e0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	2b02      	cmp	r3, #2
 800a43e:	d109      	bne.n	800a454 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800a440:	68bb      	ldr	r3, [r7, #8]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d102      	bne.n	800a44c <chk_lock+0x80>
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	2b02      	cmp	r3, #2
 800a44a:	d101      	bne.n	800a450 <chk_lock+0x84>
 800a44c:	2300      	movs	r3, #0
 800a44e:	e010      	b.n	800a472 <chk_lock+0xa6>
 800a450:	2312      	movs	r3, #18
 800a452:	e00e      	b.n	800a472 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d108      	bne.n	800a46c <chk_lock+0xa0>
 800a45a:	4a09      	ldr	r2, [pc, #36]	@ (800a480 <chk_lock+0xb4>)
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	011b      	lsls	r3, r3, #4
 800a460:	4413      	add	r3, r2
 800a462:	330c      	adds	r3, #12
 800a464:	881b      	ldrh	r3, [r3, #0]
 800a466:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a46a:	d101      	bne.n	800a470 <chk_lock+0xa4>
 800a46c:	2310      	movs	r3, #16
 800a46e:	e000      	b.n	800a472 <chk_lock+0xa6>
 800a470:	2300      	movs	r3, #0
}
 800a472:	4618      	mov	r0, r3
 800a474:	3714      	adds	r7, #20
 800a476:	46bd      	mov	sp, r7
 800a478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47c:	4770      	bx	lr
 800a47e:	bf00      	nop
 800a480:	20000c1c 	.word	0x20000c1c

0800a484 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800a484:	b480      	push	{r7}
 800a486:	b083      	sub	sp, #12
 800a488:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a48a:	2300      	movs	r3, #0
 800a48c:	607b      	str	r3, [r7, #4]
 800a48e:	e002      	b.n	800a496 <enq_lock+0x12>
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	3301      	adds	r3, #1
 800a494:	607b      	str	r3, [r7, #4]
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2b01      	cmp	r3, #1
 800a49a:	d806      	bhi.n	800a4aa <enq_lock+0x26>
 800a49c:	4a09      	ldr	r2, [pc, #36]	@ (800a4c4 <enq_lock+0x40>)
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	011b      	lsls	r3, r3, #4
 800a4a2:	4413      	add	r3, r2
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d1f2      	bne.n	800a490 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2b02      	cmp	r3, #2
 800a4ae:	bf14      	ite	ne
 800a4b0:	2301      	movne	r3, #1
 800a4b2:	2300      	moveq	r3, #0
 800a4b4:	b2db      	uxtb	r3, r3
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	370c      	adds	r7, #12
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c0:	4770      	bx	lr
 800a4c2:	bf00      	nop
 800a4c4:	20000c1c 	.word	0x20000c1c

0800a4c8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a4c8:	b480      	push	{r7}
 800a4ca:	b085      	sub	sp, #20
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
 800a4d0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	60fb      	str	r3, [r7, #12]
 800a4d6:	e01f      	b.n	800a518 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800a4d8:	4a41      	ldr	r2, [pc, #260]	@ (800a5e0 <inc_lock+0x118>)
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	011b      	lsls	r3, r3, #4
 800a4de:	4413      	add	r3, r2
 800a4e0:	681a      	ldr	r2, [r3, #0]
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	429a      	cmp	r2, r3
 800a4e8:	d113      	bne.n	800a512 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800a4ea:	4a3d      	ldr	r2, [pc, #244]	@ (800a5e0 <inc_lock+0x118>)
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	011b      	lsls	r3, r3, #4
 800a4f0:	4413      	add	r3, r2
 800a4f2:	3304      	adds	r3, #4
 800a4f4:	681a      	ldr	r2, [r3, #0]
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800a4fa:	429a      	cmp	r2, r3
 800a4fc:	d109      	bne.n	800a512 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800a4fe:	4a38      	ldr	r2, [pc, #224]	@ (800a5e0 <inc_lock+0x118>)
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	011b      	lsls	r3, r3, #4
 800a504:	4413      	add	r3, r2
 800a506:	3308      	adds	r3, #8
 800a508:	681a      	ldr	r2, [r3, #0]
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800a50e:	429a      	cmp	r2, r3
 800a510:	d006      	beq.n	800a520 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	3301      	adds	r3, #1
 800a516:	60fb      	str	r3, [r7, #12]
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	2b01      	cmp	r3, #1
 800a51c:	d9dc      	bls.n	800a4d8 <inc_lock+0x10>
 800a51e:	e000      	b.n	800a522 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800a520:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	2b02      	cmp	r3, #2
 800a526:	d132      	bne.n	800a58e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a528:	2300      	movs	r3, #0
 800a52a:	60fb      	str	r3, [r7, #12]
 800a52c:	e002      	b.n	800a534 <inc_lock+0x6c>
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	3301      	adds	r3, #1
 800a532:	60fb      	str	r3, [r7, #12]
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	2b01      	cmp	r3, #1
 800a538:	d806      	bhi.n	800a548 <inc_lock+0x80>
 800a53a:	4a29      	ldr	r2, [pc, #164]	@ (800a5e0 <inc_lock+0x118>)
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	011b      	lsls	r3, r3, #4
 800a540:	4413      	add	r3, r2
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d1f2      	bne.n	800a52e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	2b02      	cmp	r3, #2
 800a54c:	d101      	bne.n	800a552 <inc_lock+0x8a>
 800a54e:	2300      	movs	r3, #0
 800a550:	e040      	b.n	800a5d4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681a      	ldr	r2, [r3, #0]
 800a556:	4922      	ldr	r1, [pc, #136]	@ (800a5e0 <inc_lock+0x118>)
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	011b      	lsls	r3, r3, #4
 800a55c:	440b      	add	r3, r1
 800a55e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	689a      	ldr	r2, [r3, #8]
 800a564:	491e      	ldr	r1, [pc, #120]	@ (800a5e0 <inc_lock+0x118>)
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	011b      	lsls	r3, r3, #4
 800a56a:	440b      	add	r3, r1
 800a56c:	3304      	adds	r3, #4
 800a56e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	695a      	ldr	r2, [r3, #20]
 800a574:	491a      	ldr	r1, [pc, #104]	@ (800a5e0 <inc_lock+0x118>)
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	011b      	lsls	r3, r3, #4
 800a57a:	440b      	add	r3, r1
 800a57c:	3308      	adds	r3, #8
 800a57e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800a580:	4a17      	ldr	r2, [pc, #92]	@ (800a5e0 <inc_lock+0x118>)
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	011b      	lsls	r3, r3, #4
 800a586:	4413      	add	r3, r2
 800a588:	330c      	adds	r3, #12
 800a58a:	2200      	movs	r2, #0
 800a58c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d009      	beq.n	800a5a8 <inc_lock+0xe0>
 800a594:	4a12      	ldr	r2, [pc, #72]	@ (800a5e0 <inc_lock+0x118>)
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	011b      	lsls	r3, r3, #4
 800a59a:	4413      	add	r3, r2
 800a59c:	330c      	adds	r3, #12
 800a59e:	881b      	ldrh	r3, [r3, #0]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d001      	beq.n	800a5a8 <inc_lock+0xe0>
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	e015      	b.n	800a5d4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d108      	bne.n	800a5c0 <inc_lock+0xf8>
 800a5ae:	4a0c      	ldr	r2, [pc, #48]	@ (800a5e0 <inc_lock+0x118>)
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	011b      	lsls	r3, r3, #4
 800a5b4:	4413      	add	r3, r2
 800a5b6:	330c      	adds	r3, #12
 800a5b8:	881b      	ldrh	r3, [r3, #0]
 800a5ba:	3301      	adds	r3, #1
 800a5bc:	b29a      	uxth	r2, r3
 800a5be:	e001      	b.n	800a5c4 <inc_lock+0xfc>
 800a5c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a5c4:	4906      	ldr	r1, [pc, #24]	@ (800a5e0 <inc_lock+0x118>)
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	011b      	lsls	r3, r3, #4
 800a5ca:	440b      	add	r3, r1
 800a5cc:	330c      	adds	r3, #12
 800a5ce:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	3301      	adds	r3, #1
}
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	3714      	adds	r7, #20
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5de:	4770      	bx	lr
 800a5e0:	20000c1c 	.word	0x20000c1c

0800a5e4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b085      	sub	sp, #20
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	60fb      	str	r3, [r7, #12]
 800a5f0:	e010      	b.n	800a614 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800a5f2:	4a0d      	ldr	r2, [pc, #52]	@ (800a628 <clear_lock+0x44>)
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	011b      	lsls	r3, r3, #4
 800a5f8:	4413      	add	r3, r2
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d105      	bne.n	800a60e <clear_lock+0x2a>
 800a602:	4a09      	ldr	r2, [pc, #36]	@ (800a628 <clear_lock+0x44>)
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	011b      	lsls	r3, r3, #4
 800a608:	4413      	add	r3, r2
 800a60a:	2200      	movs	r2, #0
 800a60c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	3301      	adds	r3, #1
 800a612:	60fb      	str	r3, [r7, #12]
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	2b01      	cmp	r3, #1
 800a618:	d9eb      	bls.n	800a5f2 <clear_lock+0xe>
	}
}
 800a61a:	bf00      	nop
 800a61c:	bf00      	nop
 800a61e:	3714      	adds	r7, #20
 800a620:	46bd      	mov	sp, r7
 800a622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a626:	4770      	bx	lr
 800a628:	20000c1c 	.word	0x20000c1c

0800a62c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b086      	sub	sp, #24
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800a634:	2300      	movs	r3, #0
 800a636:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	78db      	ldrb	r3, [r3, #3]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d034      	beq.n	800a6aa <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a644:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	7858      	ldrb	r0, [r3, #1]
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800a650:	2301      	movs	r3, #1
 800a652:	697a      	ldr	r2, [r7, #20]
 800a654:	f7ff fd4a 	bl	800a0ec <disk_write>
 800a658:	4603      	mov	r3, r0
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d002      	beq.n	800a664 <sync_window+0x38>
			res = FR_DISK_ERR;
 800a65e:	2301      	movs	r3, #1
 800a660:	73fb      	strb	r3, [r7, #15]
 800a662:	e022      	b.n	800a6aa <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2200      	movs	r2, #0
 800a668:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a66e:	697a      	ldr	r2, [r7, #20]
 800a670:	1ad2      	subs	r2, r2, r3
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	69db      	ldr	r3, [r3, #28]
 800a676:	429a      	cmp	r2, r3
 800a678:	d217      	bcs.n	800a6aa <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	789b      	ldrb	r3, [r3, #2]
 800a67e:	613b      	str	r3, [r7, #16]
 800a680:	e010      	b.n	800a6a4 <sync_window+0x78>
					wsect += fs->fsize;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	69db      	ldr	r3, [r3, #28]
 800a686:	697a      	ldr	r2, [r7, #20]
 800a688:	4413      	add	r3, r2
 800a68a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	7858      	ldrb	r0, [r3, #1]
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800a696:	2301      	movs	r3, #1
 800a698:	697a      	ldr	r2, [r7, #20]
 800a69a:	f7ff fd27 	bl	800a0ec <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a69e:	693b      	ldr	r3, [r7, #16]
 800a6a0:	3b01      	subs	r3, #1
 800a6a2:	613b      	str	r3, [r7, #16]
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	2b01      	cmp	r3, #1
 800a6a8:	d8eb      	bhi.n	800a682 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800a6aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3718      	adds	r7, #24
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd80      	pop	{r7, pc}

0800a6b4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b084      	sub	sp, #16
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
 800a6bc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800a6be:	2300      	movs	r3, #0
 800a6c0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6c6:	683a      	ldr	r2, [r7, #0]
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	d01b      	beq.n	800a704 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f7ff ffad 	bl	800a62c <sync_window>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800a6d6:	7bfb      	ldrb	r3, [r7, #15]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d113      	bne.n	800a704 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	7858      	ldrb	r0, [r3, #1]
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800a6e6:	2301      	movs	r3, #1
 800a6e8:	683a      	ldr	r2, [r7, #0]
 800a6ea:	f7ff fcdf 	bl	800a0ac <disk_read>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d004      	beq.n	800a6fe <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800a6f4:	f04f 33ff 	mov.w	r3, #4294967295
 800a6f8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	683a      	ldr	r2, [r7, #0]
 800a702:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800a704:	7bfb      	ldrb	r3, [r7, #15]
}
 800a706:	4618      	mov	r0, r3
 800a708:	3710      	adds	r7, #16
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}
	...

0800a710 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b084      	sub	sp, #16
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800a718:	6878      	ldr	r0, [r7, #4]
 800a71a:	f7ff ff87 	bl	800a62c <sync_window>
 800a71e:	4603      	mov	r3, r0
 800a720:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a722:	7bfb      	ldrb	r3, [r7, #15]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d158      	bne.n	800a7da <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	781b      	ldrb	r3, [r3, #0]
 800a72c:	2b03      	cmp	r3, #3
 800a72e:	d148      	bne.n	800a7c2 <sync_fs+0xb2>
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	791b      	ldrb	r3, [r3, #4]
 800a734:	2b01      	cmp	r3, #1
 800a736:	d144      	bne.n	800a7c2 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	3334      	adds	r3, #52	@ 0x34
 800a73c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a740:	2100      	movs	r1, #0
 800a742:	4618      	mov	r0, r3
 800a744:	f7ff fdb4 	bl	800a2b0 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	3334      	adds	r3, #52	@ 0x34
 800a74c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a750:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800a754:	4618      	mov	r0, r3
 800a756:	f7ff fd43 	bl	800a1e0 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	3334      	adds	r3, #52	@ 0x34
 800a75e:	4921      	ldr	r1, [pc, #132]	@ (800a7e4 <sync_fs+0xd4>)
 800a760:	4618      	mov	r0, r3
 800a762:	f7ff fd58 	bl	800a216 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	3334      	adds	r3, #52	@ 0x34
 800a76a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800a76e:	491e      	ldr	r1, [pc, #120]	@ (800a7e8 <sync_fs+0xd8>)
 800a770:	4618      	mov	r0, r3
 800a772:	f7ff fd50 	bl	800a216 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	3334      	adds	r3, #52	@ 0x34
 800a77a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	695b      	ldr	r3, [r3, #20]
 800a782:	4619      	mov	r1, r3
 800a784:	4610      	mov	r0, r2
 800a786:	f7ff fd46 	bl	800a216 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	3334      	adds	r3, #52	@ 0x34
 800a78e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	691b      	ldr	r3, [r3, #16]
 800a796:	4619      	mov	r1, r3
 800a798:	4610      	mov	r0, r2
 800a79a:	f7ff fd3c 	bl	800a216 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6a1b      	ldr	r3, [r3, #32]
 800a7a2:	1c5a      	adds	r2, r3, #1
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	7858      	ldrb	r0, [r3, #1]
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	f7ff fc98 	bl	800a0ec <disk_write>
			fs->fsi_flag = 0;
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	785b      	ldrb	r3, [r3, #1]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	2100      	movs	r1, #0
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f7ff fcae 	bl	800a12c <disk_ioctl>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d001      	beq.n	800a7da <sync_fs+0xca>
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800a7da:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7dc:	4618      	mov	r0, r3
 800a7de:	3710      	adds	r7, #16
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	bd80      	pop	{r7, pc}
 800a7e4:	41615252 	.word	0x41615252
 800a7e8:	61417272 	.word	0x61417272

0800a7ec <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800a7ec:	b480      	push	{r7}
 800a7ee:	b083      	sub	sp, #12
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
 800a7f4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	3b02      	subs	r3, #2
 800a7fa:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	699b      	ldr	r3, [r3, #24]
 800a800:	3b02      	subs	r3, #2
 800a802:	683a      	ldr	r2, [r7, #0]
 800a804:	429a      	cmp	r2, r3
 800a806:	d301      	bcc.n	800a80c <clust2sect+0x20>
 800a808:	2300      	movs	r3, #0
 800a80a:	e008      	b.n	800a81e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	895b      	ldrh	r3, [r3, #10]
 800a810:	461a      	mov	r2, r3
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	fb03 f202 	mul.w	r2, r3, r2
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a81c:	4413      	add	r3, r2
}
 800a81e:	4618      	mov	r0, r3
 800a820:	370c      	adds	r7, #12
 800a822:	46bd      	mov	sp, r7
 800a824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a828:	4770      	bx	lr

0800a82a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800a82a:	b580      	push	{r7, lr}
 800a82c:	b086      	sub	sp, #24
 800a82e:	af00      	add	r7, sp, #0
 800a830:	6078      	str	r0, [r7, #4]
 800a832:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	2b01      	cmp	r3, #1
 800a83e:	d904      	bls.n	800a84a <get_fat+0x20>
 800a840:	693b      	ldr	r3, [r7, #16]
 800a842:	699b      	ldr	r3, [r3, #24]
 800a844:	683a      	ldr	r2, [r7, #0]
 800a846:	429a      	cmp	r2, r3
 800a848:	d302      	bcc.n	800a850 <get_fat+0x26>
		val = 1;	/* Internal error */
 800a84a:	2301      	movs	r3, #1
 800a84c:	617b      	str	r3, [r7, #20]
 800a84e:	e08e      	b.n	800a96e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a850:	f04f 33ff 	mov.w	r3, #4294967295
 800a854:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800a856:	693b      	ldr	r3, [r7, #16]
 800a858:	781b      	ldrb	r3, [r3, #0]
 800a85a:	2b03      	cmp	r3, #3
 800a85c:	d061      	beq.n	800a922 <get_fat+0xf8>
 800a85e:	2b03      	cmp	r3, #3
 800a860:	dc7b      	bgt.n	800a95a <get_fat+0x130>
 800a862:	2b01      	cmp	r3, #1
 800a864:	d002      	beq.n	800a86c <get_fat+0x42>
 800a866:	2b02      	cmp	r3, #2
 800a868:	d041      	beq.n	800a8ee <get_fat+0xc4>
 800a86a:	e076      	b.n	800a95a <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	60fb      	str	r3, [r7, #12]
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	085b      	lsrs	r3, r3, #1
 800a874:	68fa      	ldr	r2, [r7, #12]
 800a876:	4413      	add	r3, r2
 800a878:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a87a:	693b      	ldr	r3, [r7, #16]
 800a87c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	0a5b      	lsrs	r3, r3, #9
 800a882:	4413      	add	r3, r2
 800a884:	4619      	mov	r1, r3
 800a886:	6938      	ldr	r0, [r7, #16]
 800a888:	f7ff ff14 	bl	800a6b4 <move_window>
 800a88c:	4603      	mov	r3, r0
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d166      	bne.n	800a960 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	1c5a      	adds	r2, r3, #1
 800a896:	60fa      	str	r2, [r7, #12]
 800a898:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a89c:	693a      	ldr	r2, [r7, #16]
 800a89e:	4413      	add	r3, r2
 800a8a0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a8a4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a8a6:	693b      	ldr	r3, [r7, #16]
 800a8a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	0a5b      	lsrs	r3, r3, #9
 800a8ae:	4413      	add	r3, r2
 800a8b0:	4619      	mov	r1, r3
 800a8b2:	6938      	ldr	r0, [r7, #16]
 800a8b4:	f7ff fefe 	bl	800a6b4 <move_window>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d152      	bne.n	800a964 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8c4:	693a      	ldr	r2, [r7, #16]
 800a8c6:	4413      	add	r3, r2
 800a8c8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800a8cc:	021b      	lsls	r3, r3, #8
 800a8ce:	68ba      	ldr	r2, [r7, #8]
 800a8d0:	4313      	orrs	r3, r2
 800a8d2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	f003 0301 	and.w	r3, r3, #1
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d002      	beq.n	800a8e4 <get_fat+0xba>
 800a8de:	68bb      	ldr	r3, [r7, #8]
 800a8e0:	091b      	lsrs	r3, r3, #4
 800a8e2:	e002      	b.n	800a8ea <get_fat+0xc0>
 800a8e4:	68bb      	ldr	r3, [r7, #8]
 800a8e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a8ea:	617b      	str	r3, [r7, #20]
			break;
 800a8ec:	e03f      	b.n	800a96e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	0a1b      	lsrs	r3, r3, #8
 800a8f6:	4413      	add	r3, r2
 800a8f8:	4619      	mov	r1, r3
 800a8fa:	6938      	ldr	r0, [r7, #16]
 800a8fc:	f7ff feda 	bl	800a6b4 <move_window>
 800a900:	4603      	mov	r3, r0
 800a902:	2b00      	cmp	r3, #0
 800a904:	d130      	bne.n	800a968 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a906:	693b      	ldr	r3, [r7, #16]
 800a908:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800a90c:	683b      	ldr	r3, [r7, #0]
 800a90e:	005b      	lsls	r3, r3, #1
 800a910:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800a914:	4413      	add	r3, r2
 800a916:	4618      	mov	r0, r3
 800a918:	f7ff fc26 	bl	800a168 <ld_word>
 800a91c:	4603      	mov	r3, r0
 800a91e:	617b      	str	r3, [r7, #20]
			break;
 800a920:	e025      	b.n	800a96e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a922:	693b      	ldr	r3, [r7, #16]
 800a924:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	09db      	lsrs	r3, r3, #7
 800a92a:	4413      	add	r3, r2
 800a92c:	4619      	mov	r1, r3
 800a92e:	6938      	ldr	r0, [r7, #16]
 800a930:	f7ff fec0 	bl	800a6b4 <move_window>
 800a934:	4603      	mov	r3, r0
 800a936:	2b00      	cmp	r3, #0
 800a938:	d118      	bne.n	800a96c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a93a:	693b      	ldr	r3, [r7, #16]
 800a93c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	009b      	lsls	r3, r3, #2
 800a944:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800a948:	4413      	add	r3, r2
 800a94a:	4618      	mov	r0, r3
 800a94c:	f7ff fc25 	bl	800a19a <ld_dword>
 800a950:	4603      	mov	r3, r0
 800a952:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800a956:	617b      	str	r3, [r7, #20]
			break;
 800a958:	e009      	b.n	800a96e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a95a:	2301      	movs	r3, #1
 800a95c:	617b      	str	r3, [r7, #20]
 800a95e:	e006      	b.n	800a96e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a960:	bf00      	nop
 800a962:	e004      	b.n	800a96e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a964:	bf00      	nop
 800a966:	e002      	b.n	800a96e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a968:	bf00      	nop
 800a96a:	e000      	b.n	800a96e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a96c:	bf00      	nop
		}
	}

	return val;
 800a96e:	697b      	ldr	r3, [r7, #20]
}
 800a970:	4618      	mov	r0, r3
 800a972:	3718      	adds	r7, #24
 800a974:	46bd      	mov	sp, r7
 800a976:	bd80      	pop	{r7, pc}

0800a978 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800a978:	b590      	push	{r4, r7, lr}
 800a97a:	b089      	sub	sp, #36	@ 0x24
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	60f8      	str	r0, [r7, #12]
 800a980:	60b9      	str	r1, [r7, #8]
 800a982:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800a984:	2302      	movs	r3, #2
 800a986:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800a988:	68bb      	ldr	r3, [r7, #8]
 800a98a:	2b01      	cmp	r3, #1
 800a98c:	f240 80d9 	bls.w	800ab42 <put_fat+0x1ca>
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	699b      	ldr	r3, [r3, #24]
 800a994:	68ba      	ldr	r2, [r7, #8]
 800a996:	429a      	cmp	r2, r3
 800a998:	f080 80d3 	bcs.w	800ab42 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	781b      	ldrb	r3, [r3, #0]
 800a9a0:	2b03      	cmp	r3, #3
 800a9a2:	f000 8096 	beq.w	800aad2 <put_fat+0x15a>
 800a9a6:	2b03      	cmp	r3, #3
 800a9a8:	f300 80cb 	bgt.w	800ab42 <put_fat+0x1ca>
 800a9ac:	2b01      	cmp	r3, #1
 800a9ae:	d002      	beq.n	800a9b6 <put_fat+0x3e>
 800a9b0:	2b02      	cmp	r3, #2
 800a9b2:	d06e      	beq.n	800aa92 <put_fat+0x11a>
 800a9b4:	e0c5      	b.n	800ab42 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800a9b6:	68bb      	ldr	r3, [r7, #8]
 800a9b8:	61bb      	str	r3, [r7, #24]
 800a9ba:	69bb      	ldr	r3, [r7, #24]
 800a9bc:	085b      	lsrs	r3, r3, #1
 800a9be:	69ba      	ldr	r2, [r7, #24]
 800a9c0:	4413      	add	r3, r2
 800a9c2:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a9c8:	69bb      	ldr	r3, [r7, #24]
 800a9ca:	0a5b      	lsrs	r3, r3, #9
 800a9cc:	4413      	add	r3, r2
 800a9ce:	4619      	mov	r1, r3
 800a9d0:	68f8      	ldr	r0, [r7, #12]
 800a9d2:	f7ff fe6f 	bl	800a6b4 <move_window>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a9da:	7ffb      	ldrb	r3, [r7, #31]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	f040 80a9 	bne.w	800ab34 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800a9e8:	69bb      	ldr	r3, [r7, #24]
 800a9ea:	1c59      	adds	r1, r3, #1
 800a9ec:	61b9      	str	r1, [r7, #24]
 800a9ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a9f2:	4413      	add	r3, r2
 800a9f4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	f003 0301 	and.w	r3, r3, #1
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d00d      	beq.n	800aa1c <put_fat+0xa4>
 800aa00:	697b      	ldr	r3, [r7, #20]
 800aa02:	781b      	ldrb	r3, [r3, #0]
 800aa04:	b25b      	sxtb	r3, r3
 800aa06:	f003 030f 	and.w	r3, r3, #15
 800aa0a:	b25a      	sxtb	r2, r3
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	b25b      	sxtb	r3, r3
 800aa10:	011b      	lsls	r3, r3, #4
 800aa12:	b25b      	sxtb	r3, r3
 800aa14:	4313      	orrs	r3, r2
 800aa16:	b25b      	sxtb	r3, r3
 800aa18:	b2db      	uxtb	r3, r3
 800aa1a:	e001      	b.n	800aa20 <put_fat+0xa8>
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	b2db      	uxtb	r3, r3
 800aa20:	697a      	ldr	r2, [r7, #20]
 800aa22:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	2201      	movs	r2, #1
 800aa28:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aa2e:	69bb      	ldr	r3, [r7, #24]
 800aa30:	0a5b      	lsrs	r3, r3, #9
 800aa32:	4413      	add	r3, r2
 800aa34:	4619      	mov	r1, r3
 800aa36:	68f8      	ldr	r0, [r7, #12]
 800aa38:	f7ff fe3c 	bl	800a6b4 <move_window>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800aa40:	7ffb      	ldrb	r3, [r7, #31]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d178      	bne.n	800ab38 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800aa4c:	69bb      	ldr	r3, [r7, #24]
 800aa4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa52:	4413      	add	r3, r2
 800aa54:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800aa56:	68bb      	ldr	r3, [r7, #8]
 800aa58:	f003 0301 	and.w	r3, r3, #1
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d003      	beq.n	800aa68 <put_fat+0xf0>
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	091b      	lsrs	r3, r3, #4
 800aa64:	b2db      	uxtb	r3, r3
 800aa66:	e00e      	b.n	800aa86 <put_fat+0x10e>
 800aa68:	697b      	ldr	r3, [r7, #20]
 800aa6a:	781b      	ldrb	r3, [r3, #0]
 800aa6c:	b25b      	sxtb	r3, r3
 800aa6e:	f023 030f 	bic.w	r3, r3, #15
 800aa72:	b25a      	sxtb	r2, r3
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	0a1b      	lsrs	r3, r3, #8
 800aa78:	b25b      	sxtb	r3, r3
 800aa7a:	f003 030f 	and.w	r3, r3, #15
 800aa7e:	b25b      	sxtb	r3, r3
 800aa80:	4313      	orrs	r3, r2
 800aa82:	b25b      	sxtb	r3, r3
 800aa84:	b2db      	uxtb	r3, r3
 800aa86:	697a      	ldr	r2, [r7, #20]
 800aa88:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	2201      	movs	r2, #1
 800aa8e:	70da      	strb	r2, [r3, #3]
			break;
 800aa90:	e057      	b.n	800ab42 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aa96:	68bb      	ldr	r3, [r7, #8]
 800aa98:	0a1b      	lsrs	r3, r3, #8
 800aa9a:	4413      	add	r3, r2
 800aa9c:	4619      	mov	r1, r3
 800aa9e:	68f8      	ldr	r0, [r7, #12]
 800aaa0:	f7ff fe08 	bl	800a6b4 <move_window>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800aaa8:	7ffb      	ldrb	r3, [r7, #31]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d146      	bne.n	800ab3c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	005b      	lsls	r3, r3, #1
 800aab8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800aabc:	4413      	add	r3, r2
 800aabe:	687a      	ldr	r2, [r7, #4]
 800aac0:	b292      	uxth	r2, r2
 800aac2:	4611      	mov	r1, r2
 800aac4:	4618      	mov	r0, r3
 800aac6:	f7ff fb8b 	bl	800a1e0 <st_word>
			fs->wflag = 1;
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	2201      	movs	r2, #1
 800aace:	70da      	strb	r2, [r3, #3]
			break;
 800aad0:	e037      	b.n	800ab42 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aad6:	68bb      	ldr	r3, [r7, #8]
 800aad8:	09db      	lsrs	r3, r3, #7
 800aada:	4413      	add	r3, r2
 800aadc:	4619      	mov	r1, r3
 800aade:	68f8      	ldr	r0, [r7, #12]
 800aae0:	f7ff fde8 	bl	800a6b4 <move_window>
 800aae4:	4603      	mov	r3, r0
 800aae6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800aae8:	7ffb      	ldrb	r3, [r7, #31]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d128      	bne.n	800ab40 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800aafa:	68bb      	ldr	r3, [r7, #8]
 800aafc:	009b      	lsls	r3, r3, #2
 800aafe:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800ab02:	4413      	add	r3, r2
 800ab04:	4618      	mov	r0, r3
 800ab06:	f7ff fb48 	bl	800a19a <ld_dword>
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800ab10:	4323      	orrs	r3, r4
 800ab12:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	009b      	lsls	r3, r3, #2
 800ab1e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800ab22:	4413      	add	r3, r2
 800ab24:	6879      	ldr	r1, [r7, #4]
 800ab26:	4618      	mov	r0, r3
 800ab28:	f7ff fb75 	bl	800a216 <st_dword>
			fs->wflag = 1;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	70da      	strb	r2, [r3, #3]
			break;
 800ab32:	e006      	b.n	800ab42 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ab34:	bf00      	nop
 800ab36:	e004      	b.n	800ab42 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ab38:	bf00      	nop
 800ab3a:	e002      	b.n	800ab42 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ab3c:	bf00      	nop
 800ab3e:	e000      	b.n	800ab42 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ab40:	bf00      	nop
		}
	}
	return res;
 800ab42:	7ffb      	ldrb	r3, [r7, #31]
}
 800ab44:	4618      	mov	r0, r3
 800ab46:	3724      	adds	r7, #36	@ 0x24
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bd90      	pop	{r4, r7, pc}

0800ab4c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	b088      	sub	sp, #32
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	60f8      	str	r0, [r7, #12]
 800ab54:	60b9      	str	r1, [r7, #8]
 800ab56:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	2b01      	cmp	r3, #1
 800ab66:	d904      	bls.n	800ab72 <remove_chain+0x26>
 800ab68:	69bb      	ldr	r3, [r7, #24]
 800ab6a:	699b      	ldr	r3, [r3, #24]
 800ab6c:	68ba      	ldr	r2, [r7, #8]
 800ab6e:	429a      	cmp	r2, r3
 800ab70:	d301      	bcc.n	800ab76 <remove_chain+0x2a>
 800ab72:	2302      	movs	r3, #2
 800ab74:	e04b      	b.n	800ac0e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d00c      	beq.n	800ab96 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800ab7c:	f04f 32ff 	mov.w	r2, #4294967295
 800ab80:	6879      	ldr	r1, [r7, #4]
 800ab82:	69b8      	ldr	r0, [r7, #24]
 800ab84:	f7ff fef8 	bl	800a978 <put_fat>
 800ab88:	4603      	mov	r3, r0
 800ab8a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800ab8c:	7ffb      	ldrb	r3, [r7, #31]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d001      	beq.n	800ab96 <remove_chain+0x4a>
 800ab92:	7ffb      	ldrb	r3, [r7, #31]
 800ab94:	e03b      	b.n	800ac0e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800ab96:	68b9      	ldr	r1, [r7, #8]
 800ab98:	68f8      	ldr	r0, [r7, #12]
 800ab9a:	f7ff fe46 	bl	800a82a <get_fat>
 800ab9e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800aba0:	697b      	ldr	r3, [r7, #20]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d031      	beq.n	800ac0a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	2b01      	cmp	r3, #1
 800abaa:	d101      	bne.n	800abb0 <remove_chain+0x64>
 800abac:	2302      	movs	r3, #2
 800abae:	e02e      	b.n	800ac0e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abb6:	d101      	bne.n	800abbc <remove_chain+0x70>
 800abb8:	2301      	movs	r3, #1
 800abba:	e028      	b.n	800ac0e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800abbc:	2200      	movs	r2, #0
 800abbe:	68b9      	ldr	r1, [r7, #8]
 800abc0:	69b8      	ldr	r0, [r7, #24]
 800abc2:	f7ff fed9 	bl	800a978 <put_fat>
 800abc6:	4603      	mov	r3, r0
 800abc8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800abca:	7ffb      	ldrb	r3, [r7, #31]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d001      	beq.n	800abd4 <remove_chain+0x88>
 800abd0:	7ffb      	ldrb	r3, [r7, #31]
 800abd2:	e01c      	b.n	800ac0e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800abd4:	69bb      	ldr	r3, [r7, #24]
 800abd6:	695a      	ldr	r2, [r3, #20]
 800abd8:	69bb      	ldr	r3, [r7, #24]
 800abda:	699b      	ldr	r3, [r3, #24]
 800abdc:	3b02      	subs	r3, #2
 800abde:	429a      	cmp	r2, r3
 800abe0:	d20b      	bcs.n	800abfa <remove_chain+0xae>
			fs->free_clst++;
 800abe2:	69bb      	ldr	r3, [r7, #24]
 800abe4:	695b      	ldr	r3, [r3, #20]
 800abe6:	1c5a      	adds	r2, r3, #1
 800abe8:	69bb      	ldr	r3, [r7, #24]
 800abea:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800abec:	69bb      	ldr	r3, [r7, #24]
 800abee:	791b      	ldrb	r3, [r3, #4]
 800abf0:	f043 0301 	orr.w	r3, r3, #1
 800abf4:	b2da      	uxtb	r2, r3
 800abf6:	69bb      	ldr	r3, [r7, #24]
 800abf8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800abfa:	697b      	ldr	r3, [r7, #20]
 800abfc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800abfe:	69bb      	ldr	r3, [r7, #24]
 800ac00:	699b      	ldr	r3, [r3, #24]
 800ac02:	68ba      	ldr	r2, [r7, #8]
 800ac04:	429a      	cmp	r2, r3
 800ac06:	d3c6      	bcc.n	800ab96 <remove_chain+0x4a>
 800ac08:	e000      	b.n	800ac0c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800ac0a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800ac0c:	2300      	movs	r3, #0
}
 800ac0e:	4618      	mov	r0, r3
 800ac10:	3720      	adds	r7, #32
 800ac12:	46bd      	mov	sp, r7
 800ac14:	bd80      	pop	{r7, pc}

0800ac16 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800ac16:	b580      	push	{r7, lr}
 800ac18:	b088      	sub	sp, #32
 800ac1a:	af00      	add	r7, sp, #0
 800ac1c:	6078      	str	r0, [r7, #4]
 800ac1e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d10d      	bne.n	800ac48 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800ac2c:	693b      	ldr	r3, [r7, #16]
 800ac2e:	691b      	ldr	r3, [r3, #16]
 800ac30:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800ac32:	69bb      	ldr	r3, [r7, #24]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d004      	beq.n	800ac42 <create_chain+0x2c>
 800ac38:	693b      	ldr	r3, [r7, #16]
 800ac3a:	699b      	ldr	r3, [r3, #24]
 800ac3c:	69ba      	ldr	r2, [r7, #24]
 800ac3e:	429a      	cmp	r2, r3
 800ac40:	d31b      	bcc.n	800ac7a <create_chain+0x64>
 800ac42:	2301      	movs	r3, #1
 800ac44:	61bb      	str	r3, [r7, #24]
 800ac46:	e018      	b.n	800ac7a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800ac48:	6839      	ldr	r1, [r7, #0]
 800ac4a:	6878      	ldr	r0, [r7, #4]
 800ac4c:	f7ff fded 	bl	800a82a <get_fat>
 800ac50:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ac52:	68fb      	ldr	r3, [r7, #12]
 800ac54:	2b01      	cmp	r3, #1
 800ac56:	d801      	bhi.n	800ac5c <create_chain+0x46>
 800ac58:	2301      	movs	r3, #1
 800ac5a:	e070      	b.n	800ad3e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac62:	d101      	bne.n	800ac68 <create_chain+0x52>
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	e06a      	b.n	800ad3e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ac68:	693b      	ldr	r3, [r7, #16]
 800ac6a:	699b      	ldr	r3, [r3, #24]
 800ac6c:	68fa      	ldr	r2, [r7, #12]
 800ac6e:	429a      	cmp	r2, r3
 800ac70:	d201      	bcs.n	800ac76 <create_chain+0x60>
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	e063      	b.n	800ad3e <create_chain+0x128>
		scl = clst;
 800ac76:	683b      	ldr	r3, [r7, #0]
 800ac78:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800ac7a:	69bb      	ldr	r3, [r7, #24]
 800ac7c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ac7e:	69fb      	ldr	r3, [r7, #28]
 800ac80:	3301      	adds	r3, #1
 800ac82:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ac84:	693b      	ldr	r3, [r7, #16]
 800ac86:	699b      	ldr	r3, [r3, #24]
 800ac88:	69fa      	ldr	r2, [r7, #28]
 800ac8a:	429a      	cmp	r2, r3
 800ac8c:	d307      	bcc.n	800ac9e <create_chain+0x88>
				ncl = 2;
 800ac8e:	2302      	movs	r3, #2
 800ac90:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800ac92:	69fa      	ldr	r2, [r7, #28]
 800ac94:	69bb      	ldr	r3, [r7, #24]
 800ac96:	429a      	cmp	r2, r3
 800ac98:	d901      	bls.n	800ac9e <create_chain+0x88>
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	e04f      	b.n	800ad3e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800ac9e:	69f9      	ldr	r1, [r7, #28]
 800aca0:	6878      	ldr	r0, [r7, #4]
 800aca2:	f7ff fdc2 	bl	800a82a <get_fat>
 800aca6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d00e      	beq.n	800accc <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	2b01      	cmp	r3, #1
 800acb2:	d003      	beq.n	800acbc <create_chain+0xa6>
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acba:	d101      	bne.n	800acc0 <create_chain+0xaa>
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	e03e      	b.n	800ad3e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800acc0:	69fa      	ldr	r2, [r7, #28]
 800acc2:	69bb      	ldr	r3, [r7, #24]
 800acc4:	429a      	cmp	r2, r3
 800acc6:	d1da      	bne.n	800ac7e <create_chain+0x68>
 800acc8:	2300      	movs	r3, #0
 800acca:	e038      	b.n	800ad3e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800accc:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800acce:	f04f 32ff 	mov.w	r2, #4294967295
 800acd2:	69f9      	ldr	r1, [r7, #28]
 800acd4:	6938      	ldr	r0, [r7, #16]
 800acd6:	f7ff fe4f 	bl	800a978 <put_fat>
 800acda:	4603      	mov	r3, r0
 800acdc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800acde:	7dfb      	ldrb	r3, [r7, #23]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d109      	bne.n	800acf8 <create_chain+0xe2>
 800ace4:	683b      	ldr	r3, [r7, #0]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d006      	beq.n	800acf8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800acea:	69fa      	ldr	r2, [r7, #28]
 800acec:	6839      	ldr	r1, [r7, #0]
 800acee:	6938      	ldr	r0, [r7, #16]
 800acf0:	f7ff fe42 	bl	800a978 <put_fat>
 800acf4:	4603      	mov	r3, r0
 800acf6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800acf8:	7dfb      	ldrb	r3, [r7, #23]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d116      	bne.n	800ad2c <create_chain+0x116>
		fs->last_clst = ncl;
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	69fa      	ldr	r2, [r7, #28]
 800ad02:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800ad04:	693b      	ldr	r3, [r7, #16]
 800ad06:	695a      	ldr	r2, [r3, #20]
 800ad08:	693b      	ldr	r3, [r7, #16]
 800ad0a:	699b      	ldr	r3, [r3, #24]
 800ad0c:	3b02      	subs	r3, #2
 800ad0e:	429a      	cmp	r2, r3
 800ad10:	d804      	bhi.n	800ad1c <create_chain+0x106>
 800ad12:	693b      	ldr	r3, [r7, #16]
 800ad14:	695b      	ldr	r3, [r3, #20]
 800ad16:	1e5a      	subs	r2, r3, #1
 800ad18:	693b      	ldr	r3, [r7, #16]
 800ad1a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800ad1c:	693b      	ldr	r3, [r7, #16]
 800ad1e:	791b      	ldrb	r3, [r3, #4]
 800ad20:	f043 0301 	orr.w	r3, r3, #1
 800ad24:	b2da      	uxtb	r2, r3
 800ad26:	693b      	ldr	r3, [r7, #16]
 800ad28:	711a      	strb	r2, [r3, #4]
 800ad2a:	e007      	b.n	800ad3c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ad2c:	7dfb      	ldrb	r3, [r7, #23]
 800ad2e:	2b01      	cmp	r3, #1
 800ad30:	d102      	bne.n	800ad38 <create_chain+0x122>
 800ad32:	f04f 33ff 	mov.w	r3, #4294967295
 800ad36:	e000      	b.n	800ad3a <create_chain+0x124>
 800ad38:	2301      	movs	r3, #1
 800ad3a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800ad3c:	69fb      	ldr	r3, [r7, #28]
}
 800ad3e:	4618      	mov	r0, r3
 800ad40:	3720      	adds	r7, #32
 800ad42:	46bd      	mov	sp, r7
 800ad44:	bd80      	pop	{r7, pc}

0800ad46 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800ad46:	b480      	push	{r7}
 800ad48:	b087      	sub	sp, #28
 800ad4a:	af00      	add	r7, sp, #0
 800ad4c:	6078      	str	r0, [r7, #4]
 800ad4e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad5a:	3304      	adds	r3, #4
 800ad5c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800ad5e:	683b      	ldr	r3, [r7, #0]
 800ad60:	0a5b      	lsrs	r3, r3, #9
 800ad62:	68fa      	ldr	r2, [r7, #12]
 800ad64:	8952      	ldrh	r2, [r2, #10]
 800ad66:	fbb3 f3f2 	udiv	r3, r3, r2
 800ad6a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ad6c:	693b      	ldr	r3, [r7, #16]
 800ad6e:	1d1a      	adds	r2, r3, #4
 800ad70:	613a      	str	r2, [r7, #16]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800ad76:	68bb      	ldr	r3, [r7, #8]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d101      	bne.n	800ad80 <clmt_clust+0x3a>
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	e010      	b.n	800ada2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800ad80:	697a      	ldr	r2, [r7, #20]
 800ad82:	68bb      	ldr	r3, [r7, #8]
 800ad84:	429a      	cmp	r2, r3
 800ad86:	d307      	bcc.n	800ad98 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800ad88:	697a      	ldr	r2, [r7, #20]
 800ad8a:	68bb      	ldr	r3, [r7, #8]
 800ad8c:	1ad3      	subs	r3, r2, r3
 800ad8e:	617b      	str	r3, [r7, #20]
 800ad90:	693b      	ldr	r3, [r7, #16]
 800ad92:	3304      	adds	r3, #4
 800ad94:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ad96:	e7e9      	b.n	800ad6c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800ad98:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800ad9a:	693b      	ldr	r3, [r7, #16]
 800ad9c:	681a      	ldr	r2, [r3, #0]
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	4413      	add	r3, r2
}
 800ada2:	4618      	mov	r0, r3
 800ada4:	371c      	adds	r7, #28
 800ada6:	46bd      	mov	sp, r7
 800ada8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adac:	4770      	bx	lr

0800adae <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800adae:	b580      	push	{r7, lr}
 800adb0:	b086      	sub	sp, #24
 800adb2:	af00      	add	r7, sp, #0
 800adb4:	6078      	str	r0, [r7, #4]
 800adb6:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800adbe:	683b      	ldr	r3, [r7, #0]
 800adc0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800adc4:	d204      	bcs.n	800add0 <dir_sdi+0x22>
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	f003 031f 	and.w	r3, r3, #31
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d001      	beq.n	800add4 <dir_sdi+0x26>
		return FR_INT_ERR;
 800add0:	2302      	movs	r3, #2
 800add2:	e063      	b.n	800ae9c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	683a      	ldr	r2, [r7, #0]
 800add8:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	689b      	ldr	r3, [r3, #8]
 800adde:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ade0:	697b      	ldr	r3, [r7, #20]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d106      	bne.n	800adf4 <dir_sdi+0x46>
 800ade6:	693b      	ldr	r3, [r7, #16]
 800ade8:	781b      	ldrb	r3, [r3, #0]
 800adea:	2b02      	cmp	r3, #2
 800adec:	d902      	bls.n	800adf4 <dir_sdi+0x46>
		clst = fs->dirbase;
 800adee:	693b      	ldr	r3, [r7, #16]
 800adf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adf2:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800adf4:	697b      	ldr	r3, [r7, #20]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d10c      	bne.n	800ae14 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	095b      	lsrs	r3, r3, #5
 800adfe:	693a      	ldr	r2, [r7, #16]
 800ae00:	8912      	ldrh	r2, [r2, #8]
 800ae02:	4293      	cmp	r3, r2
 800ae04:	d301      	bcc.n	800ae0a <dir_sdi+0x5c>
 800ae06:	2302      	movs	r3, #2
 800ae08:	e048      	b.n	800ae9c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800ae0a:	693b      	ldr	r3, [r7, #16]
 800ae0c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	61da      	str	r2, [r3, #28]
 800ae12:	e029      	b.n	800ae68 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800ae14:	693b      	ldr	r3, [r7, #16]
 800ae16:	895b      	ldrh	r3, [r3, #10]
 800ae18:	025b      	lsls	r3, r3, #9
 800ae1a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ae1c:	e019      	b.n	800ae52 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	6979      	ldr	r1, [r7, #20]
 800ae22:	4618      	mov	r0, r3
 800ae24:	f7ff fd01 	bl	800a82a <get_fat>
 800ae28:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ae2a:	697b      	ldr	r3, [r7, #20]
 800ae2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae30:	d101      	bne.n	800ae36 <dir_sdi+0x88>
 800ae32:	2301      	movs	r3, #1
 800ae34:	e032      	b.n	800ae9c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ae36:	697b      	ldr	r3, [r7, #20]
 800ae38:	2b01      	cmp	r3, #1
 800ae3a:	d904      	bls.n	800ae46 <dir_sdi+0x98>
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	699b      	ldr	r3, [r3, #24]
 800ae40:	697a      	ldr	r2, [r7, #20]
 800ae42:	429a      	cmp	r2, r3
 800ae44:	d301      	bcc.n	800ae4a <dir_sdi+0x9c>
 800ae46:	2302      	movs	r3, #2
 800ae48:	e028      	b.n	800ae9c <dir_sdi+0xee>
			ofs -= csz;
 800ae4a:	683a      	ldr	r2, [r7, #0]
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	1ad3      	subs	r3, r2, r3
 800ae50:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ae52:	683a      	ldr	r2, [r7, #0]
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	429a      	cmp	r2, r3
 800ae58:	d2e1      	bcs.n	800ae1e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800ae5a:	6979      	ldr	r1, [r7, #20]
 800ae5c:	6938      	ldr	r0, [r7, #16]
 800ae5e:	f7ff fcc5 	bl	800a7ec <clust2sect>
 800ae62:	4602      	mov	r2, r0
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	697a      	ldr	r2, [r7, #20]
 800ae6c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	69db      	ldr	r3, [r3, #28]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d101      	bne.n	800ae7a <dir_sdi+0xcc>
 800ae76:	2302      	movs	r3, #2
 800ae78:	e010      	b.n	800ae9c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	69da      	ldr	r2, [r3, #28]
 800ae7e:	683b      	ldr	r3, [r7, #0]
 800ae80:	0a5b      	lsrs	r3, r3, #9
 800ae82:	441a      	add	r2, r3
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800ae88:	693b      	ldr	r3, [r7, #16]
 800ae8a:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae94:	441a      	add	r2, r3
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ae9a:	2300      	movs	r3, #0
}
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	3718      	adds	r7, #24
 800aea0:	46bd      	mov	sp, r7
 800aea2:	bd80      	pop	{r7, pc}

0800aea4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800aea4:	b580      	push	{r7, lr}
 800aea6:	b086      	sub	sp, #24
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]
 800aeac:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	695b      	ldr	r3, [r3, #20]
 800aeb8:	3320      	adds	r3, #32
 800aeba:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	69db      	ldr	r3, [r3, #28]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d003      	beq.n	800aecc <dir_next+0x28>
 800aec4:	68bb      	ldr	r3, [r7, #8]
 800aec6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800aeca:	d301      	bcc.n	800aed0 <dir_next+0x2c>
 800aecc:	2304      	movs	r3, #4
 800aece:	e0aa      	b.n	800b026 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800aed0:	68bb      	ldr	r3, [r7, #8]
 800aed2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	f040 8098 	bne.w	800b00c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	69db      	ldr	r3, [r3, #28]
 800aee0:	1c5a      	adds	r2, r3, #1
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	699b      	ldr	r3, [r3, #24]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d10b      	bne.n	800af06 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	095b      	lsrs	r3, r3, #5
 800aef2:	68fa      	ldr	r2, [r7, #12]
 800aef4:	8912      	ldrh	r2, [r2, #8]
 800aef6:	4293      	cmp	r3, r2
 800aef8:	f0c0 8088 	bcc.w	800b00c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	2200      	movs	r2, #0
 800af00:	61da      	str	r2, [r3, #28]
 800af02:	2304      	movs	r3, #4
 800af04:	e08f      	b.n	800b026 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800af06:	68bb      	ldr	r3, [r7, #8]
 800af08:	0a5b      	lsrs	r3, r3, #9
 800af0a:	68fa      	ldr	r2, [r7, #12]
 800af0c:	8952      	ldrh	r2, [r2, #10]
 800af0e:	3a01      	subs	r2, #1
 800af10:	4013      	ands	r3, r2
 800af12:	2b00      	cmp	r3, #0
 800af14:	d17a      	bne.n	800b00c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800af16:	687a      	ldr	r2, [r7, #4]
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	699b      	ldr	r3, [r3, #24]
 800af1c:	4619      	mov	r1, r3
 800af1e:	4610      	mov	r0, r2
 800af20:	f7ff fc83 	bl	800a82a <get_fat>
 800af24:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800af26:	697b      	ldr	r3, [r7, #20]
 800af28:	2b01      	cmp	r3, #1
 800af2a:	d801      	bhi.n	800af30 <dir_next+0x8c>
 800af2c:	2302      	movs	r3, #2
 800af2e:	e07a      	b.n	800b026 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800af30:	697b      	ldr	r3, [r7, #20]
 800af32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af36:	d101      	bne.n	800af3c <dir_next+0x98>
 800af38:	2301      	movs	r3, #1
 800af3a:	e074      	b.n	800b026 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	699b      	ldr	r3, [r3, #24]
 800af40:	697a      	ldr	r2, [r7, #20]
 800af42:	429a      	cmp	r2, r3
 800af44:	d358      	bcc.n	800aff8 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d104      	bne.n	800af56 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	2200      	movs	r2, #0
 800af50:	61da      	str	r2, [r3, #28]
 800af52:	2304      	movs	r3, #4
 800af54:	e067      	b.n	800b026 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800af56:	687a      	ldr	r2, [r7, #4]
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	699b      	ldr	r3, [r3, #24]
 800af5c:	4619      	mov	r1, r3
 800af5e:	4610      	mov	r0, r2
 800af60:	f7ff fe59 	bl	800ac16 <create_chain>
 800af64:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800af66:	697b      	ldr	r3, [r7, #20]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d101      	bne.n	800af70 <dir_next+0xcc>
 800af6c:	2307      	movs	r3, #7
 800af6e:	e05a      	b.n	800b026 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800af70:	697b      	ldr	r3, [r7, #20]
 800af72:	2b01      	cmp	r3, #1
 800af74:	d101      	bne.n	800af7a <dir_next+0xd6>
 800af76:	2302      	movs	r3, #2
 800af78:	e055      	b.n	800b026 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800af7a:	697b      	ldr	r3, [r7, #20]
 800af7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af80:	d101      	bne.n	800af86 <dir_next+0xe2>
 800af82:	2301      	movs	r3, #1
 800af84:	e04f      	b.n	800b026 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800af86:	68f8      	ldr	r0, [r7, #12]
 800af88:	f7ff fb50 	bl	800a62c <sync_window>
 800af8c:	4603      	mov	r3, r0
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d001      	beq.n	800af96 <dir_next+0xf2>
 800af92:	2301      	movs	r3, #1
 800af94:	e047      	b.n	800b026 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	3334      	adds	r3, #52	@ 0x34
 800af9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800af9e:	2100      	movs	r1, #0
 800afa0:	4618      	mov	r0, r3
 800afa2:	f7ff f985 	bl	800a2b0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800afa6:	2300      	movs	r3, #0
 800afa8:	613b      	str	r3, [r7, #16]
 800afaa:	6979      	ldr	r1, [r7, #20]
 800afac:	68f8      	ldr	r0, [r7, #12]
 800afae:	f7ff fc1d 	bl	800a7ec <clust2sect>
 800afb2:	4602      	mov	r2, r0
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	631a      	str	r2, [r3, #48]	@ 0x30
 800afb8:	e012      	b.n	800afe0 <dir_next+0x13c>
						fs->wflag = 1;
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	2201      	movs	r2, #1
 800afbe:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800afc0:	68f8      	ldr	r0, [r7, #12]
 800afc2:	f7ff fb33 	bl	800a62c <sync_window>
 800afc6:	4603      	mov	r3, r0
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d001      	beq.n	800afd0 <dir_next+0x12c>
 800afcc:	2301      	movs	r3, #1
 800afce:	e02a      	b.n	800b026 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800afd0:	693b      	ldr	r3, [r7, #16]
 800afd2:	3301      	adds	r3, #1
 800afd4:	613b      	str	r3, [r7, #16]
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afda:	1c5a      	adds	r2, r3, #1
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	631a      	str	r2, [r3, #48]	@ 0x30
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	895b      	ldrh	r3, [r3, #10]
 800afe4:	461a      	mov	r2, r3
 800afe6:	693b      	ldr	r3, [r7, #16]
 800afe8:	4293      	cmp	r3, r2
 800afea:	d3e6      	bcc.n	800afba <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aff0:	693b      	ldr	r3, [r7, #16]
 800aff2:	1ad2      	subs	r2, r2, r3
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	697a      	ldr	r2, [r7, #20]
 800affc:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800affe:	6979      	ldr	r1, [r7, #20]
 800b000:	68f8      	ldr	r0, [r7, #12]
 800b002:	f7ff fbf3 	bl	800a7ec <clust2sect>
 800b006:	4602      	mov	r2, r0
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	68ba      	ldr	r2, [r7, #8]
 800b010:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b01e:	441a      	add	r2, r3
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b024:	2300      	movs	r3, #0
}
 800b026:	4618      	mov	r0, r3
 800b028:	3718      	adds	r7, #24
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}

0800b02e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b02e:	b580      	push	{r7, lr}
 800b030:	b086      	sub	sp, #24
 800b032:	af00      	add	r7, sp, #0
 800b034:	6078      	str	r0, [r7, #4]
 800b036:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b03e:	2100      	movs	r1, #0
 800b040:	6878      	ldr	r0, [r7, #4]
 800b042:	f7ff feb4 	bl	800adae <dir_sdi>
 800b046:	4603      	mov	r3, r0
 800b048:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b04a:	7dfb      	ldrb	r3, [r7, #23]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d12b      	bne.n	800b0a8 <dir_alloc+0x7a>
		n = 0;
 800b050:	2300      	movs	r3, #0
 800b052:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	69db      	ldr	r3, [r3, #28]
 800b058:	4619      	mov	r1, r3
 800b05a:	68f8      	ldr	r0, [r7, #12]
 800b05c:	f7ff fb2a 	bl	800a6b4 <move_window>
 800b060:	4603      	mov	r3, r0
 800b062:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b064:	7dfb      	ldrb	r3, [r7, #23]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d11d      	bne.n	800b0a6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	6a1b      	ldr	r3, [r3, #32]
 800b06e:	781b      	ldrb	r3, [r3, #0]
 800b070:	2be5      	cmp	r3, #229	@ 0xe5
 800b072:	d004      	beq.n	800b07e <dir_alloc+0x50>
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	6a1b      	ldr	r3, [r3, #32]
 800b078:	781b      	ldrb	r3, [r3, #0]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d107      	bne.n	800b08e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b07e:	693b      	ldr	r3, [r7, #16]
 800b080:	3301      	adds	r3, #1
 800b082:	613b      	str	r3, [r7, #16]
 800b084:	693a      	ldr	r2, [r7, #16]
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	429a      	cmp	r2, r3
 800b08a:	d102      	bne.n	800b092 <dir_alloc+0x64>
 800b08c:	e00c      	b.n	800b0a8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b08e:	2300      	movs	r3, #0
 800b090:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b092:	2101      	movs	r1, #1
 800b094:	6878      	ldr	r0, [r7, #4]
 800b096:	f7ff ff05 	bl	800aea4 <dir_next>
 800b09a:	4603      	mov	r3, r0
 800b09c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b09e:	7dfb      	ldrb	r3, [r7, #23]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d0d7      	beq.n	800b054 <dir_alloc+0x26>
 800b0a4:	e000      	b.n	800b0a8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800b0a6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b0a8:	7dfb      	ldrb	r3, [r7, #23]
 800b0aa:	2b04      	cmp	r3, #4
 800b0ac:	d101      	bne.n	800b0b2 <dir_alloc+0x84>
 800b0ae:	2307      	movs	r3, #7
 800b0b0:	75fb      	strb	r3, [r7, #23]
	return res;
 800b0b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	3718      	adds	r7, #24
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}

0800b0bc <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b084      	sub	sp, #16
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
 800b0c4:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	331a      	adds	r3, #26
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	f7ff f84c 	bl	800a168 <ld_word>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	781b      	ldrb	r3, [r3, #0]
 800b0d8:	2b03      	cmp	r3, #3
 800b0da:	d109      	bne.n	800b0f0 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	3314      	adds	r3, #20
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	f7ff f841 	bl	800a168 <ld_word>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	041b      	lsls	r3, r3, #16
 800b0ea:	68fa      	ldr	r2, [r7, #12]
 800b0ec:	4313      	orrs	r3, r2
 800b0ee:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b0f0:	68fb      	ldr	r3, [r7, #12]
}
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	3710      	adds	r7, #16
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	bd80      	pop	{r7, pc}

0800b0fa <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b0fa:	b580      	push	{r7, lr}
 800b0fc:	b084      	sub	sp, #16
 800b0fe:	af00      	add	r7, sp, #0
 800b100:	60f8      	str	r0, [r7, #12]
 800b102:	60b9      	str	r1, [r7, #8]
 800b104:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	331a      	adds	r3, #26
 800b10a:	687a      	ldr	r2, [r7, #4]
 800b10c:	b292      	uxth	r2, r2
 800b10e:	4611      	mov	r1, r2
 800b110:	4618      	mov	r0, r3
 800b112:	f7ff f865 	bl	800a1e0 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	781b      	ldrb	r3, [r3, #0]
 800b11a:	2b03      	cmp	r3, #3
 800b11c:	d109      	bne.n	800b132 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b11e:	68bb      	ldr	r3, [r7, #8]
 800b120:	f103 0214 	add.w	r2, r3, #20
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	0c1b      	lsrs	r3, r3, #16
 800b128:	b29b      	uxth	r3, r3
 800b12a:	4619      	mov	r1, r3
 800b12c:	4610      	mov	r0, r2
 800b12e:	f7ff f857 	bl	800a1e0 <st_word>
	}
}
 800b132:	bf00      	nop
 800b134:	3710      	adds	r7, #16
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}

0800b13a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800b13a:	b580      	push	{r7, lr}
 800b13c:	b086      	sub	sp, #24
 800b13e:	af00      	add	r7, sp, #0
 800b140:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800b148:	2100      	movs	r1, #0
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	f7ff fe2f 	bl	800adae <dir_sdi>
 800b150:	4603      	mov	r3, r0
 800b152:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800b154:	7dfb      	ldrb	r3, [r7, #23]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d001      	beq.n	800b15e <dir_find+0x24>
 800b15a:	7dfb      	ldrb	r3, [r7, #23]
 800b15c:	e03e      	b.n	800b1dc <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	69db      	ldr	r3, [r3, #28]
 800b162:	4619      	mov	r1, r3
 800b164:	6938      	ldr	r0, [r7, #16]
 800b166:	f7ff faa5 	bl	800a6b4 <move_window>
 800b16a:	4603      	mov	r3, r0
 800b16c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b16e:	7dfb      	ldrb	r3, [r7, #23]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d12f      	bne.n	800b1d4 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	6a1b      	ldr	r3, [r3, #32]
 800b178:	781b      	ldrb	r3, [r3, #0]
 800b17a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800b17c:	7bfb      	ldrb	r3, [r7, #15]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d102      	bne.n	800b188 <dir_find+0x4e>
 800b182:	2304      	movs	r3, #4
 800b184:	75fb      	strb	r3, [r7, #23]
 800b186:	e028      	b.n	800b1da <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	6a1b      	ldr	r3, [r3, #32]
 800b18c:	330b      	adds	r3, #11
 800b18e:	781b      	ldrb	r3, [r3, #0]
 800b190:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b194:	b2da      	uxtb	r2, r3
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	6a1b      	ldr	r3, [r3, #32]
 800b19e:	330b      	adds	r3, #11
 800b1a0:	781b      	ldrb	r3, [r3, #0]
 800b1a2:	f003 0308 	and.w	r3, r3, #8
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d10a      	bne.n	800b1c0 <dir_find+0x86>
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	6a18      	ldr	r0, [r3, #32]
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	3324      	adds	r3, #36	@ 0x24
 800b1b2:	220b      	movs	r2, #11
 800b1b4:	4619      	mov	r1, r3
 800b1b6:	f7ff f896 	bl	800a2e6 <mem_cmp>
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d00b      	beq.n	800b1d8 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800b1c0:	2100      	movs	r1, #0
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f7ff fe6e 	bl	800aea4 <dir_next>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800b1cc:	7dfb      	ldrb	r3, [r7, #23]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d0c5      	beq.n	800b15e <dir_find+0x24>
 800b1d2:	e002      	b.n	800b1da <dir_find+0xa0>
		if (res != FR_OK) break;
 800b1d4:	bf00      	nop
 800b1d6:	e000      	b.n	800b1da <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800b1d8:	bf00      	nop

	return res;
 800b1da:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	3718      	adds	r7, #24
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}

0800b1e4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	b084      	sub	sp, #16
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800b1f2:	2101      	movs	r1, #1
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f7ff ff1a 	bl	800b02e <dir_alloc>
 800b1fa:	4603      	mov	r3, r0
 800b1fc:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800b1fe:	7bfb      	ldrb	r3, [r7, #15]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d11c      	bne.n	800b23e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	69db      	ldr	r3, [r3, #28]
 800b208:	4619      	mov	r1, r3
 800b20a:	68b8      	ldr	r0, [r7, #8]
 800b20c:	f7ff fa52 	bl	800a6b4 <move_window>
 800b210:	4603      	mov	r3, r0
 800b212:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b214:	7bfb      	ldrb	r3, [r7, #15]
 800b216:	2b00      	cmp	r3, #0
 800b218:	d111      	bne.n	800b23e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6a1b      	ldr	r3, [r3, #32]
 800b21e:	2220      	movs	r2, #32
 800b220:	2100      	movs	r1, #0
 800b222:	4618      	mov	r0, r3
 800b224:	f7ff f844 	bl	800a2b0 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	6a18      	ldr	r0, [r3, #32]
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	3324      	adds	r3, #36	@ 0x24
 800b230:	220b      	movs	r2, #11
 800b232:	4619      	mov	r1, r3
 800b234:	f7ff f81b 	bl	800a26e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	2201      	movs	r2, #1
 800b23c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800b23e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b240:	4618      	mov	r0, r3
 800b242:	3710      	adds	r7, #16
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}

0800b248 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b248:	b580      	push	{r7, lr}
 800b24a:	b088      	sub	sp, #32
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
 800b250:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	60fb      	str	r3, [r7, #12]
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	3324      	adds	r3, #36	@ 0x24
 800b25c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800b25e:	220b      	movs	r2, #11
 800b260:	2120      	movs	r1, #32
 800b262:	68b8      	ldr	r0, [r7, #8]
 800b264:	f7ff f824 	bl	800a2b0 <mem_set>
	si = i = 0; ni = 8;
 800b268:	2300      	movs	r3, #0
 800b26a:	613b      	str	r3, [r7, #16]
 800b26c:	693b      	ldr	r3, [r7, #16]
 800b26e:	61fb      	str	r3, [r7, #28]
 800b270:	2308      	movs	r3, #8
 800b272:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800b274:	69fb      	ldr	r3, [r7, #28]
 800b276:	1c5a      	adds	r2, r3, #1
 800b278:	61fa      	str	r2, [r7, #28]
 800b27a:	68fa      	ldr	r2, [r7, #12]
 800b27c:	4413      	add	r3, r2
 800b27e:	781b      	ldrb	r3, [r3, #0]
 800b280:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800b282:	7efb      	ldrb	r3, [r7, #27]
 800b284:	2b20      	cmp	r3, #32
 800b286:	d94e      	bls.n	800b326 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800b288:	7efb      	ldrb	r3, [r7, #27]
 800b28a:	2b2f      	cmp	r3, #47	@ 0x2f
 800b28c:	d006      	beq.n	800b29c <create_name+0x54>
 800b28e:	7efb      	ldrb	r3, [r7, #27]
 800b290:	2b5c      	cmp	r3, #92	@ 0x5c
 800b292:	d110      	bne.n	800b2b6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b294:	e002      	b.n	800b29c <create_name+0x54>
 800b296:	69fb      	ldr	r3, [r7, #28]
 800b298:	3301      	adds	r3, #1
 800b29a:	61fb      	str	r3, [r7, #28]
 800b29c:	68fa      	ldr	r2, [r7, #12]
 800b29e:	69fb      	ldr	r3, [r7, #28]
 800b2a0:	4413      	add	r3, r2
 800b2a2:	781b      	ldrb	r3, [r3, #0]
 800b2a4:	2b2f      	cmp	r3, #47	@ 0x2f
 800b2a6:	d0f6      	beq.n	800b296 <create_name+0x4e>
 800b2a8:	68fa      	ldr	r2, [r7, #12]
 800b2aa:	69fb      	ldr	r3, [r7, #28]
 800b2ac:	4413      	add	r3, r2
 800b2ae:	781b      	ldrb	r3, [r3, #0]
 800b2b0:	2b5c      	cmp	r3, #92	@ 0x5c
 800b2b2:	d0f0      	beq.n	800b296 <create_name+0x4e>
			break;
 800b2b4:	e038      	b.n	800b328 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800b2b6:	7efb      	ldrb	r3, [r7, #27]
 800b2b8:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2ba:	d003      	beq.n	800b2c4 <create_name+0x7c>
 800b2bc:	693a      	ldr	r2, [r7, #16]
 800b2be:	697b      	ldr	r3, [r7, #20]
 800b2c0:	429a      	cmp	r2, r3
 800b2c2:	d30c      	bcc.n	800b2de <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800b2c4:	697b      	ldr	r3, [r7, #20]
 800b2c6:	2b0b      	cmp	r3, #11
 800b2c8:	d002      	beq.n	800b2d0 <create_name+0x88>
 800b2ca:	7efb      	ldrb	r3, [r7, #27]
 800b2cc:	2b2e      	cmp	r3, #46	@ 0x2e
 800b2ce:	d001      	beq.n	800b2d4 <create_name+0x8c>
 800b2d0:	2306      	movs	r3, #6
 800b2d2:	e044      	b.n	800b35e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800b2d4:	2308      	movs	r3, #8
 800b2d6:	613b      	str	r3, [r7, #16]
 800b2d8:	230b      	movs	r3, #11
 800b2da:	617b      	str	r3, [r7, #20]
			continue;
 800b2dc:	e022      	b.n	800b324 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800b2de:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	da04      	bge.n	800b2f0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800b2e6:	7efb      	ldrb	r3, [r7, #27]
 800b2e8:	3b80      	subs	r3, #128	@ 0x80
 800b2ea:	4a1f      	ldr	r2, [pc, #124]	@ (800b368 <create_name+0x120>)
 800b2ec:	5cd3      	ldrb	r3, [r2, r3]
 800b2ee:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800b2f0:	7efb      	ldrb	r3, [r7, #27]
 800b2f2:	4619      	mov	r1, r3
 800b2f4:	481d      	ldr	r0, [pc, #116]	@ (800b36c <create_name+0x124>)
 800b2f6:	f7ff f81d 	bl	800a334 <chk_chr>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d001      	beq.n	800b304 <create_name+0xbc>
 800b300:	2306      	movs	r3, #6
 800b302:	e02c      	b.n	800b35e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800b304:	7efb      	ldrb	r3, [r7, #27]
 800b306:	2b60      	cmp	r3, #96	@ 0x60
 800b308:	d905      	bls.n	800b316 <create_name+0xce>
 800b30a:	7efb      	ldrb	r3, [r7, #27]
 800b30c:	2b7a      	cmp	r3, #122	@ 0x7a
 800b30e:	d802      	bhi.n	800b316 <create_name+0xce>
 800b310:	7efb      	ldrb	r3, [r7, #27]
 800b312:	3b20      	subs	r3, #32
 800b314:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800b316:	693b      	ldr	r3, [r7, #16]
 800b318:	1c5a      	adds	r2, r3, #1
 800b31a:	613a      	str	r2, [r7, #16]
 800b31c:	68ba      	ldr	r2, [r7, #8]
 800b31e:	4413      	add	r3, r2
 800b320:	7efa      	ldrb	r2, [r7, #27]
 800b322:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800b324:	e7a6      	b.n	800b274 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800b326:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800b328:	68fa      	ldr	r2, [r7, #12]
 800b32a:	69fb      	ldr	r3, [r7, #28]
 800b32c:	441a      	add	r2, r3
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800b332:	693b      	ldr	r3, [r7, #16]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d101      	bne.n	800b33c <create_name+0xf4>
 800b338:	2306      	movs	r3, #6
 800b33a:	e010      	b.n	800b35e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b33c:	68bb      	ldr	r3, [r7, #8]
 800b33e:	781b      	ldrb	r3, [r3, #0]
 800b340:	2be5      	cmp	r3, #229	@ 0xe5
 800b342:	d102      	bne.n	800b34a <create_name+0x102>
 800b344:	68bb      	ldr	r3, [r7, #8]
 800b346:	2205      	movs	r2, #5
 800b348:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b34a:	7efb      	ldrb	r3, [r7, #27]
 800b34c:	2b20      	cmp	r3, #32
 800b34e:	d801      	bhi.n	800b354 <create_name+0x10c>
 800b350:	2204      	movs	r2, #4
 800b352:	e000      	b.n	800b356 <create_name+0x10e>
 800b354:	2200      	movs	r2, #0
 800b356:	68bb      	ldr	r3, [r7, #8]
 800b358:	330b      	adds	r3, #11
 800b35a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800b35c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800b35e:	4618      	mov	r0, r3
 800b360:	3720      	adds	r7, #32
 800b362:	46bd      	mov	sp, r7
 800b364:	bd80      	pop	{r7, pc}
 800b366:	bf00      	nop
 800b368:	08015040 	.word	0x08015040
 800b36c:	08014dc0 	.word	0x08014dc0

0800b370 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b086      	sub	sp, #24
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
 800b378:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b37e:	693b      	ldr	r3, [r7, #16]
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b384:	e002      	b.n	800b38c <follow_path+0x1c>
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	3301      	adds	r3, #1
 800b38a:	603b      	str	r3, [r7, #0]
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	781b      	ldrb	r3, [r3, #0]
 800b390:	2b2f      	cmp	r3, #47	@ 0x2f
 800b392:	d0f8      	beq.n	800b386 <follow_path+0x16>
 800b394:	683b      	ldr	r3, [r7, #0]
 800b396:	781b      	ldrb	r3, [r3, #0]
 800b398:	2b5c      	cmp	r3, #92	@ 0x5c
 800b39a:	d0f4      	beq.n	800b386 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b39c:	693b      	ldr	r3, [r7, #16]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b3a2:	683b      	ldr	r3, [r7, #0]
 800b3a4:	781b      	ldrb	r3, [r3, #0]
 800b3a6:	2b1f      	cmp	r3, #31
 800b3a8:	d80a      	bhi.n	800b3c0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	2280      	movs	r2, #128	@ 0x80
 800b3ae:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800b3b2:	2100      	movs	r1, #0
 800b3b4:	6878      	ldr	r0, [r7, #4]
 800b3b6:	f7ff fcfa 	bl	800adae <dir_sdi>
 800b3ba:	4603      	mov	r3, r0
 800b3bc:	75fb      	strb	r3, [r7, #23]
 800b3be:	e043      	b.n	800b448 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b3c0:	463b      	mov	r3, r7
 800b3c2:	4619      	mov	r1, r3
 800b3c4:	6878      	ldr	r0, [r7, #4]
 800b3c6:	f7ff ff3f 	bl	800b248 <create_name>
 800b3ca:	4603      	mov	r3, r0
 800b3cc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b3ce:	7dfb      	ldrb	r3, [r7, #23]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d134      	bne.n	800b43e <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b3d4:	6878      	ldr	r0, [r7, #4]
 800b3d6:	f7ff feb0 	bl	800b13a <dir_find>
 800b3da:	4603      	mov	r3, r0
 800b3dc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b3e4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b3e6:	7dfb      	ldrb	r3, [r7, #23]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d00a      	beq.n	800b402 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b3ec:	7dfb      	ldrb	r3, [r7, #23]
 800b3ee:	2b04      	cmp	r3, #4
 800b3f0:	d127      	bne.n	800b442 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b3f2:	7afb      	ldrb	r3, [r7, #11]
 800b3f4:	f003 0304 	and.w	r3, r3, #4
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d122      	bne.n	800b442 <follow_path+0xd2>
 800b3fc:	2305      	movs	r3, #5
 800b3fe:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b400:	e01f      	b.n	800b442 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b402:	7afb      	ldrb	r3, [r7, #11]
 800b404:	f003 0304 	and.w	r3, r3, #4
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d11c      	bne.n	800b446 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b40c:	693b      	ldr	r3, [r7, #16]
 800b40e:	799b      	ldrb	r3, [r3, #6]
 800b410:	f003 0310 	and.w	r3, r3, #16
 800b414:	2b00      	cmp	r3, #0
 800b416:	d102      	bne.n	800b41e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800b418:	2305      	movs	r3, #5
 800b41a:	75fb      	strb	r3, [r7, #23]
 800b41c:	e014      	b.n	800b448 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	695b      	ldr	r3, [r3, #20]
 800b428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b42c:	4413      	add	r3, r2
 800b42e:	4619      	mov	r1, r3
 800b430:	68f8      	ldr	r0, [r7, #12]
 800b432:	f7ff fe43 	bl	800b0bc <ld_clust>
 800b436:	4602      	mov	r2, r0
 800b438:	693b      	ldr	r3, [r7, #16]
 800b43a:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b43c:	e7c0      	b.n	800b3c0 <follow_path+0x50>
			if (res != FR_OK) break;
 800b43e:	bf00      	nop
 800b440:	e002      	b.n	800b448 <follow_path+0xd8>
				break;
 800b442:	bf00      	nop
 800b444:	e000      	b.n	800b448 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b446:	bf00      	nop
			}
		}
	}

	return res;
 800b448:	7dfb      	ldrb	r3, [r7, #23]
}
 800b44a:	4618      	mov	r0, r3
 800b44c:	3718      	adds	r7, #24
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd80      	pop	{r7, pc}

0800b452 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b452:	b480      	push	{r7}
 800b454:	b087      	sub	sp, #28
 800b456:	af00      	add	r7, sp, #0
 800b458:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b45a:	f04f 33ff 	mov.w	r3, #4294967295
 800b45e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d031      	beq.n	800b4cc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	617b      	str	r3, [r7, #20]
 800b46e:	e002      	b.n	800b476 <get_ldnumber+0x24>
 800b470:	697b      	ldr	r3, [r7, #20]
 800b472:	3301      	adds	r3, #1
 800b474:	617b      	str	r3, [r7, #20]
 800b476:	697b      	ldr	r3, [r7, #20]
 800b478:	781b      	ldrb	r3, [r3, #0]
 800b47a:	2b20      	cmp	r3, #32
 800b47c:	d903      	bls.n	800b486 <get_ldnumber+0x34>
 800b47e:	697b      	ldr	r3, [r7, #20]
 800b480:	781b      	ldrb	r3, [r3, #0]
 800b482:	2b3a      	cmp	r3, #58	@ 0x3a
 800b484:	d1f4      	bne.n	800b470 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b486:	697b      	ldr	r3, [r7, #20]
 800b488:	781b      	ldrb	r3, [r3, #0]
 800b48a:	2b3a      	cmp	r3, #58	@ 0x3a
 800b48c:	d11c      	bne.n	800b4c8 <get_ldnumber+0x76>
			tp = *path;
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	1c5a      	adds	r2, r3, #1
 800b498:	60fa      	str	r2, [r7, #12]
 800b49a:	781b      	ldrb	r3, [r3, #0]
 800b49c:	3b30      	subs	r3, #48	@ 0x30
 800b49e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b4a0:	68bb      	ldr	r3, [r7, #8]
 800b4a2:	2b09      	cmp	r3, #9
 800b4a4:	d80e      	bhi.n	800b4c4 <get_ldnumber+0x72>
 800b4a6:	68fa      	ldr	r2, [r7, #12]
 800b4a8:	697b      	ldr	r3, [r7, #20]
 800b4aa:	429a      	cmp	r2, r3
 800b4ac:	d10a      	bne.n	800b4c4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b4ae:	68bb      	ldr	r3, [r7, #8]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d107      	bne.n	800b4c4 <get_ldnumber+0x72>
					vol = (int)i;
 800b4b4:	68bb      	ldr	r3, [r7, #8]
 800b4b6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b4b8:	697b      	ldr	r3, [r7, #20]
 800b4ba:	3301      	adds	r3, #1
 800b4bc:	617b      	str	r3, [r7, #20]
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	697a      	ldr	r2, [r7, #20]
 800b4c2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b4c4:	693b      	ldr	r3, [r7, #16]
 800b4c6:	e002      	b.n	800b4ce <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b4cc:	693b      	ldr	r3, [r7, #16]
}
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	371c      	adds	r7, #28
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d8:	4770      	bx	lr
	...

0800b4dc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b4dc:	b580      	push	{r7, lr}
 800b4de:	b082      	sub	sp, #8
 800b4e0:	af00      	add	r7, sp, #0
 800b4e2:	6078      	str	r0, [r7, #4]
 800b4e4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	70da      	strb	r2, [r3, #3]
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f04f 32ff 	mov.w	r2, #4294967295
 800b4f2:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b4f4:	6839      	ldr	r1, [r7, #0]
 800b4f6:	6878      	ldr	r0, [r7, #4]
 800b4f8:	f7ff f8dc 	bl	800a6b4 <move_window>
 800b4fc:	4603      	mov	r3, r0
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d001      	beq.n	800b506 <check_fs+0x2a>
 800b502:	2304      	movs	r3, #4
 800b504:	e038      	b.n	800b578 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	3334      	adds	r3, #52	@ 0x34
 800b50a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b50e:	4618      	mov	r0, r3
 800b510:	f7fe fe2a 	bl	800a168 <ld_word>
 800b514:	4603      	mov	r3, r0
 800b516:	461a      	mov	r2, r3
 800b518:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800b51c:	429a      	cmp	r2, r3
 800b51e:	d001      	beq.n	800b524 <check_fs+0x48>
 800b520:	2303      	movs	r3, #3
 800b522:	e029      	b.n	800b578 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b52a:	2be9      	cmp	r3, #233	@ 0xe9
 800b52c:	d009      	beq.n	800b542 <check_fs+0x66>
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b534:	2beb      	cmp	r3, #235	@ 0xeb
 800b536:	d11e      	bne.n	800b576 <check_fs+0x9a>
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800b53e:	2b90      	cmp	r3, #144	@ 0x90
 800b540:	d119      	bne.n	800b576 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	3334      	adds	r3, #52	@ 0x34
 800b546:	3336      	adds	r3, #54	@ 0x36
 800b548:	4618      	mov	r0, r3
 800b54a:	f7fe fe26 	bl	800a19a <ld_dword>
 800b54e:	4603      	mov	r3, r0
 800b550:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b554:	4a0a      	ldr	r2, [pc, #40]	@ (800b580 <check_fs+0xa4>)
 800b556:	4293      	cmp	r3, r2
 800b558:	d101      	bne.n	800b55e <check_fs+0x82>
 800b55a:	2300      	movs	r3, #0
 800b55c:	e00c      	b.n	800b578 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	3334      	adds	r3, #52	@ 0x34
 800b562:	3352      	adds	r3, #82	@ 0x52
 800b564:	4618      	mov	r0, r3
 800b566:	f7fe fe18 	bl	800a19a <ld_dword>
 800b56a:	4603      	mov	r3, r0
 800b56c:	4a05      	ldr	r2, [pc, #20]	@ (800b584 <check_fs+0xa8>)
 800b56e:	4293      	cmp	r3, r2
 800b570:	d101      	bne.n	800b576 <check_fs+0x9a>
 800b572:	2300      	movs	r3, #0
 800b574:	e000      	b.n	800b578 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800b576:	2302      	movs	r3, #2
}
 800b578:	4618      	mov	r0, r3
 800b57a:	3708      	adds	r7, #8
 800b57c:	46bd      	mov	sp, r7
 800b57e:	bd80      	pop	{r7, pc}
 800b580:	00544146 	.word	0x00544146
 800b584:	33544146 	.word	0x33544146

0800b588 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b096      	sub	sp, #88	@ 0x58
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	60f8      	str	r0, [r7, #12]
 800b590:	60b9      	str	r1, [r7, #8]
 800b592:	4613      	mov	r3, r2
 800b594:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800b596:	68bb      	ldr	r3, [r7, #8]
 800b598:	2200      	movs	r2, #0
 800b59a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b59c:	68f8      	ldr	r0, [r7, #12]
 800b59e:	f7ff ff58 	bl	800b452 <get_ldnumber>
 800b5a2:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b5a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	da01      	bge.n	800b5ae <find_volume+0x26>
 800b5aa:	230b      	movs	r3, #11
 800b5ac:	e235      	b.n	800ba1a <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b5ae:	4aa5      	ldr	r2, [pc, #660]	@ (800b844 <find_volume+0x2bc>)
 800b5b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b5b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b5b6:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b5b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d101      	bne.n	800b5c2 <find_volume+0x3a>
 800b5be:	230c      	movs	r3, #12
 800b5c0:	e22b      	b.n	800ba1a <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800b5c2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b5c4:	f7fe fed1 	bl	800a36a <lock_fs>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d101      	bne.n	800b5d2 <find_volume+0x4a>
 800b5ce:	230f      	movs	r3, #15
 800b5d0:	e223      	b.n	800ba1a <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800b5d2:	68bb      	ldr	r3, [r7, #8]
 800b5d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b5d6:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b5d8:	79fb      	ldrb	r3, [r7, #7]
 800b5da:	f023 0301 	bic.w	r3, r3, #1
 800b5de:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b5e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5e2:	781b      	ldrb	r3, [r3, #0]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d01a      	beq.n	800b61e <find_volume+0x96>
		stat = disk_status(fs->drv);
 800b5e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5ea:	785b      	ldrb	r3, [r3, #1]
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	f7fe fd1b 	bl	800a028 <disk_status>
 800b5f2:	4603      	mov	r3, r0
 800b5f4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b5f8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b5fc:	f003 0301 	and.w	r3, r3, #1
 800b600:	2b00      	cmp	r3, #0
 800b602:	d10c      	bne.n	800b61e <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800b604:	79fb      	ldrb	r3, [r7, #7]
 800b606:	2b00      	cmp	r3, #0
 800b608:	d007      	beq.n	800b61a <find_volume+0x92>
 800b60a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b60e:	f003 0304 	and.w	r3, r3, #4
 800b612:	2b00      	cmp	r3, #0
 800b614:	d001      	beq.n	800b61a <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800b616:	230a      	movs	r3, #10
 800b618:	e1ff      	b.n	800ba1a <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800b61a:	2300      	movs	r3, #0
 800b61c:	e1fd      	b.n	800ba1a <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800b61e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b620:	2200      	movs	r2, #0
 800b622:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b626:	b2da      	uxtb	r2, r3
 800b628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b62a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b62c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b62e:	785b      	ldrb	r3, [r3, #1]
 800b630:	4618      	mov	r0, r3
 800b632:	f7fe fd13 	bl	800a05c <disk_initialize>
 800b636:	4603      	mov	r3, r0
 800b638:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800b63c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b640:	f003 0301 	and.w	r3, r3, #1
 800b644:	2b00      	cmp	r3, #0
 800b646:	d001      	beq.n	800b64c <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b648:	2303      	movs	r3, #3
 800b64a:	e1e6      	b.n	800ba1a <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800b64c:	79fb      	ldrb	r3, [r7, #7]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d007      	beq.n	800b662 <find_volume+0xda>
 800b652:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b656:	f003 0304 	and.w	r3, r3, #4
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d001      	beq.n	800b662 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800b65e:	230a      	movs	r3, #10
 800b660:	e1db      	b.n	800ba1a <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800b662:	2300      	movs	r3, #0
 800b664:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800b666:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b668:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b66a:	f7ff ff37 	bl	800b4dc <check_fs>
 800b66e:	4603      	mov	r3, r0
 800b670:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800b674:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b678:	2b02      	cmp	r3, #2
 800b67a:	d149      	bne.n	800b710 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b67c:	2300      	movs	r3, #0
 800b67e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b680:	e01e      	b.n	800b6c0 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800b682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b684:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b688:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b68a:	011b      	lsls	r3, r3, #4
 800b68c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800b690:	4413      	add	r3, r2
 800b692:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800b694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b696:	3304      	adds	r3, #4
 800b698:	781b      	ldrb	r3, [r3, #0]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d006      	beq.n	800b6ac <find_volume+0x124>
 800b69e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6a0:	3308      	adds	r3, #8
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	f7fe fd79 	bl	800a19a <ld_dword>
 800b6a8:	4602      	mov	r2, r0
 800b6aa:	e000      	b.n	800b6ae <find_volume+0x126>
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b6b0:	009b      	lsls	r3, r3, #2
 800b6b2:	3358      	adds	r3, #88	@ 0x58
 800b6b4:	443b      	add	r3, r7
 800b6b6:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b6ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b6bc:	3301      	adds	r3, #1
 800b6be:	643b      	str	r3, [r7, #64]	@ 0x40
 800b6c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b6c2:	2b03      	cmp	r3, #3
 800b6c4:	d9dd      	bls.n	800b682 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800b6ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	d002      	beq.n	800b6d6 <find_volume+0x14e>
 800b6d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b6d2:	3b01      	subs	r3, #1
 800b6d4:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800b6d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b6d8:	009b      	lsls	r3, r3, #2
 800b6da:	3358      	adds	r3, #88	@ 0x58
 800b6dc:	443b      	add	r3, r7
 800b6de:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800b6e2:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b6e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d005      	beq.n	800b6f6 <find_volume+0x16e>
 800b6ea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b6ec:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b6ee:	f7ff fef5 	bl	800b4dc <check_fs>
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	e000      	b.n	800b6f8 <find_volume+0x170>
 800b6f6:	2303      	movs	r3, #3
 800b6f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b6fc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b700:	2b01      	cmp	r3, #1
 800b702:	d905      	bls.n	800b710 <find_volume+0x188>
 800b704:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b706:	3301      	adds	r3, #1
 800b708:	643b      	str	r3, [r7, #64]	@ 0x40
 800b70a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b70c:	2b03      	cmp	r3, #3
 800b70e:	d9e2      	bls.n	800b6d6 <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b710:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b714:	2b04      	cmp	r3, #4
 800b716:	d101      	bne.n	800b71c <find_volume+0x194>
 800b718:	2301      	movs	r3, #1
 800b71a:	e17e      	b.n	800ba1a <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b71c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b720:	2b01      	cmp	r3, #1
 800b722:	d901      	bls.n	800b728 <find_volume+0x1a0>
 800b724:	230d      	movs	r3, #13
 800b726:	e178      	b.n	800ba1a <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b72a:	3334      	adds	r3, #52	@ 0x34
 800b72c:	330b      	adds	r3, #11
 800b72e:	4618      	mov	r0, r3
 800b730:	f7fe fd1a 	bl	800a168 <ld_word>
 800b734:	4603      	mov	r3, r0
 800b736:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b73a:	d001      	beq.n	800b740 <find_volume+0x1b8>
 800b73c:	230d      	movs	r3, #13
 800b73e:	e16c      	b.n	800ba1a <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b742:	3334      	adds	r3, #52	@ 0x34
 800b744:	3316      	adds	r3, #22
 800b746:	4618      	mov	r0, r3
 800b748:	f7fe fd0e 	bl	800a168 <ld_word>
 800b74c:	4603      	mov	r3, r0
 800b74e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800b750:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b752:	2b00      	cmp	r3, #0
 800b754:	d106      	bne.n	800b764 <find_volume+0x1dc>
 800b756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b758:	3334      	adds	r3, #52	@ 0x34
 800b75a:	3324      	adds	r3, #36	@ 0x24
 800b75c:	4618      	mov	r0, r3
 800b75e:	f7fe fd1c 	bl	800a19a <ld_dword>
 800b762:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800b764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b766:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b768:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b76a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b76c:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800b770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b772:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b776:	789b      	ldrb	r3, [r3, #2]
 800b778:	2b01      	cmp	r3, #1
 800b77a:	d005      	beq.n	800b788 <find_volume+0x200>
 800b77c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b77e:	789b      	ldrb	r3, [r3, #2]
 800b780:	2b02      	cmp	r3, #2
 800b782:	d001      	beq.n	800b788 <find_volume+0x200>
 800b784:	230d      	movs	r3, #13
 800b786:	e148      	b.n	800ba1a <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b78a:	789b      	ldrb	r3, [r3, #2]
 800b78c:	461a      	mov	r2, r3
 800b78e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b790:	fb02 f303 	mul.w	r3, r2, r3
 800b794:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b798:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b79c:	461a      	mov	r2, r3
 800b79e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7a0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b7a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7a4:	895b      	ldrh	r3, [r3, #10]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d008      	beq.n	800b7bc <find_volume+0x234>
 800b7aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7ac:	895b      	ldrh	r3, [r3, #10]
 800b7ae:	461a      	mov	r2, r3
 800b7b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7b2:	895b      	ldrh	r3, [r3, #10]
 800b7b4:	3b01      	subs	r3, #1
 800b7b6:	4013      	ands	r3, r2
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d001      	beq.n	800b7c0 <find_volume+0x238>
 800b7bc:	230d      	movs	r3, #13
 800b7be:	e12c      	b.n	800ba1a <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b7c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7c2:	3334      	adds	r3, #52	@ 0x34
 800b7c4:	3311      	adds	r3, #17
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	f7fe fcce 	bl	800a168 <ld_word>
 800b7cc:	4603      	mov	r3, r0
 800b7ce:	461a      	mov	r2, r3
 800b7d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7d2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b7d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7d6:	891b      	ldrh	r3, [r3, #8]
 800b7d8:	f003 030f 	and.w	r3, r3, #15
 800b7dc:	b29b      	uxth	r3, r3
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d001      	beq.n	800b7e6 <find_volume+0x25e>
 800b7e2:	230d      	movs	r3, #13
 800b7e4:	e119      	b.n	800ba1a <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800b7e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7e8:	3334      	adds	r3, #52	@ 0x34
 800b7ea:	3313      	adds	r3, #19
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	f7fe fcbb 	bl	800a168 <ld_word>
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800b7f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d106      	bne.n	800b80a <find_volume+0x282>
 800b7fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7fe:	3334      	adds	r3, #52	@ 0x34
 800b800:	3320      	adds	r3, #32
 800b802:	4618      	mov	r0, r3
 800b804:	f7fe fcc9 	bl	800a19a <ld_dword>
 800b808:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800b80a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b80c:	3334      	adds	r3, #52	@ 0x34
 800b80e:	330e      	adds	r3, #14
 800b810:	4618      	mov	r0, r3
 800b812:	f7fe fca9 	bl	800a168 <ld_word>
 800b816:	4603      	mov	r3, r0
 800b818:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b81a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d101      	bne.n	800b824 <find_volume+0x29c>
 800b820:	230d      	movs	r3, #13
 800b822:	e0fa      	b.n	800ba1a <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b824:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800b826:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b828:	4413      	add	r3, r2
 800b82a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b82c:	8912      	ldrh	r2, [r2, #8]
 800b82e:	0912      	lsrs	r2, r2, #4
 800b830:	b292      	uxth	r2, r2
 800b832:	4413      	add	r3, r2
 800b834:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800b836:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b83a:	429a      	cmp	r2, r3
 800b83c:	d204      	bcs.n	800b848 <find_volume+0x2c0>
 800b83e:	230d      	movs	r3, #13
 800b840:	e0eb      	b.n	800ba1a <find_volume+0x492>
 800b842:	bf00      	nop
 800b844:	20000c14 	.word	0x20000c14
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b848:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b84a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b84c:	1ad3      	subs	r3, r2, r3
 800b84e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b850:	8952      	ldrh	r2, [r2, #10]
 800b852:	fbb3 f3f2 	udiv	r3, r3, r2
 800b856:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d101      	bne.n	800b862 <find_volume+0x2da>
 800b85e:	230d      	movs	r3, #13
 800b860:	e0db      	b.n	800ba1a <find_volume+0x492>
		fmt = FS_FAT32;
 800b862:	2303      	movs	r3, #3
 800b864:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800b868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b86a:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800b86e:	4293      	cmp	r3, r2
 800b870:	d802      	bhi.n	800b878 <find_volume+0x2f0>
 800b872:	2302      	movs	r3, #2
 800b874:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800b878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b87a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800b87e:	4293      	cmp	r3, r2
 800b880:	d802      	bhi.n	800b888 <find_volume+0x300>
 800b882:	2301      	movs	r3, #1
 800b884:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800b888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b88a:	1c9a      	adds	r2, r3, #2
 800b88c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b88e:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800b890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b892:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b894:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800b896:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800b898:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b89a:	441a      	add	r2, r3
 800b89c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b89e:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800b8a0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b8a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8a4:	441a      	add	r2, r3
 800b8a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8a8:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800b8aa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b8ae:	2b03      	cmp	r3, #3
 800b8b0:	d11e      	bne.n	800b8f0 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800b8b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8b4:	3334      	adds	r3, #52	@ 0x34
 800b8b6:	332a      	adds	r3, #42	@ 0x2a
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	f7fe fc55 	bl	800a168 <ld_word>
 800b8be:	4603      	mov	r3, r0
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d001      	beq.n	800b8c8 <find_volume+0x340>
 800b8c4:	230d      	movs	r3, #13
 800b8c6:	e0a8      	b.n	800ba1a <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800b8c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8ca:	891b      	ldrh	r3, [r3, #8]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d001      	beq.n	800b8d4 <find_volume+0x34c>
 800b8d0:	230d      	movs	r3, #13
 800b8d2:	e0a2      	b.n	800ba1a <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800b8d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8d6:	3334      	adds	r3, #52	@ 0x34
 800b8d8:	332c      	adds	r3, #44	@ 0x2c
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f7fe fc5d 	bl	800a19a <ld_dword>
 800b8e0:	4602      	mov	r2, r0
 800b8e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8e4:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800b8e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8e8:	699b      	ldr	r3, [r3, #24]
 800b8ea:	009b      	lsls	r3, r3, #2
 800b8ec:	647b      	str	r3, [r7, #68]	@ 0x44
 800b8ee:	e01f      	b.n	800b930 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800b8f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8f2:	891b      	ldrh	r3, [r3, #8]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d101      	bne.n	800b8fc <find_volume+0x374>
 800b8f8:	230d      	movs	r3, #13
 800b8fa:	e08e      	b.n	800ba1a <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800b8fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b900:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b902:	441a      	add	r2, r3
 800b904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b906:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b908:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b90c:	2b02      	cmp	r3, #2
 800b90e:	d103      	bne.n	800b918 <find_volume+0x390>
 800b910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b912:	699b      	ldr	r3, [r3, #24]
 800b914:	005b      	lsls	r3, r3, #1
 800b916:	e00a      	b.n	800b92e <find_volume+0x3a6>
 800b918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b91a:	699a      	ldr	r2, [r3, #24]
 800b91c:	4613      	mov	r3, r2
 800b91e:	005b      	lsls	r3, r3, #1
 800b920:	4413      	add	r3, r2
 800b922:	085a      	lsrs	r2, r3, #1
 800b924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b926:	699b      	ldr	r3, [r3, #24]
 800b928:	f003 0301 	and.w	r3, r3, #1
 800b92c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800b92e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800b930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b932:	69da      	ldr	r2, [r3, #28]
 800b934:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b936:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800b93a:	0a5b      	lsrs	r3, r3, #9
 800b93c:	429a      	cmp	r2, r3
 800b93e:	d201      	bcs.n	800b944 <find_volume+0x3bc>
 800b940:	230d      	movs	r3, #13
 800b942:	e06a      	b.n	800ba1a <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800b944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b946:	f04f 32ff 	mov.w	r2, #4294967295
 800b94a:	615a      	str	r2, [r3, #20]
 800b94c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b94e:	695a      	ldr	r2, [r3, #20]
 800b950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b952:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800b954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b956:	2280      	movs	r2, #128	@ 0x80
 800b958:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800b95a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800b95e:	2b03      	cmp	r3, #3
 800b960:	d149      	bne.n	800b9f6 <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800b962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b964:	3334      	adds	r3, #52	@ 0x34
 800b966:	3330      	adds	r3, #48	@ 0x30
 800b968:	4618      	mov	r0, r3
 800b96a:	f7fe fbfd 	bl	800a168 <ld_word>
 800b96e:	4603      	mov	r3, r0
 800b970:	2b01      	cmp	r3, #1
 800b972:	d140      	bne.n	800b9f6 <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800b974:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b976:	3301      	adds	r3, #1
 800b978:	4619      	mov	r1, r3
 800b97a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b97c:	f7fe fe9a 	bl	800a6b4 <move_window>
 800b980:	4603      	mov	r3, r0
 800b982:	2b00      	cmp	r3, #0
 800b984:	d137      	bne.n	800b9f6 <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800b986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b988:	2200      	movs	r2, #0
 800b98a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800b98c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b98e:	3334      	adds	r3, #52	@ 0x34
 800b990:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b994:	4618      	mov	r0, r3
 800b996:	f7fe fbe7 	bl	800a168 <ld_word>
 800b99a:	4603      	mov	r3, r0
 800b99c:	461a      	mov	r2, r3
 800b99e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800b9a2:	429a      	cmp	r2, r3
 800b9a4:	d127      	bne.n	800b9f6 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800b9a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9a8:	3334      	adds	r3, #52	@ 0x34
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	f7fe fbf5 	bl	800a19a <ld_dword>
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	4a1c      	ldr	r2, [pc, #112]	@ (800ba24 <find_volume+0x49c>)
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	d11e      	bne.n	800b9f6 <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800b9b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9ba:	3334      	adds	r3, #52	@ 0x34
 800b9bc:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	f7fe fbea 	bl	800a19a <ld_dword>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	4a17      	ldr	r2, [pc, #92]	@ (800ba28 <find_volume+0x4a0>)
 800b9ca:	4293      	cmp	r3, r2
 800b9cc:	d113      	bne.n	800b9f6 <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800b9ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9d0:	3334      	adds	r3, #52	@ 0x34
 800b9d2:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	f7fe fbdf 	bl	800a19a <ld_dword>
 800b9dc:	4602      	mov	r2, r0
 800b9de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9e0:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800b9e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9e4:	3334      	adds	r3, #52	@ 0x34
 800b9e6:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	f7fe fbd5 	bl	800a19a <ld_dword>
 800b9f0:	4602      	mov	r2, r0
 800b9f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9f4:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800b9f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9f8:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800b9fc:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800b9fe:	4b0b      	ldr	r3, [pc, #44]	@ (800ba2c <find_volume+0x4a4>)
 800ba00:	881b      	ldrh	r3, [r3, #0]
 800ba02:	3301      	adds	r3, #1
 800ba04:	b29a      	uxth	r2, r3
 800ba06:	4b09      	ldr	r3, [pc, #36]	@ (800ba2c <find_volume+0x4a4>)
 800ba08:	801a      	strh	r2, [r3, #0]
 800ba0a:	4b08      	ldr	r3, [pc, #32]	@ (800ba2c <find_volume+0x4a4>)
 800ba0c:	881a      	ldrh	r2, [r3, #0]
 800ba0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba10:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ba12:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ba14:	f7fe fde6 	bl	800a5e4 <clear_lock>
#endif
	return FR_OK;
 800ba18:	2300      	movs	r3, #0
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	3758      	adds	r7, #88	@ 0x58
 800ba1e:	46bd      	mov	sp, r7
 800ba20:	bd80      	pop	{r7, pc}
 800ba22:	bf00      	nop
 800ba24:	41615252 	.word	0x41615252
 800ba28:	61417272 	.word	0x61417272
 800ba2c:	20000c18 	.word	0x20000c18

0800ba30 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ba30:	b580      	push	{r7, lr}
 800ba32:	b084      	sub	sp, #16
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	6078      	str	r0, [r7, #4]
 800ba38:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800ba3a:	2309      	movs	r3, #9
 800ba3c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d02e      	beq.n	800baa2 <validate+0x72>
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d02a      	beq.n	800baa2 <validate+0x72>
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	781b      	ldrb	r3, [r3, #0]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d025      	beq.n	800baa2 <validate+0x72>
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	889a      	ldrh	r2, [r3, #4]
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	88db      	ldrh	r3, [r3, #6]
 800ba60:	429a      	cmp	r2, r3
 800ba62:	d11e      	bne.n	800baa2 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	4618      	mov	r0, r3
 800ba6a:	f7fe fc7e 	bl	800a36a <lock_fs>
 800ba6e:	4603      	mov	r3, r0
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d014      	beq.n	800ba9e <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	681b      	ldr	r3, [r3, #0]
 800ba78:	785b      	ldrb	r3, [r3, #1]
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	f7fe fad4 	bl	800a028 <disk_status>
 800ba80:	4603      	mov	r3, r0
 800ba82:	f003 0301 	and.w	r3, r3, #1
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d102      	bne.n	800ba90 <validate+0x60>
				res = FR_OK;
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	73fb      	strb	r3, [r7, #15]
 800ba8e:	e008      	b.n	800baa2 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	2100      	movs	r1, #0
 800ba96:	4618      	mov	r0, r3
 800ba98:	f7fe fc7d 	bl	800a396 <unlock_fs>
 800ba9c:	e001      	b.n	800baa2 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800ba9e:	230f      	movs	r3, #15
 800baa0:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800baa2:	7bfb      	ldrb	r3, [r7, #15]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d102      	bne.n	800baae <validate+0x7e>
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	e000      	b.n	800bab0 <validate+0x80>
 800baae:	2300      	movs	r3, #0
 800bab0:	683a      	ldr	r2, [r7, #0]
 800bab2:	6013      	str	r3, [r2, #0]
	return res;
 800bab4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bab6:	4618      	mov	r0, r3
 800bab8:	3710      	adds	r7, #16
 800baba:	46bd      	mov	sp, r7
 800babc:	bd80      	pop	{r7, pc}
	...

0800bac0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800bac0:	b580      	push	{r7, lr}
 800bac2:	b088      	sub	sp, #32
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	60f8      	str	r0, [r7, #12]
 800bac8:	60b9      	str	r1, [r7, #8]
 800baca:	4613      	mov	r3, r2
 800bacc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800bace:	68bb      	ldr	r3, [r7, #8]
 800bad0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800bad2:	f107 0310 	add.w	r3, r7, #16
 800bad6:	4618      	mov	r0, r3
 800bad8:	f7ff fcbb 	bl	800b452 <get_ldnumber>
 800badc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800bade:	69fb      	ldr	r3, [r7, #28]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	da01      	bge.n	800bae8 <f_mount+0x28>
 800bae4:	230b      	movs	r3, #11
 800bae6:	e048      	b.n	800bb7a <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800bae8:	4a26      	ldr	r2, [pc, #152]	@ (800bb84 <f_mount+0xc4>)
 800baea:	69fb      	ldr	r3, [r7, #28]
 800baec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800baf0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800baf2:	69bb      	ldr	r3, [r7, #24]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d00f      	beq.n	800bb18 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800baf8:	69b8      	ldr	r0, [r7, #24]
 800bafa:	f7fe fd73 	bl	800a5e4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800bafe:	69bb      	ldr	r3, [r7, #24]
 800bb00:	68db      	ldr	r3, [r3, #12]
 800bb02:	4618      	mov	r0, r3
 800bb04:	f000 fca4 	bl	800c450 <ff_del_syncobj>
 800bb08:	4603      	mov	r3, r0
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d101      	bne.n	800bb12 <f_mount+0x52>
 800bb0e:	2302      	movs	r3, #2
 800bb10:	e033      	b.n	800bb7a <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800bb12:	69bb      	ldr	r3, [r7, #24]
 800bb14:	2200      	movs	r2, #0
 800bb16:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d00f      	beq.n	800bb3e <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	2200      	movs	r2, #0
 800bb22:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800bb24:	69fb      	ldr	r3, [r7, #28]
 800bb26:	b2da      	uxtb	r2, r3
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	330c      	adds	r3, #12
 800bb2c:	4619      	mov	r1, r3
 800bb2e:	4610      	mov	r0, r2
 800bb30:	f000 fc73 	bl	800c41a <ff_cre_syncobj>
 800bb34:	4603      	mov	r3, r0
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d101      	bne.n	800bb3e <f_mount+0x7e>
 800bb3a:	2302      	movs	r3, #2
 800bb3c:	e01d      	b.n	800bb7a <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800bb3e:	68fa      	ldr	r2, [r7, #12]
 800bb40:	4910      	ldr	r1, [pc, #64]	@ (800bb84 <f_mount+0xc4>)
 800bb42:	69fb      	ldr	r3, [r7, #28]
 800bb44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d002      	beq.n	800bb54 <f_mount+0x94>
 800bb4e:	79fb      	ldrb	r3, [r7, #7]
 800bb50:	2b01      	cmp	r3, #1
 800bb52:	d001      	beq.n	800bb58 <f_mount+0x98>
 800bb54:	2300      	movs	r3, #0
 800bb56:	e010      	b.n	800bb7a <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800bb58:	f107 010c 	add.w	r1, r7, #12
 800bb5c:	f107 0308 	add.w	r3, r7, #8
 800bb60:	2200      	movs	r2, #0
 800bb62:	4618      	mov	r0, r3
 800bb64:	f7ff fd10 	bl	800b588 <find_volume>
 800bb68:	4603      	mov	r3, r0
 800bb6a:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	7dfa      	ldrb	r2, [r7, #23]
 800bb70:	4611      	mov	r1, r2
 800bb72:	4618      	mov	r0, r3
 800bb74:	f7fe fc0f 	bl	800a396 <unlock_fs>
 800bb78:	7dfb      	ldrb	r3, [r7, #23]
}
 800bb7a:	4618      	mov	r0, r3
 800bb7c:	3720      	adds	r7, #32
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	bd80      	pop	{r7, pc}
 800bb82:	bf00      	nop
 800bb84:	20000c14 	.word	0x20000c14

0800bb88 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b098      	sub	sp, #96	@ 0x60
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	60f8      	str	r0, [r7, #12]
 800bb90:	60b9      	str	r1, [r7, #8]
 800bb92:	4613      	mov	r3, r2
 800bb94:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d101      	bne.n	800bba0 <f_open+0x18>
 800bb9c:	2309      	movs	r3, #9
 800bb9e:	e1b0      	b.n	800bf02 <f_open+0x37a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800bba0:	79fb      	ldrb	r3, [r7, #7]
 800bba2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bba6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800bba8:	79fa      	ldrb	r2, [r7, #7]
 800bbaa:	f107 0110 	add.w	r1, r7, #16
 800bbae:	f107 0308 	add.w	r3, r7, #8
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	f7ff fce8 	bl	800b588 <find_volume>
 800bbb8:	4603      	mov	r3, r0
 800bbba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800bbbe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	f040 818d 	bne.w	800bee2 <f_open+0x35a>
		dj.obj.fs = fs;
 800bbc8:	693b      	ldr	r3, [r7, #16]
 800bbca:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800bbcc:	68ba      	ldr	r2, [r7, #8]
 800bbce:	f107 0314 	add.w	r3, r7, #20
 800bbd2:	4611      	mov	r1, r2
 800bbd4:	4618      	mov	r0, r3
 800bbd6:	f7ff fbcb 	bl	800b370 <follow_path>
 800bbda:	4603      	mov	r3, r0
 800bbdc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800bbe0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d118      	bne.n	800bc1a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800bbe8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bbec:	b25b      	sxtb	r3, r3
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	da03      	bge.n	800bbfa <f_open+0x72>
				res = FR_INVALID_NAME;
 800bbf2:	2306      	movs	r3, #6
 800bbf4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800bbf8:	e00f      	b.n	800bc1a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800bbfa:	79fb      	ldrb	r3, [r7, #7]
 800bbfc:	2b01      	cmp	r3, #1
 800bbfe:	bf8c      	ite	hi
 800bc00:	2301      	movhi	r3, #1
 800bc02:	2300      	movls	r3, #0
 800bc04:	b2db      	uxtb	r3, r3
 800bc06:	461a      	mov	r2, r3
 800bc08:	f107 0314 	add.w	r3, r7, #20
 800bc0c:	4611      	mov	r1, r2
 800bc0e:	4618      	mov	r0, r3
 800bc10:	f7fe fbdc 	bl	800a3cc <chk_lock>
 800bc14:	4603      	mov	r3, r0
 800bc16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800bc1a:	79fb      	ldrb	r3, [r7, #7]
 800bc1c:	f003 031c 	and.w	r3, r3, #28
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d07f      	beq.n	800bd24 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800bc24:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d017      	beq.n	800bc5c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800bc2c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bc30:	2b04      	cmp	r3, #4
 800bc32:	d10e      	bne.n	800bc52 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800bc34:	f7fe fc26 	bl	800a484 <enq_lock>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d006      	beq.n	800bc4c <f_open+0xc4>
 800bc3e:	f107 0314 	add.w	r3, r7, #20
 800bc42:	4618      	mov	r0, r3
 800bc44:	f7ff face 	bl	800b1e4 <dir_register>
 800bc48:	4603      	mov	r3, r0
 800bc4a:	e000      	b.n	800bc4e <f_open+0xc6>
 800bc4c:	2312      	movs	r3, #18
 800bc4e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800bc52:	79fb      	ldrb	r3, [r7, #7]
 800bc54:	f043 0308 	orr.w	r3, r3, #8
 800bc58:	71fb      	strb	r3, [r7, #7]
 800bc5a:	e010      	b.n	800bc7e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800bc5c:	7ebb      	ldrb	r3, [r7, #26]
 800bc5e:	f003 0311 	and.w	r3, r3, #17
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d003      	beq.n	800bc6e <f_open+0xe6>
					res = FR_DENIED;
 800bc66:	2307      	movs	r3, #7
 800bc68:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800bc6c:	e007      	b.n	800bc7e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800bc6e:	79fb      	ldrb	r3, [r7, #7]
 800bc70:	f003 0304 	and.w	r3, r3, #4
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d002      	beq.n	800bc7e <f_open+0xf6>
 800bc78:	2308      	movs	r3, #8
 800bc7a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800bc7e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d168      	bne.n	800bd58 <f_open+0x1d0>
 800bc86:	79fb      	ldrb	r3, [r7, #7]
 800bc88:	f003 0308 	and.w	r3, r3, #8
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d063      	beq.n	800bd58 <f_open+0x1d0>
				dw = GET_FATTIME();
 800bc90:	f7fe f96a 	bl	8009f68 <get_fattime>
 800bc94:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800bc96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc98:	330e      	adds	r3, #14
 800bc9a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	f7fe faba 	bl	800a216 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800bca2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bca4:	3316      	adds	r3, #22
 800bca6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bca8:	4618      	mov	r0, r3
 800bcaa:	f7fe fab4 	bl	800a216 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800bcae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcb0:	330b      	adds	r3, #11
 800bcb2:	2220      	movs	r2, #32
 800bcb4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800bcb6:	693b      	ldr	r3, [r7, #16]
 800bcb8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bcba:	4611      	mov	r1, r2
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	f7ff f9fd 	bl	800b0bc <ld_clust>
 800bcc2:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800bcc4:	693b      	ldr	r3, [r7, #16]
 800bcc6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bcc8:	2200      	movs	r2, #0
 800bcca:	4618      	mov	r0, r3
 800bccc:	f7ff fa15 	bl	800b0fa <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800bcd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcd2:	331c      	adds	r3, #28
 800bcd4:	2100      	movs	r1, #0
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	f7fe fa9d 	bl	800a216 <st_dword>
					fs->wflag = 1;
 800bcdc:	693b      	ldr	r3, [r7, #16]
 800bcde:	2201      	movs	r2, #1
 800bce0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800bce2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d037      	beq.n	800bd58 <f_open+0x1d0>
						dw = fs->winsect;
 800bce8:	693b      	ldr	r3, [r7, #16]
 800bcea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcec:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800bcee:	f107 0314 	add.w	r3, r7, #20
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	f7fe ff28 	bl	800ab4c <remove_chain>
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800bd02:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d126      	bne.n	800bd58 <f_open+0x1d0>
							res = move_window(fs, dw);
 800bd0a:	693b      	ldr	r3, [r7, #16]
 800bd0c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800bd0e:	4618      	mov	r0, r3
 800bd10:	f7fe fcd0 	bl	800a6b4 <move_window>
 800bd14:	4603      	mov	r3, r0
 800bd16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800bd1a:	693b      	ldr	r3, [r7, #16]
 800bd1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bd1e:	3a01      	subs	r2, #1
 800bd20:	611a      	str	r2, [r3, #16]
 800bd22:	e019      	b.n	800bd58 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800bd24:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d115      	bne.n	800bd58 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800bd2c:	7ebb      	ldrb	r3, [r7, #26]
 800bd2e:	f003 0310 	and.w	r3, r3, #16
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d003      	beq.n	800bd3e <f_open+0x1b6>
					res = FR_NO_FILE;
 800bd36:	2304      	movs	r3, #4
 800bd38:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800bd3c:	e00c      	b.n	800bd58 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800bd3e:	79fb      	ldrb	r3, [r7, #7]
 800bd40:	f003 0302 	and.w	r3, r3, #2
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d007      	beq.n	800bd58 <f_open+0x1d0>
 800bd48:	7ebb      	ldrb	r3, [r7, #26]
 800bd4a:	f003 0301 	and.w	r3, r3, #1
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d002      	beq.n	800bd58 <f_open+0x1d0>
						res = FR_DENIED;
 800bd52:	2307      	movs	r3, #7
 800bd54:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800bd58:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d126      	bne.n	800bdae <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800bd60:	79fb      	ldrb	r3, [r7, #7]
 800bd62:	f003 0308 	and.w	r3, r3, #8
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d003      	beq.n	800bd72 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800bd6a:	79fb      	ldrb	r3, [r7, #7]
 800bd6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd70:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800bd72:	693b      	ldr	r3, [r7, #16]
 800bd74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800bd7a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800bd80:	79fb      	ldrb	r3, [r7, #7]
 800bd82:	2b01      	cmp	r3, #1
 800bd84:	bf8c      	ite	hi
 800bd86:	2301      	movhi	r3, #1
 800bd88:	2300      	movls	r3, #0
 800bd8a:	b2db      	uxtb	r3, r3
 800bd8c:	461a      	mov	r2, r3
 800bd8e:	f107 0314 	add.w	r3, r7, #20
 800bd92:	4611      	mov	r1, r2
 800bd94:	4618      	mov	r0, r3
 800bd96:	f7fe fb97 	bl	800a4c8 <inc_lock>
 800bd9a:	4602      	mov	r2, r0
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	691b      	ldr	r3, [r3, #16]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d102      	bne.n	800bdae <f_open+0x226>
 800bda8:	2302      	movs	r3, #2
 800bdaa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800bdae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	f040 8095 	bne.w	800bee2 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800bdb8:	693b      	ldr	r3, [r7, #16]
 800bdba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bdbc:	4611      	mov	r1, r2
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	f7ff f97c 	bl	800b0bc <ld_clust>
 800bdc4:	4602      	mov	r2, r0
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800bdca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdcc:	331c      	adds	r3, #28
 800bdce:	4618      	mov	r0, r3
 800bdd0:	f7fe f9e3 	bl	800a19a <ld_dword>
 800bdd4:	4602      	mov	r2, r0
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	2200      	movs	r2, #0
 800bdde:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800bde0:	693a      	ldr	r2, [r7, #16]
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800bde6:	693b      	ldr	r3, [r7, #16]
 800bde8:	88da      	ldrh	r2, [r3, #6]
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	79fa      	ldrb	r2, [r7, #7]
 800bdf2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	2200      	movs	r2, #0
 800be04:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	3330      	adds	r3, #48	@ 0x30
 800be0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800be0e:	2100      	movs	r1, #0
 800be10:	4618      	mov	r0, r3
 800be12:	f7fe fa4d 	bl	800a2b0 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800be16:	79fb      	ldrb	r3, [r7, #7]
 800be18:	f003 0320 	and.w	r3, r3, #32
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d060      	beq.n	800bee2 <f_open+0x35a>
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	68db      	ldr	r3, [r3, #12]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d05c      	beq.n	800bee2 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	68da      	ldr	r2, [r3, #12]
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800be30:	693b      	ldr	r3, [r7, #16]
 800be32:	895b      	ldrh	r3, [r3, #10]
 800be34:	025b      	lsls	r3, r3, #9
 800be36:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	689b      	ldr	r3, [r3, #8]
 800be3c:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	68db      	ldr	r3, [r3, #12]
 800be42:	657b      	str	r3, [r7, #84]	@ 0x54
 800be44:	e016      	b.n	800be74 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800be4a:	4618      	mov	r0, r3
 800be4c:	f7fe fced 	bl	800a82a <get_fat>
 800be50:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800be52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800be54:	2b01      	cmp	r3, #1
 800be56:	d802      	bhi.n	800be5e <f_open+0x2d6>
 800be58:	2302      	movs	r3, #2
 800be5a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800be5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800be60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be64:	d102      	bne.n	800be6c <f_open+0x2e4>
 800be66:	2301      	movs	r3, #1
 800be68:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800be6c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800be6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be70:	1ad3      	subs	r3, r2, r3
 800be72:	657b      	str	r3, [r7, #84]	@ 0x54
 800be74:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d103      	bne.n	800be84 <f_open+0x2fc>
 800be7c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800be7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be80:	429a      	cmp	r2, r3
 800be82:	d8e0      	bhi.n	800be46 <f_open+0x2be>
				}
				fp->clust = clst;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800be88:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800be8a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d127      	bne.n	800bee2 <f_open+0x35a>
 800be92:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800be94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d022      	beq.n	800bee2 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800be9c:	693b      	ldr	r3, [r7, #16]
 800be9e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800bea0:	4618      	mov	r0, r3
 800bea2:	f7fe fca3 	bl	800a7ec <clust2sect>
 800bea6:	6478      	str	r0, [r7, #68]	@ 0x44
 800bea8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d103      	bne.n	800beb6 <f_open+0x32e>
						res = FR_INT_ERR;
 800beae:	2302      	movs	r3, #2
 800beb0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800beb4:	e015      	b.n	800bee2 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800beb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800beb8:	0a5a      	lsrs	r2, r3, #9
 800beba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bebc:	441a      	add	r2, r3
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800bec2:	693b      	ldr	r3, [r7, #16]
 800bec4:	7858      	ldrb	r0, [r3, #1]
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	6a1a      	ldr	r2, [r3, #32]
 800bed0:	2301      	movs	r3, #1
 800bed2:	f7fe f8eb 	bl	800a0ac <disk_read>
 800bed6:	4603      	mov	r3, r0
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d002      	beq.n	800bee2 <f_open+0x35a>
 800bedc:	2301      	movs	r3, #1
 800bede:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800bee2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d002      	beq.n	800bef0 <f_open+0x368>
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	2200      	movs	r2, #0
 800beee:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800bef0:	693b      	ldr	r3, [r7, #16]
 800bef2:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800bef6:	4611      	mov	r1, r2
 800bef8:	4618      	mov	r0, r3
 800befa:	f7fe fa4c 	bl	800a396 <unlock_fs>
 800befe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800bf02:	4618      	mov	r0, r3
 800bf04:	3760      	adds	r7, #96	@ 0x60
 800bf06:	46bd      	mov	sp, r7
 800bf08:	bd80      	pop	{r7, pc}

0800bf0a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800bf0a:	b580      	push	{r7, lr}
 800bf0c:	b08c      	sub	sp, #48	@ 0x30
 800bf0e:	af00      	add	r7, sp, #0
 800bf10:	60f8      	str	r0, [r7, #12]
 800bf12:	60b9      	str	r1, [r7, #8]
 800bf14:	607a      	str	r2, [r7, #4]
 800bf16:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800bf18:	68bb      	ldr	r3, [r7, #8]
 800bf1a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800bf1c:	683b      	ldr	r3, [r7, #0]
 800bf1e:	2200      	movs	r2, #0
 800bf20:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	f107 0210 	add.w	r2, r7, #16
 800bf28:	4611      	mov	r1, r2
 800bf2a:	4618      	mov	r0, r3
 800bf2c:	f7ff fd80 	bl	800ba30 <validate>
 800bf30:	4603      	mov	r3, r0
 800bf32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800bf36:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d107      	bne.n	800bf4e <f_write+0x44>
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	7d5b      	ldrb	r3, [r3, #21]
 800bf42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800bf46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d009      	beq.n	800bf62 <f_write+0x58>
 800bf4e:	693b      	ldr	r3, [r7, #16]
 800bf50:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800bf54:	4611      	mov	r1, r2
 800bf56:	4618      	mov	r0, r3
 800bf58:	f7fe fa1d 	bl	800a396 <unlock_fs>
 800bf5c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bf60:	e173      	b.n	800c24a <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	7d1b      	ldrb	r3, [r3, #20]
 800bf66:	f003 0302 	and.w	r3, r3, #2
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d106      	bne.n	800bf7c <f_write+0x72>
 800bf6e:	693b      	ldr	r3, [r7, #16]
 800bf70:	2107      	movs	r1, #7
 800bf72:	4618      	mov	r0, r3
 800bf74:	f7fe fa0f 	bl	800a396 <unlock_fs>
 800bf78:	2307      	movs	r3, #7
 800bf7a:	e166      	b.n	800c24a <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800bf7c:	68fb      	ldr	r3, [r7, #12]
 800bf7e:	699a      	ldr	r2, [r3, #24]
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	441a      	add	r2, r3
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	699b      	ldr	r3, [r3, #24]
 800bf88:	429a      	cmp	r2, r3
 800bf8a:	f080 814b 	bcs.w	800c224 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	699b      	ldr	r3, [r3, #24]
 800bf92:	43db      	mvns	r3, r3
 800bf94:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800bf96:	e145      	b.n	800c224 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	699b      	ldr	r3, [r3, #24]
 800bf9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	f040 8101 	bne.w	800c1a8 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	699b      	ldr	r3, [r3, #24]
 800bfaa:	0a5b      	lsrs	r3, r3, #9
 800bfac:	693a      	ldr	r2, [r7, #16]
 800bfae:	8952      	ldrh	r2, [r2, #10]
 800bfb0:	3a01      	subs	r2, #1
 800bfb2:	4013      	ands	r3, r2
 800bfb4:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800bfb6:	69bb      	ldr	r3, [r7, #24]
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d14d      	bne.n	800c058 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	699b      	ldr	r3, [r3, #24]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d10c      	bne.n	800bfde <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	689b      	ldr	r3, [r3, #8]
 800bfc8:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800bfca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d11a      	bne.n	800c006 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	2100      	movs	r1, #0
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	f7fe fe1e 	bl	800ac16 <create_chain>
 800bfda:	62b8      	str	r0, [r7, #40]	@ 0x28
 800bfdc:	e013      	b.n	800c006 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d007      	beq.n	800bff6 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	699b      	ldr	r3, [r3, #24]
 800bfea:	4619      	mov	r1, r3
 800bfec:	68f8      	ldr	r0, [r7, #12]
 800bfee:	f7fe feaa 	bl	800ad46 <clmt_clust>
 800bff2:	62b8      	str	r0, [r7, #40]	@ 0x28
 800bff4:	e007      	b.n	800c006 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800bff6:	68fa      	ldr	r2, [r7, #12]
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	69db      	ldr	r3, [r3, #28]
 800bffc:	4619      	mov	r1, r3
 800bffe:	4610      	mov	r0, r2
 800c000:	f7fe fe09 	bl	800ac16 <create_chain>
 800c004:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c008:	2b00      	cmp	r3, #0
 800c00a:	f000 8110 	beq.w	800c22e <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800c00e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c010:	2b01      	cmp	r3, #1
 800c012:	d109      	bne.n	800c028 <f_write+0x11e>
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	2202      	movs	r2, #2
 800c018:	755a      	strb	r2, [r3, #21]
 800c01a:	693b      	ldr	r3, [r7, #16]
 800c01c:	2102      	movs	r1, #2
 800c01e:	4618      	mov	r0, r3
 800c020:	f7fe f9b9 	bl	800a396 <unlock_fs>
 800c024:	2302      	movs	r3, #2
 800c026:	e110      	b.n	800c24a <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c02a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c02e:	d109      	bne.n	800c044 <f_write+0x13a>
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	2201      	movs	r2, #1
 800c034:	755a      	strb	r2, [r3, #21]
 800c036:	693b      	ldr	r3, [r7, #16]
 800c038:	2101      	movs	r1, #1
 800c03a:	4618      	mov	r0, r3
 800c03c:	f7fe f9ab 	bl	800a396 <unlock_fs>
 800c040:	2301      	movs	r3, #1
 800c042:	e102      	b.n	800c24a <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c048:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	689b      	ldr	r3, [r3, #8]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d102      	bne.n	800c058 <f_write+0x14e>
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c056:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	7d1b      	ldrb	r3, [r3, #20]
 800c05c:	b25b      	sxtb	r3, r3
 800c05e:	2b00      	cmp	r3, #0
 800c060:	da1d      	bge.n	800c09e <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c062:	693b      	ldr	r3, [r7, #16]
 800c064:	7858      	ldrb	r0, [r3, #1]
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	6a1a      	ldr	r2, [r3, #32]
 800c070:	2301      	movs	r3, #1
 800c072:	f7fe f83b 	bl	800a0ec <disk_write>
 800c076:	4603      	mov	r3, r0
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d009      	beq.n	800c090 <f_write+0x186>
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	2201      	movs	r2, #1
 800c080:	755a      	strb	r2, [r3, #21]
 800c082:	693b      	ldr	r3, [r7, #16]
 800c084:	2101      	movs	r1, #1
 800c086:	4618      	mov	r0, r3
 800c088:	f7fe f985 	bl	800a396 <unlock_fs>
 800c08c:	2301      	movs	r3, #1
 800c08e:	e0dc      	b.n	800c24a <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	7d1b      	ldrb	r3, [r3, #20]
 800c094:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c098:	b2da      	uxtb	r2, r3
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c09e:	693a      	ldr	r2, [r7, #16]
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	69db      	ldr	r3, [r3, #28]
 800c0a4:	4619      	mov	r1, r3
 800c0a6:	4610      	mov	r0, r2
 800c0a8:	f7fe fba0 	bl	800a7ec <clust2sect>
 800c0ac:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c0ae:	697b      	ldr	r3, [r7, #20]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d109      	bne.n	800c0c8 <f_write+0x1be>
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	2202      	movs	r2, #2
 800c0b8:	755a      	strb	r2, [r3, #21]
 800c0ba:	693b      	ldr	r3, [r7, #16]
 800c0bc:	2102      	movs	r1, #2
 800c0be:	4618      	mov	r0, r3
 800c0c0:	f7fe f969 	bl	800a396 <unlock_fs>
 800c0c4:	2302      	movs	r3, #2
 800c0c6:	e0c0      	b.n	800c24a <f_write+0x340>
			sect += csect;
 800c0c8:	697a      	ldr	r2, [r7, #20]
 800c0ca:	69bb      	ldr	r3, [r7, #24]
 800c0cc:	4413      	add	r3, r2
 800c0ce:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	0a5b      	lsrs	r3, r3, #9
 800c0d4:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800c0d6:	6a3b      	ldr	r3, [r7, #32]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	d041      	beq.n	800c160 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c0dc:	69ba      	ldr	r2, [r7, #24]
 800c0de:	6a3b      	ldr	r3, [r7, #32]
 800c0e0:	4413      	add	r3, r2
 800c0e2:	693a      	ldr	r2, [r7, #16]
 800c0e4:	8952      	ldrh	r2, [r2, #10]
 800c0e6:	4293      	cmp	r3, r2
 800c0e8:	d905      	bls.n	800c0f6 <f_write+0x1ec>
					cc = fs->csize - csect;
 800c0ea:	693b      	ldr	r3, [r7, #16]
 800c0ec:	895b      	ldrh	r3, [r3, #10]
 800c0ee:	461a      	mov	r2, r3
 800c0f0:	69bb      	ldr	r3, [r7, #24]
 800c0f2:	1ad3      	subs	r3, r2, r3
 800c0f4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c0f6:	693b      	ldr	r3, [r7, #16]
 800c0f8:	7858      	ldrb	r0, [r3, #1]
 800c0fa:	6a3b      	ldr	r3, [r7, #32]
 800c0fc:	697a      	ldr	r2, [r7, #20]
 800c0fe:	69f9      	ldr	r1, [r7, #28]
 800c100:	f7fd fff4 	bl	800a0ec <disk_write>
 800c104:	4603      	mov	r3, r0
 800c106:	2b00      	cmp	r3, #0
 800c108:	d009      	beq.n	800c11e <f_write+0x214>
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	2201      	movs	r2, #1
 800c10e:	755a      	strb	r2, [r3, #21]
 800c110:	693b      	ldr	r3, [r7, #16]
 800c112:	2101      	movs	r1, #1
 800c114:	4618      	mov	r0, r3
 800c116:	f7fe f93e 	bl	800a396 <unlock_fs>
 800c11a:	2301      	movs	r3, #1
 800c11c:	e095      	b.n	800c24a <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	6a1a      	ldr	r2, [r3, #32]
 800c122:	697b      	ldr	r3, [r7, #20]
 800c124:	1ad3      	subs	r3, r2, r3
 800c126:	6a3a      	ldr	r2, [r7, #32]
 800c128:	429a      	cmp	r2, r3
 800c12a:	d915      	bls.n	800c158 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	6a1a      	ldr	r2, [r3, #32]
 800c136:	697b      	ldr	r3, [r7, #20]
 800c138:	1ad3      	subs	r3, r2, r3
 800c13a:	025b      	lsls	r3, r3, #9
 800c13c:	69fa      	ldr	r2, [r7, #28]
 800c13e:	4413      	add	r3, r2
 800c140:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c144:	4619      	mov	r1, r3
 800c146:	f7fe f892 	bl	800a26e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	7d1b      	ldrb	r3, [r3, #20]
 800c14e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c152:	b2da      	uxtb	r2, r3
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800c158:	6a3b      	ldr	r3, [r7, #32]
 800c15a:	025b      	lsls	r3, r3, #9
 800c15c:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800c15e:	e044      	b.n	800c1ea <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	6a1b      	ldr	r3, [r3, #32]
 800c164:	697a      	ldr	r2, [r7, #20]
 800c166:	429a      	cmp	r2, r3
 800c168:	d01b      	beq.n	800c1a2 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	699a      	ldr	r2, [r3, #24]
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c172:	429a      	cmp	r2, r3
 800c174:	d215      	bcs.n	800c1a2 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800c176:	693b      	ldr	r3, [r7, #16]
 800c178:	7858      	ldrb	r0, [r3, #1]
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c180:	2301      	movs	r3, #1
 800c182:	697a      	ldr	r2, [r7, #20]
 800c184:	f7fd ff92 	bl	800a0ac <disk_read>
 800c188:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d009      	beq.n	800c1a2 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	2201      	movs	r2, #1
 800c192:	755a      	strb	r2, [r3, #21]
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	2101      	movs	r1, #1
 800c198:	4618      	mov	r0, r3
 800c19a:	f7fe f8fc 	bl	800a396 <unlock_fs>
 800c19e:	2301      	movs	r3, #1
 800c1a0:	e053      	b.n	800c24a <f_write+0x340>
			}
#endif
			fp->sect = sect;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	697a      	ldr	r2, [r7, #20]
 800c1a6:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	699b      	ldr	r3, [r3, #24]
 800c1ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1b0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800c1b4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800c1b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	429a      	cmp	r2, r3
 800c1bc:	d901      	bls.n	800c1c2 <f_write+0x2b8>
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	699b      	ldr	r3, [r3, #24]
 800c1cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1d0:	4413      	add	r3, r2
 800c1d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1d4:	69f9      	ldr	r1, [r7, #28]
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	f7fe f849 	bl	800a26e <mem_cpy>
		fp->flag |= FA_DIRTY;
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	7d1b      	ldrb	r3, [r3, #20]
 800c1e0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c1e4:	b2da      	uxtb	r2, r3
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800c1ea:	69fa      	ldr	r2, [r7, #28]
 800c1ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ee:	4413      	add	r3, r2
 800c1f0:	61fb      	str	r3, [r7, #28]
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	699a      	ldr	r2, [r3, #24]
 800c1f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1f8:	441a      	add	r2, r3
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	619a      	str	r2, [r3, #24]
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	68da      	ldr	r2, [r3, #12]
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	699b      	ldr	r3, [r3, #24]
 800c206:	429a      	cmp	r2, r3
 800c208:	bf38      	it	cc
 800c20a:	461a      	movcc	r2, r3
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	60da      	str	r2, [r3, #12]
 800c210:	683b      	ldr	r3, [r7, #0]
 800c212:	681a      	ldr	r2, [r3, #0]
 800c214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c216:	441a      	add	r2, r3
 800c218:	683b      	ldr	r3, [r7, #0]
 800c21a:	601a      	str	r2, [r3, #0]
 800c21c:	687a      	ldr	r2, [r7, #4]
 800c21e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c220:	1ad3      	subs	r3, r2, r3
 800c222:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	2b00      	cmp	r3, #0
 800c228:	f47f aeb6 	bne.w	800bf98 <f_write+0x8e>
 800c22c:	e000      	b.n	800c230 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c22e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	7d1b      	ldrb	r3, [r3, #20]
 800c234:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c238:	b2da      	uxtb	r2, r3
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800c23e:	693b      	ldr	r3, [r7, #16]
 800c240:	2100      	movs	r1, #0
 800c242:	4618      	mov	r0, r3
 800c244:	f7fe f8a7 	bl	800a396 <unlock_fs>
 800c248:	2300      	movs	r3, #0
}
 800c24a:	4618      	mov	r0, r3
 800c24c:	3730      	adds	r7, #48	@ 0x30
 800c24e:	46bd      	mov	sp, r7
 800c250:	bd80      	pop	{r7, pc}

0800c252 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800c252:	b580      	push	{r7, lr}
 800c254:	b086      	sub	sp, #24
 800c256:	af00      	add	r7, sp, #0
 800c258:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	f107 0208 	add.w	r2, r7, #8
 800c260:	4611      	mov	r1, r2
 800c262:	4618      	mov	r0, r3
 800c264:	f7ff fbe4 	bl	800ba30 <validate>
 800c268:	4603      	mov	r3, r0
 800c26a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c26c:	7dfb      	ldrb	r3, [r7, #23]
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d16d      	bne.n	800c34e <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	7d1b      	ldrb	r3, [r3, #20]
 800c276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d067      	beq.n	800c34e <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	7d1b      	ldrb	r3, [r3, #20]
 800c282:	b25b      	sxtb	r3, r3
 800c284:	2b00      	cmp	r3, #0
 800c286:	da1a      	bge.n	800c2be <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	7858      	ldrb	r0, [r3, #1]
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	6a1a      	ldr	r2, [r3, #32]
 800c296:	2301      	movs	r3, #1
 800c298:	f7fd ff28 	bl	800a0ec <disk_write>
 800c29c:	4603      	mov	r3, r0
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d006      	beq.n	800c2b0 <f_sync+0x5e>
 800c2a2:	68bb      	ldr	r3, [r7, #8]
 800c2a4:	2101      	movs	r1, #1
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	f7fe f875 	bl	800a396 <unlock_fs>
 800c2ac:	2301      	movs	r3, #1
 800c2ae:	e055      	b.n	800c35c <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	7d1b      	ldrb	r3, [r3, #20]
 800c2b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c2b8:	b2da      	uxtb	r2, r3
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800c2be:	f7fd fe53 	bl	8009f68 <get_fattime>
 800c2c2:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800c2c4:	68ba      	ldr	r2, [r7, #8]
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2ca:	4619      	mov	r1, r3
 800c2cc:	4610      	mov	r0, r2
 800c2ce:	f7fe f9f1 	bl	800a6b4 <move_window>
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800c2d6:	7dfb      	ldrb	r3, [r7, #23]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d138      	bne.n	800c34e <f_sync+0xfc>
					dir = fp->dir_ptr;
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c2e0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	330b      	adds	r3, #11
 800c2e6:	781a      	ldrb	r2, [r3, #0]
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	330b      	adds	r3, #11
 800c2ec:	f042 0220 	orr.w	r2, r2, #32
 800c2f0:	b2d2      	uxtb	r2, r2
 800c2f2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	6818      	ldr	r0, [r3, #0]
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	689b      	ldr	r3, [r3, #8]
 800c2fc:	461a      	mov	r2, r3
 800c2fe:	68f9      	ldr	r1, [r7, #12]
 800c300:	f7fe fefb 	bl	800b0fa <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	f103 021c 	add.w	r2, r3, #28
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	68db      	ldr	r3, [r3, #12]
 800c30e:	4619      	mov	r1, r3
 800c310:	4610      	mov	r0, r2
 800c312:	f7fd ff80 	bl	800a216 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	3316      	adds	r3, #22
 800c31a:	6939      	ldr	r1, [r7, #16]
 800c31c:	4618      	mov	r0, r3
 800c31e:	f7fd ff7a 	bl	800a216 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	3312      	adds	r3, #18
 800c326:	2100      	movs	r1, #0
 800c328:	4618      	mov	r0, r3
 800c32a:	f7fd ff59 	bl	800a1e0 <st_word>
					fs->wflag = 1;
 800c32e:	68bb      	ldr	r3, [r7, #8]
 800c330:	2201      	movs	r2, #1
 800c332:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800c334:	68bb      	ldr	r3, [r7, #8]
 800c336:	4618      	mov	r0, r3
 800c338:	f7fe f9ea 	bl	800a710 <sync_fs>
 800c33c:	4603      	mov	r3, r0
 800c33e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	7d1b      	ldrb	r3, [r3, #20]
 800c344:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c348:	b2da      	uxtb	r2, r3
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800c34e:	68bb      	ldr	r3, [r7, #8]
 800c350:	7dfa      	ldrb	r2, [r7, #23]
 800c352:	4611      	mov	r1, r2
 800c354:	4618      	mov	r0, r3
 800c356:	f7fe f81e 	bl	800a396 <unlock_fs>
 800c35a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c35c:	4618      	mov	r0, r3
 800c35e:	3718      	adds	r7, #24
 800c360:	46bd      	mov	sp, r7
 800c362:	bd80      	pop	{r7, pc}

0800c364 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c364:	b480      	push	{r7}
 800c366:	b087      	sub	sp, #28
 800c368:	af00      	add	r7, sp, #0
 800c36a:	60f8      	str	r0, [r7, #12]
 800c36c:	60b9      	str	r1, [r7, #8]
 800c36e:	4613      	mov	r3, r2
 800c370:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c372:	2301      	movs	r3, #1
 800c374:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c376:	2300      	movs	r3, #0
 800c378:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c37a:	4b1f      	ldr	r3, [pc, #124]	@ (800c3f8 <FATFS_LinkDriverEx+0x94>)
 800c37c:	7a5b      	ldrb	r3, [r3, #9]
 800c37e:	b2db      	uxtb	r3, r3
 800c380:	2b00      	cmp	r3, #0
 800c382:	d131      	bne.n	800c3e8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c384:	4b1c      	ldr	r3, [pc, #112]	@ (800c3f8 <FATFS_LinkDriverEx+0x94>)
 800c386:	7a5b      	ldrb	r3, [r3, #9]
 800c388:	b2db      	uxtb	r3, r3
 800c38a:	461a      	mov	r2, r3
 800c38c:	4b1a      	ldr	r3, [pc, #104]	@ (800c3f8 <FATFS_LinkDriverEx+0x94>)
 800c38e:	2100      	movs	r1, #0
 800c390:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c392:	4b19      	ldr	r3, [pc, #100]	@ (800c3f8 <FATFS_LinkDriverEx+0x94>)
 800c394:	7a5b      	ldrb	r3, [r3, #9]
 800c396:	b2db      	uxtb	r3, r3
 800c398:	4a17      	ldr	r2, [pc, #92]	@ (800c3f8 <FATFS_LinkDriverEx+0x94>)
 800c39a:	009b      	lsls	r3, r3, #2
 800c39c:	4413      	add	r3, r2
 800c39e:	68fa      	ldr	r2, [r7, #12]
 800c3a0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c3a2:	4b15      	ldr	r3, [pc, #84]	@ (800c3f8 <FATFS_LinkDriverEx+0x94>)
 800c3a4:	7a5b      	ldrb	r3, [r3, #9]
 800c3a6:	b2db      	uxtb	r3, r3
 800c3a8:	461a      	mov	r2, r3
 800c3aa:	4b13      	ldr	r3, [pc, #76]	@ (800c3f8 <FATFS_LinkDriverEx+0x94>)
 800c3ac:	4413      	add	r3, r2
 800c3ae:	79fa      	ldrb	r2, [r7, #7]
 800c3b0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c3b2:	4b11      	ldr	r3, [pc, #68]	@ (800c3f8 <FATFS_LinkDriverEx+0x94>)
 800c3b4:	7a5b      	ldrb	r3, [r3, #9]
 800c3b6:	b2db      	uxtb	r3, r3
 800c3b8:	1c5a      	adds	r2, r3, #1
 800c3ba:	b2d1      	uxtb	r1, r2
 800c3bc:	4a0e      	ldr	r2, [pc, #56]	@ (800c3f8 <FATFS_LinkDriverEx+0x94>)
 800c3be:	7251      	strb	r1, [r2, #9]
 800c3c0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c3c2:	7dbb      	ldrb	r3, [r7, #22]
 800c3c4:	3330      	adds	r3, #48	@ 0x30
 800c3c6:	b2da      	uxtb	r2, r3
 800c3c8:	68bb      	ldr	r3, [r7, #8]
 800c3ca:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c3cc:	68bb      	ldr	r3, [r7, #8]
 800c3ce:	3301      	adds	r3, #1
 800c3d0:	223a      	movs	r2, #58	@ 0x3a
 800c3d2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c3d4:	68bb      	ldr	r3, [r7, #8]
 800c3d6:	3302      	adds	r3, #2
 800c3d8:	222f      	movs	r2, #47	@ 0x2f
 800c3da:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c3dc:	68bb      	ldr	r3, [r7, #8]
 800c3de:	3303      	adds	r3, #3
 800c3e0:	2200      	movs	r2, #0
 800c3e2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c3e4:	2300      	movs	r3, #0
 800c3e6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c3e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	371c      	adds	r7, #28
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f4:	4770      	bx	lr
 800c3f6:	bf00      	nop
 800c3f8:	20000c3c 	.word	0x20000c3c

0800c3fc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b082      	sub	sp, #8
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]
 800c404:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c406:	2200      	movs	r2, #0
 800c408:	6839      	ldr	r1, [r7, #0]
 800c40a:	6878      	ldr	r0, [r7, #4]
 800c40c:	f7ff ffaa 	bl	800c364 <FATFS_LinkDriverEx>
 800c410:	4603      	mov	r3, r0
}
 800c412:	4618      	mov	r0, r3
 800c414:	3708      	adds	r7, #8
 800c416:	46bd      	mov	sp, r7
 800c418:	bd80      	pop	{r7, pc}

0800c41a <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800c41a:	b580      	push	{r7, lr}
 800c41c:	b084      	sub	sp, #16
 800c41e:	af00      	add	r7, sp, #0
 800c420:	4603      	mov	r3, r0
 800c422:	6039      	str	r1, [r7, #0]
 800c424:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800c426:	2200      	movs	r2, #0
 800c428:	2101      	movs	r1, #1
 800c42a:	2001      	movs	r0, #1
 800c42c:	f000 f9a4 	bl	800c778 <osSemaphoreNew>
 800c430:	4602      	mov	r2, r0
 800c432:	683b      	ldr	r3, [r7, #0]
 800c434:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800c436:	683b      	ldr	r3, [r7, #0]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	bf14      	ite	ne
 800c43e:	2301      	movne	r3, #1
 800c440:	2300      	moveq	r3, #0
 800c442:	b2db      	uxtb	r3, r3
 800c444:	60fb      	str	r3, [r7, #12]

    return ret;
 800c446:	68fb      	ldr	r3, [r7, #12]
}
 800c448:	4618      	mov	r0, r3
 800c44a:	3710      	adds	r7, #16
 800c44c:	46bd      	mov	sp, r7
 800c44e:	bd80      	pop	{r7, pc}

0800c450 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800c450:	b580      	push	{r7, lr}
 800c452:	b082      	sub	sp, #8
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800c458:	6878      	ldr	r0, [r7, #4]
 800c45a:	f000 faad 	bl	800c9b8 <osSemaphoreDelete>
#endif
    return 1;
 800c45e:	2301      	movs	r3, #1
}
 800c460:	4618      	mov	r0, r3
 800c462:	3708      	adds	r7, #8
 800c464:	46bd      	mov	sp, r7
 800c466:	bd80      	pop	{r7, pc}

0800c468 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800c468:	b580      	push	{r7, lr}
 800c46a:	b084      	sub	sp, #16
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800c470:	2300      	movs	r3, #0
 800c472:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800c474:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f000 fa07 	bl	800c88c <osSemaphoreAcquire>
 800c47e:	4603      	mov	r3, r0
 800c480:	2b00      	cmp	r3, #0
 800c482:	d101      	bne.n	800c488 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800c484:	2301      	movs	r3, #1
 800c486:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800c488:	68fb      	ldr	r3, [r7, #12]
}
 800c48a:	4618      	mov	r0, r3
 800c48c:	3710      	adds	r7, #16
 800c48e:	46bd      	mov	sp, r7
 800c490:	bd80      	pop	{r7, pc}

0800c492 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800c492:	b580      	push	{r7, lr}
 800c494:	b082      	sub	sp, #8
 800c496:	af00      	add	r7, sp, #0
 800c498:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800c49a:	6878      	ldr	r0, [r7, #4]
 800c49c:	f000 fa48 	bl	800c930 <osSemaphoreRelease>
#endif
}
 800c4a0:	bf00      	nop
 800c4a2:	3708      	adds	r7, #8
 800c4a4:	46bd      	mov	sp, r7
 800c4a6:	bd80      	pop	{r7, pc}

0800c4a8 <__NVIC_SetPriority>:
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b083      	sub	sp, #12
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	4603      	mov	r3, r0
 800c4b0:	6039      	str	r1, [r7, #0]
 800c4b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c4b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	db0a      	blt.n	800c4d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c4bc:	683b      	ldr	r3, [r7, #0]
 800c4be:	b2da      	uxtb	r2, r3
 800c4c0:	490c      	ldr	r1, [pc, #48]	@ (800c4f4 <__NVIC_SetPriority+0x4c>)
 800c4c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c4c6:	0112      	lsls	r2, r2, #4
 800c4c8:	b2d2      	uxtb	r2, r2
 800c4ca:	440b      	add	r3, r1
 800c4cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800c4d0:	e00a      	b.n	800c4e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c4d2:	683b      	ldr	r3, [r7, #0]
 800c4d4:	b2da      	uxtb	r2, r3
 800c4d6:	4908      	ldr	r1, [pc, #32]	@ (800c4f8 <__NVIC_SetPriority+0x50>)
 800c4d8:	79fb      	ldrb	r3, [r7, #7]
 800c4da:	f003 030f 	and.w	r3, r3, #15
 800c4de:	3b04      	subs	r3, #4
 800c4e0:	0112      	lsls	r2, r2, #4
 800c4e2:	b2d2      	uxtb	r2, r2
 800c4e4:	440b      	add	r3, r1
 800c4e6:	761a      	strb	r2, [r3, #24]
}
 800c4e8:	bf00      	nop
 800c4ea:	370c      	adds	r7, #12
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f2:	4770      	bx	lr
 800c4f4:	e000e100 	.word	0xe000e100
 800c4f8:	e000ed00 	.word	0xe000ed00

0800c4fc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c500:	4b05      	ldr	r3, [pc, #20]	@ (800c518 <SysTick_Handler+0x1c>)
 800c502:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c504:	f002 fbf6 	bl	800ecf4 <xTaskGetSchedulerState>
 800c508:	4603      	mov	r3, r0
 800c50a:	2b01      	cmp	r3, #1
 800c50c:	d001      	beq.n	800c512 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c50e:	f003 faeb 	bl	800fae8 <xPortSysTickHandler>
  }
}
 800c512:	bf00      	nop
 800c514:	bd80      	pop	{r7, pc}
 800c516:	bf00      	nop
 800c518:	e000e010 	.word	0xe000e010

0800c51c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c51c:	b580      	push	{r7, lr}
 800c51e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c520:	2100      	movs	r1, #0
 800c522:	f06f 0004 	mvn.w	r0, #4
 800c526:	f7ff ffbf 	bl	800c4a8 <__NVIC_SetPriority>
#endif
}
 800c52a:	bf00      	nop
 800c52c:	bd80      	pop	{r7, pc}
	...

0800c530 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c530:	b480      	push	{r7}
 800c532:	b083      	sub	sp, #12
 800c534:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c536:	f3ef 8305 	mrs	r3, IPSR
 800c53a:	603b      	str	r3, [r7, #0]
  return(result);
 800c53c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d003      	beq.n	800c54a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c542:	f06f 0305 	mvn.w	r3, #5
 800c546:	607b      	str	r3, [r7, #4]
 800c548:	e00c      	b.n	800c564 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c54a:	4b0a      	ldr	r3, [pc, #40]	@ (800c574 <osKernelInitialize+0x44>)
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d105      	bne.n	800c55e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c552:	4b08      	ldr	r3, [pc, #32]	@ (800c574 <osKernelInitialize+0x44>)
 800c554:	2201      	movs	r2, #1
 800c556:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c558:	2300      	movs	r3, #0
 800c55a:	607b      	str	r3, [r7, #4]
 800c55c:	e002      	b.n	800c564 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c55e:	f04f 33ff 	mov.w	r3, #4294967295
 800c562:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c564:	687b      	ldr	r3, [r7, #4]
}
 800c566:	4618      	mov	r0, r3
 800c568:	370c      	adds	r7, #12
 800c56a:	46bd      	mov	sp, r7
 800c56c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c570:	4770      	bx	lr
 800c572:	bf00      	nop
 800c574:	20000c48 	.word	0x20000c48

0800c578 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c578:	b580      	push	{r7, lr}
 800c57a:	b082      	sub	sp, #8
 800c57c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c57e:	f3ef 8305 	mrs	r3, IPSR
 800c582:	603b      	str	r3, [r7, #0]
  return(result);
 800c584:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c586:	2b00      	cmp	r3, #0
 800c588:	d003      	beq.n	800c592 <osKernelStart+0x1a>
    stat = osErrorISR;
 800c58a:	f06f 0305 	mvn.w	r3, #5
 800c58e:	607b      	str	r3, [r7, #4]
 800c590:	e010      	b.n	800c5b4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c592:	4b0b      	ldr	r3, [pc, #44]	@ (800c5c0 <osKernelStart+0x48>)
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	2b01      	cmp	r3, #1
 800c598:	d109      	bne.n	800c5ae <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c59a:	f7ff ffbf 	bl	800c51c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c59e:	4b08      	ldr	r3, [pc, #32]	@ (800c5c0 <osKernelStart+0x48>)
 800c5a0:	2202      	movs	r2, #2
 800c5a2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c5a4:	f001 ff42 	bl	800e42c <vTaskStartScheduler>
      stat = osOK;
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	607b      	str	r3, [r7, #4]
 800c5ac:	e002      	b.n	800c5b4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c5ae:	f04f 33ff 	mov.w	r3, #4294967295
 800c5b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c5b4:	687b      	ldr	r3, [r7, #4]
}
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	3708      	adds	r7, #8
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}
 800c5be:	bf00      	nop
 800c5c0:	20000c48 	.word	0x20000c48

0800c5c4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b08e      	sub	sp, #56	@ 0x38
 800c5c8:	af04      	add	r7, sp, #16
 800c5ca:	60f8      	str	r0, [r7, #12]
 800c5cc:	60b9      	str	r1, [r7, #8]
 800c5ce:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c5d4:	f3ef 8305 	mrs	r3, IPSR
 800c5d8:	617b      	str	r3, [r7, #20]
  return(result);
 800c5da:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d17e      	bne.n	800c6de <osThreadNew+0x11a>
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d07b      	beq.n	800c6de <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c5e6:	2380      	movs	r3, #128	@ 0x80
 800c5e8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c5ea:	2318      	movs	r3, #24
 800c5ec:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800c5f2:	f04f 33ff 	mov.w	r3, #4294967295
 800c5f6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d045      	beq.n	800c68a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	2b00      	cmp	r3, #0
 800c604:	d002      	beq.n	800c60c <osThreadNew+0x48>
        name = attr->name;
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	699b      	ldr	r3, [r3, #24]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d002      	beq.n	800c61a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	699b      	ldr	r3, [r3, #24]
 800c618:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c61a:	69fb      	ldr	r3, [r7, #28]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d008      	beq.n	800c632 <osThreadNew+0x6e>
 800c620:	69fb      	ldr	r3, [r7, #28]
 800c622:	2b38      	cmp	r3, #56	@ 0x38
 800c624:	d805      	bhi.n	800c632 <osThreadNew+0x6e>
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	685b      	ldr	r3, [r3, #4]
 800c62a:	f003 0301 	and.w	r3, r3, #1
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d001      	beq.n	800c636 <osThreadNew+0x72>
        return (NULL);
 800c632:	2300      	movs	r3, #0
 800c634:	e054      	b.n	800c6e0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	695b      	ldr	r3, [r3, #20]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d003      	beq.n	800c646 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	695b      	ldr	r3, [r3, #20]
 800c642:	089b      	lsrs	r3, r3, #2
 800c644:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	689b      	ldr	r3, [r3, #8]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d00e      	beq.n	800c66c <osThreadNew+0xa8>
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	68db      	ldr	r3, [r3, #12]
 800c652:	2ba7      	cmp	r3, #167	@ 0xa7
 800c654:	d90a      	bls.n	800c66c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d006      	beq.n	800c66c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	695b      	ldr	r3, [r3, #20]
 800c662:	2b00      	cmp	r3, #0
 800c664:	d002      	beq.n	800c66c <osThreadNew+0xa8>
        mem = 1;
 800c666:	2301      	movs	r3, #1
 800c668:	61bb      	str	r3, [r7, #24]
 800c66a:	e010      	b.n	800c68e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	689b      	ldr	r3, [r3, #8]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d10c      	bne.n	800c68e <osThreadNew+0xca>
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	68db      	ldr	r3, [r3, #12]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d108      	bne.n	800c68e <osThreadNew+0xca>
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	691b      	ldr	r3, [r3, #16]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d104      	bne.n	800c68e <osThreadNew+0xca>
          mem = 0;
 800c684:	2300      	movs	r3, #0
 800c686:	61bb      	str	r3, [r7, #24]
 800c688:	e001      	b.n	800c68e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c68a:	2300      	movs	r3, #0
 800c68c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c68e:	69bb      	ldr	r3, [r7, #24]
 800c690:	2b01      	cmp	r3, #1
 800c692:	d110      	bne.n	800c6b6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c698:	687a      	ldr	r2, [r7, #4]
 800c69a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c69c:	9202      	str	r2, [sp, #8]
 800c69e:	9301      	str	r3, [sp, #4]
 800c6a0:	69fb      	ldr	r3, [r7, #28]
 800c6a2:	9300      	str	r3, [sp, #0]
 800c6a4:	68bb      	ldr	r3, [r7, #8]
 800c6a6:	6a3a      	ldr	r2, [r7, #32]
 800c6a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c6aa:	68f8      	ldr	r0, [r7, #12]
 800c6ac:	f001 fbee 	bl	800de8c <xTaskCreateStatic>
 800c6b0:	4603      	mov	r3, r0
 800c6b2:	613b      	str	r3, [r7, #16]
 800c6b4:	e013      	b.n	800c6de <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c6b6:	69bb      	ldr	r3, [r7, #24]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d110      	bne.n	800c6de <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c6bc:	6a3b      	ldr	r3, [r7, #32]
 800c6be:	b29a      	uxth	r2, r3
 800c6c0:	f107 0310 	add.w	r3, r7, #16
 800c6c4:	9301      	str	r3, [sp, #4]
 800c6c6:	69fb      	ldr	r3, [r7, #28]
 800c6c8:	9300      	str	r3, [sp, #0]
 800c6ca:	68bb      	ldr	r3, [r7, #8]
 800c6cc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c6ce:	68f8      	ldr	r0, [r7, #12]
 800c6d0:	f001 fc3c 	bl	800df4c <xTaskCreate>
 800c6d4:	4603      	mov	r3, r0
 800c6d6:	2b01      	cmp	r3, #1
 800c6d8:	d001      	beq.n	800c6de <osThreadNew+0x11a>
            hTask = NULL;
 800c6da:	2300      	movs	r3, #0
 800c6dc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c6de:	693b      	ldr	r3, [r7, #16]
}
 800c6e0:	4618      	mov	r0, r3
 800c6e2:	3728      	adds	r7, #40	@ 0x28
 800c6e4:	46bd      	mov	sp, r7
 800c6e6:	bd80      	pop	{r7, pc}

0800c6e8 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b086      	sub	sp, #24
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c6f4:	f3ef 8305 	mrs	r3, IPSR
 800c6f8:	60bb      	str	r3, [r7, #8]
  return(result);
 800c6fa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d003      	beq.n	800c708 <osThreadTerminate+0x20>
    stat = osErrorISR;
 800c700:	f06f 0305 	mvn.w	r3, #5
 800c704:	617b      	str	r3, [r7, #20]
 800c706:	e017      	b.n	800c738 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 800c708:	693b      	ldr	r3, [r7, #16]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d103      	bne.n	800c716 <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 800c70e:	f06f 0303 	mvn.w	r3, #3
 800c712:	617b      	str	r3, [r7, #20]
 800c714:	e010      	b.n	800c738 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 800c716:	6938      	ldr	r0, [r7, #16]
 800c718:	f001 fe20 	bl	800e35c <eTaskGetState>
 800c71c:	4603      	mov	r3, r0
 800c71e:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 800c720:	7bfb      	ldrb	r3, [r7, #15]
 800c722:	2b04      	cmp	r3, #4
 800c724:	d005      	beq.n	800c732 <osThreadTerminate+0x4a>
      stat = osOK;
 800c726:	2300      	movs	r3, #0
 800c728:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 800c72a:	6938      	ldr	r0, [r7, #16]
 800c72c:	f001 fd6c 	bl	800e208 <vTaskDelete>
 800c730:	e002      	b.n	800c738 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 800c732:	f06f 0302 	mvn.w	r3, #2
 800c736:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 800c738:	697b      	ldr	r3, [r7, #20]
}
 800c73a:	4618      	mov	r0, r3
 800c73c:	3718      	adds	r7, #24
 800c73e:	46bd      	mov	sp, r7
 800c740:	bd80      	pop	{r7, pc}

0800c742 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c742:	b580      	push	{r7, lr}
 800c744:	b084      	sub	sp, #16
 800c746:	af00      	add	r7, sp, #0
 800c748:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c74a:	f3ef 8305 	mrs	r3, IPSR
 800c74e:	60bb      	str	r3, [r7, #8]
  return(result);
 800c750:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c752:	2b00      	cmp	r3, #0
 800c754:	d003      	beq.n	800c75e <osDelay+0x1c>
    stat = osErrorISR;
 800c756:	f06f 0305 	mvn.w	r3, #5
 800c75a:	60fb      	str	r3, [r7, #12]
 800c75c:	e007      	b.n	800c76e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c75e:	2300      	movs	r3, #0
 800c760:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	2b00      	cmp	r3, #0
 800c766:	d002      	beq.n	800c76e <osDelay+0x2c>
      vTaskDelay(ticks);
 800c768:	6878      	ldr	r0, [r7, #4]
 800c76a:	f001 fdc1 	bl	800e2f0 <vTaskDelay>
    }
  }

  return (stat);
 800c76e:	68fb      	ldr	r3, [r7, #12]
}
 800c770:	4618      	mov	r0, r3
 800c772:	3710      	adds	r7, #16
 800c774:	46bd      	mov	sp, r7
 800c776:	bd80      	pop	{r7, pc}

0800c778 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800c778:	b580      	push	{r7, lr}
 800c77a:	b08a      	sub	sp, #40	@ 0x28
 800c77c:	af02      	add	r7, sp, #8
 800c77e:	60f8      	str	r0, [r7, #12]
 800c780:	60b9      	str	r1, [r7, #8]
 800c782:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800c784:	2300      	movs	r3, #0
 800c786:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c788:	f3ef 8305 	mrs	r3, IPSR
 800c78c:	613b      	str	r3, [r7, #16]
  return(result);
 800c78e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800c790:	2b00      	cmp	r3, #0
 800c792:	d175      	bne.n	800c880 <osSemaphoreNew+0x108>
 800c794:	68fb      	ldr	r3, [r7, #12]
 800c796:	2b00      	cmp	r3, #0
 800c798:	d072      	beq.n	800c880 <osSemaphoreNew+0x108>
 800c79a:	68ba      	ldr	r2, [r7, #8]
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	429a      	cmp	r2, r3
 800c7a0:	d86e      	bhi.n	800c880 <osSemaphoreNew+0x108>
    mem = -1;
 800c7a2:	f04f 33ff 	mov.w	r3, #4294967295
 800c7a6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d015      	beq.n	800c7da <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	689b      	ldr	r3, [r3, #8]
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d006      	beq.n	800c7c4 <osSemaphoreNew+0x4c>
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	68db      	ldr	r3, [r3, #12]
 800c7ba:	2b4f      	cmp	r3, #79	@ 0x4f
 800c7bc:	d902      	bls.n	800c7c4 <osSemaphoreNew+0x4c>
        mem = 1;
 800c7be:	2301      	movs	r3, #1
 800c7c0:	61bb      	str	r3, [r7, #24]
 800c7c2:	e00c      	b.n	800c7de <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	689b      	ldr	r3, [r3, #8]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d108      	bne.n	800c7de <osSemaphoreNew+0x66>
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	68db      	ldr	r3, [r3, #12]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d104      	bne.n	800c7de <osSemaphoreNew+0x66>
          mem = 0;
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	61bb      	str	r3, [r7, #24]
 800c7d8:	e001      	b.n	800c7de <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800c7da:	2300      	movs	r3, #0
 800c7dc:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800c7de:	69bb      	ldr	r3, [r7, #24]
 800c7e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7e4:	d04c      	beq.n	800c880 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	2b01      	cmp	r3, #1
 800c7ea:	d128      	bne.n	800c83e <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800c7ec:	69bb      	ldr	r3, [r7, #24]
 800c7ee:	2b01      	cmp	r3, #1
 800c7f0:	d10a      	bne.n	800c808 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	689b      	ldr	r3, [r3, #8]
 800c7f6:	2203      	movs	r2, #3
 800c7f8:	9200      	str	r2, [sp, #0]
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	2100      	movs	r1, #0
 800c7fe:	2001      	movs	r0, #1
 800c800:	f000 fb82 	bl	800cf08 <xQueueGenericCreateStatic>
 800c804:	61f8      	str	r0, [r7, #28]
 800c806:	e005      	b.n	800c814 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800c808:	2203      	movs	r2, #3
 800c80a:	2100      	movs	r1, #0
 800c80c:	2001      	movs	r0, #1
 800c80e:	f000 fbf8 	bl	800d002 <xQueueGenericCreate>
 800c812:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800c814:	69fb      	ldr	r3, [r7, #28]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d022      	beq.n	800c860 <osSemaphoreNew+0xe8>
 800c81a:	68bb      	ldr	r3, [r7, #8]
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d01f      	beq.n	800c860 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800c820:	2300      	movs	r3, #0
 800c822:	2200      	movs	r2, #0
 800c824:	2100      	movs	r1, #0
 800c826:	69f8      	ldr	r0, [r7, #28]
 800c828:	f000 fcb8 	bl	800d19c <xQueueGenericSend>
 800c82c:	4603      	mov	r3, r0
 800c82e:	2b01      	cmp	r3, #1
 800c830:	d016      	beq.n	800c860 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800c832:	69f8      	ldr	r0, [r7, #28]
 800c834:	f001 f956 	bl	800dae4 <vQueueDelete>
            hSemaphore = NULL;
 800c838:	2300      	movs	r3, #0
 800c83a:	61fb      	str	r3, [r7, #28]
 800c83c:	e010      	b.n	800c860 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800c83e:	69bb      	ldr	r3, [r7, #24]
 800c840:	2b01      	cmp	r3, #1
 800c842:	d108      	bne.n	800c856 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	689b      	ldr	r3, [r3, #8]
 800c848:	461a      	mov	r2, r3
 800c84a:	68b9      	ldr	r1, [r7, #8]
 800c84c:	68f8      	ldr	r0, [r7, #12]
 800c84e:	f000 fc36 	bl	800d0be <xQueueCreateCountingSemaphoreStatic>
 800c852:	61f8      	str	r0, [r7, #28]
 800c854:	e004      	b.n	800c860 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800c856:	68b9      	ldr	r1, [r7, #8]
 800c858:	68f8      	ldr	r0, [r7, #12]
 800c85a:	f000 fc69 	bl	800d130 <xQueueCreateCountingSemaphore>
 800c85e:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800c860:	69fb      	ldr	r3, [r7, #28]
 800c862:	2b00      	cmp	r3, #0
 800c864:	d00c      	beq.n	800c880 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d003      	beq.n	800c874 <osSemaphoreNew+0xfc>
          name = attr->name;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	617b      	str	r3, [r7, #20]
 800c872:	e001      	b.n	800c878 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800c874:	2300      	movs	r3, #0
 800c876:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800c878:	6979      	ldr	r1, [r7, #20]
 800c87a:	69f8      	ldr	r0, [r7, #28]
 800c87c:	f001 fa7e 	bl	800dd7c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800c880:	69fb      	ldr	r3, [r7, #28]
}
 800c882:	4618      	mov	r0, r3
 800c884:	3720      	adds	r7, #32
 800c886:	46bd      	mov	sp, r7
 800c888:	bd80      	pop	{r7, pc}
	...

0800c88c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b086      	sub	sp, #24
 800c890:	af00      	add	r7, sp, #0
 800c892:	6078      	str	r0, [r7, #4]
 800c894:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800c89a:	2300      	movs	r3, #0
 800c89c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800c89e:	693b      	ldr	r3, [r7, #16]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d103      	bne.n	800c8ac <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800c8a4:	f06f 0303 	mvn.w	r3, #3
 800c8a8:	617b      	str	r3, [r7, #20]
 800c8aa:	e039      	b.n	800c920 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c8ac:	f3ef 8305 	mrs	r3, IPSR
 800c8b0:	60fb      	str	r3, [r7, #12]
  return(result);
 800c8b2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d022      	beq.n	800c8fe <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d003      	beq.n	800c8c6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800c8be:	f06f 0303 	mvn.w	r3, #3
 800c8c2:	617b      	str	r3, [r7, #20]
 800c8c4:	e02c      	b.n	800c920 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800c8ca:	f107 0308 	add.w	r3, r7, #8
 800c8ce:	461a      	mov	r2, r3
 800c8d0:	2100      	movs	r1, #0
 800c8d2:	6938      	ldr	r0, [r7, #16]
 800c8d4:	f001 f884 	bl	800d9e0 <xQueueReceiveFromISR>
 800c8d8:	4603      	mov	r3, r0
 800c8da:	2b01      	cmp	r3, #1
 800c8dc:	d003      	beq.n	800c8e6 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800c8de:	f06f 0302 	mvn.w	r3, #2
 800c8e2:	617b      	str	r3, [r7, #20]
 800c8e4:	e01c      	b.n	800c920 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800c8e6:	68bb      	ldr	r3, [r7, #8]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d019      	beq.n	800c920 <osSemaphoreAcquire+0x94>
 800c8ec:	4b0f      	ldr	r3, [pc, #60]	@ (800c92c <osSemaphoreAcquire+0xa0>)
 800c8ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c8f2:	601a      	str	r2, [r3, #0]
 800c8f4:	f3bf 8f4f 	dsb	sy
 800c8f8:	f3bf 8f6f 	isb	sy
 800c8fc:	e010      	b.n	800c920 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800c8fe:	6839      	ldr	r1, [r7, #0]
 800c900:	6938      	ldr	r0, [r7, #16]
 800c902:	f000 ff5d 	bl	800d7c0 <xQueueSemaphoreTake>
 800c906:	4603      	mov	r3, r0
 800c908:	2b01      	cmp	r3, #1
 800c90a:	d009      	beq.n	800c920 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d003      	beq.n	800c91a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800c912:	f06f 0301 	mvn.w	r3, #1
 800c916:	617b      	str	r3, [r7, #20]
 800c918:	e002      	b.n	800c920 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800c91a:	f06f 0302 	mvn.w	r3, #2
 800c91e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800c920:	697b      	ldr	r3, [r7, #20]
}
 800c922:	4618      	mov	r0, r3
 800c924:	3718      	adds	r7, #24
 800c926:	46bd      	mov	sp, r7
 800c928:	bd80      	pop	{r7, pc}
 800c92a:	bf00      	nop
 800c92c:	e000ed04 	.word	0xe000ed04

0800c930 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800c930:	b580      	push	{r7, lr}
 800c932:	b086      	sub	sp, #24
 800c934:	af00      	add	r7, sp, #0
 800c936:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800c93c:	2300      	movs	r3, #0
 800c93e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800c940:	693b      	ldr	r3, [r7, #16]
 800c942:	2b00      	cmp	r3, #0
 800c944:	d103      	bne.n	800c94e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800c946:	f06f 0303 	mvn.w	r3, #3
 800c94a:	617b      	str	r3, [r7, #20]
 800c94c:	e02c      	b.n	800c9a8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c94e:	f3ef 8305 	mrs	r3, IPSR
 800c952:	60fb      	str	r3, [r7, #12]
  return(result);
 800c954:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800c956:	2b00      	cmp	r3, #0
 800c958:	d01a      	beq.n	800c990 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800c95a:	2300      	movs	r3, #0
 800c95c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800c95e:	f107 0308 	add.w	r3, r7, #8
 800c962:	4619      	mov	r1, r3
 800c964:	6938      	ldr	r0, [r7, #16]
 800c966:	f000 fdb9 	bl	800d4dc <xQueueGiveFromISR>
 800c96a:	4603      	mov	r3, r0
 800c96c:	2b01      	cmp	r3, #1
 800c96e:	d003      	beq.n	800c978 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800c970:	f06f 0302 	mvn.w	r3, #2
 800c974:	617b      	str	r3, [r7, #20]
 800c976:	e017      	b.n	800c9a8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d014      	beq.n	800c9a8 <osSemaphoreRelease+0x78>
 800c97e:	4b0d      	ldr	r3, [pc, #52]	@ (800c9b4 <osSemaphoreRelease+0x84>)
 800c980:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c984:	601a      	str	r2, [r3, #0]
 800c986:	f3bf 8f4f 	dsb	sy
 800c98a:	f3bf 8f6f 	isb	sy
 800c98e:	e00b      	b.n	800c9a8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800c990:	2300      	movs	r3, #0
 800c992:	2200      	movs	r2, #0
 800c994:	2100      	movs	r1, #0
 800c996:	6938      	ldr	r0, [r7, #16]
 800c998:	f000 fc00 	bl	800d19c <xQueueGenericSend>
 800c99c:	4603      	mov	r3, r0
 800c99e:	2b01      	cmp	r3, #1
 800c9a0:	d002      	beq.n	800c9a8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800c9a2:	f06f 0302 	mvn.w	r3, #2
 800c9a6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800c9a8:	697b      	ldr	r3, [r7, #20]
}
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	3718      	adds	r7, #24
 800c9ae:	46bd      	mov	sp, r7
 800c9b0:	bd80      	pop	{r7, pc}
 800c9b2:	bf00      	nop
 800c9b4:	e000ed04 	.word	0xe000ed04

0800c9b8 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b086      	sub	sp, #24
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c9c4:	f3ef 8305 	mrs	r3, IPSR
 800c9c8:	60fb      	str	r3, [r7, #12]
  return(result);
 800c9ca:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d003      	beq.n	800c9d8 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800c9d0:	f06f 0305 	mvn.w	r3, #5
 800c9d4:	617b      	str	r3, [r7, #20]
 800c9d6:	e00e      	b.n	800c9f6 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800c9d8:	693b      	ldr	r3, [r7, #16]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d103      	bne.n	800c9e6 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 800c9de:	f06f 0303 	mvn.w	r3, #3
 800c9e2:	617b      	str	r3, [r7, #20]
 800c9e4:	e007      	b.n	800c9f6 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800c9e6:	6938      	ldr	r0, [r7, #16]
 800c9e8:	f001 f9f2 	bl	800ddd0 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 800c9f0:	6938      	ldr	r0, [r7, #16]
 800c9f2:	f001 f877 	bl	800dae4 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800c9f6:	697b      	ldr	r3, [r7, #20]
}
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	3718      	adds	r7, #24
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	bd80      	pop	{r7, pc}

0800ca00 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800ca00:	b580      	push	{r7, lr}
 800ca02:	b08a      	sub	sp, #40	@ 0x28
 800ca04:	af02      	add	r7, sp, #8
 800ca06:	60f8      	str	r0, [r7, #12]
 800ca08:	60b9      	str	r1, [r7, #8]
 800ca0a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800ca0c:	2300      	movs	r3, #0
 800ca0e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ca10:	f3ef 8305 	mrs	r3, IPSR
 800ca14:	613b      	str	r3, [r7, #16]
  return(result);
 800ca16:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d15f      	bne.n	800cadc <osMessageQueueNew+0xdc>
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d05c      	beq.n	800cadc <osMessageQueueNew+0xdc>
 800ca22:	68bb      	ldr	r3, [r7, #8]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d059      	beq.n	800cadc <osMessageQueueNew+0xdc>
    mem = -1;
 800ca28:	f04f 33ff 	mov.w	r3, #4294967295
 800ca2c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d029      	beq.n	800ca88 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	689b      	ldr	r3, [r3, #8]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d012      	beq.n	800ca62 <osMessageQueueNew+0x62>
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	68db      	ldr	r3, [r3, #12]
 800ca40:	2b4f      	cmp	r3, #79	@ 0x4f
 800ca42:	d90e      	bls.n	800ca62 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d00a      	beq.n	800ca62 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	695a      	ldr	r2, [r3, #20]
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	68b9      	ldr	r1, [r7, #8]
 800ca54:	fb01 f303 	mul.w	r3, r1, r3
 800ca58:	429a      	cmp	r2, r3
 800ca5a:	d302      	bcc.n	800ca62 <osMessageQueueNew+0x62>
        mem = 1;
 800ca5c:	2301      	movs	r3, #1
 800ca5e:	61bb      	str	r3, [r7, #24]
 800ca60:	e014      	b.n	800ca8c <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	689b      	ldr	r3, [r3, #8]
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d110      	bne.n	800ca8c <osMessageQueueNew+0x8c>
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	68db      	ldr	r3, [r3, #12]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d10c      	bne.n	800ca8c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d108      	bne.n	800ca8c <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	695b      	ldr	r3, [r3, #20]
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d104      	bne.n	800ca8c <osMessageQueueNew+0x8c>
          mem = 0;
 800ca82:	2300      	movs	r3, #0
 800ca84:	61bb      	str	r3, [r7, #24]
 800ca86:	e001      	b.n	800ca8c <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800ca88:	2300      	movs	r3, #0
 800ca8a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ca8c:	69bb      	ldr	r3, [r7, #24]
 800ca8e:	2b01      	cmp	r3, #1
 800ca90:	d10b      	bne.n	800caaa <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	691a      	ldr	r2, [r3, #16]
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	689b      	ldr	r3, [r3, #8]
 800ca9a:	2100      	movs	r1, #0
 800ca9c:	9100      	str	r1, [sp, #0]
 800ca9e:	68b9      	ldr	r1, [r7, #8]
 800caa0:	68f8      	ldr	r0, [r7, #12]
 800caa2:	f000 fa31 	bl	800cf08 <xQueueGenericCreateStatic>
 800caa6:	61f8      	str	r0, [r7, #28]
 800caa8:	e008      	b.n	800cabc <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800caaa:	69bb      	ldr	r3, [r7, #24]
 800caac:	2b00      	cmp	r3, #0
 800caae:	d105      	bne.n	800cabc <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800cab0:	2200      	movs	r2, #0
 800cab2:	68b9      	ldr	r1, [r7, #8]
 800cab4:	68f8      	ldr	r0, [r7, #12]
 800cab6:	f000 faa4 	bl	800d002 <xQueueGenericCreate>
 800caba:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800cabc:	69fb      	ldr	r3, [r7, #28]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d00c      	beq.n	800cadc <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d003      	beq.n	800cad0 <osMessageQueueNew+0xd0>
        name = attr->name;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	617b      	str	r3, [r7, #20]
 800cace:	e001      	b.n	800cad4 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800cad0:	2300      	movs	r3, #0
 800cad2:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800cad4:	6979      	ldr	r1, [r7, #20]
 800cad6:	69f8      	ldr	r0, [r7, #28]
 800cad8:	f001 f950 	bl	800dd7c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800cadc:	69fb      	ldr	r3, [r7, #28]
}
 800cade:	4618      	mov	r0, r3
 800cae0:	3720      	adds	r7, #32
 800cae2:	46bd      	mov	sp, r7
 800cae4:	bd80      	pop	{r7, pc}
	...

0800cae8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800cae8:	b580      	push	{r7, lr}
 800caea:	b088      	sub	sp, #32
 800caec:	af00      	add	r7, sp, #0
 800caee:	60f8      	str	r0, [r7, #12]
 800caf0:	60b9      	str	r1, [r7, #8]
 800caf2:	603b      	str	r3, [r7, #0]
 800caf4:	4613      	mov	r3, r2
 800caf6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800cafc:	2300      	movs	r3, #0
 800cafe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cb00:	f3ef 8305 	mrs	r3, IPSR
 800cb04:	617b      	str	r3, [r7, #20]
  return(result);
 800cb06:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d028      	beq.n	800cb5e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800cb0c:	69bb      	ldr	r3, [r7, #24]
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d005      	beq.n	800cb1e <osMessageQueuePut+0x36>
 800cb12:	68bb      	ldr	r3, [r7, #8]
 800cb14:	2b00      	cmp	r3, #0
 800cb16:	d002      	beq.n	800cb1e <osMessageQueuePut+0x36>
 800cb18:	683b      	ldr	r3, [r7, #0]
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d003      	beq.n	800cb26 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800cb1e:	f06f 0303 	mvn.w	r3, #3
 800cb22:	61fb      	str	r3, [r7, #28]
 800cb24:	e038      	b.n	800cb98 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800cb26:	2300      	movs	r3, #0
 800cb28:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800cb2a:	f107 0210 	add.w	r2, r7, #16
 800cb2e:	2300      	movs	r3, #0
 800cb30:	68b9      	ldr	r1, [r7, #8]
 800cb32:	69b8      	ldr	r0, [r7, #24]
 800cb34:	f000 fc34 	bl	800d3a0 <xQueueGenericSendFromISR>
 800cb38:	4603      	mov	r3, r0
 800cb3a:	2b01      	cmp	r3, #1
 800cb3c:	d003      	beq.n	800cb46 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800cb3e:	f06f 0302 	mvn.w	r3, #2
 800cb42:	61fb      	str	r3, [r7, #28]
 800cb44:	e028      	b.n	800cb98 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800cb46:	693b      	ldr	r3, [r7, #16]
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d025      	beq.n	800cb98 <osMessageQueuePut+0xb0>
 800cb4c:	4b15      	ldr	r3, [pc, #84]	@ (800cba4 <osMessageQueuePut+0xbc>)
 800cb4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cb52:	601a      	str	r2, [r3, #0]
 800cb54:	f3bf 8f4f 	dsb	sy
 800cb58:	f3bf 8f6f 	isb	sy
 800cb5c:	e01c      	b.n	800cb98 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800cb5e:	69bb      	ldr	r3, [r7, #24]
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d002      	beq.n	800cb6a <osMessageQueuePut+0x82>
 800cb64:	68bb      	ldr	r3, [r7, #8]
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d103      	bne.n	800cb72 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800cb6a:	f06f 0303 	mvn.w	r3, #3
 800cb6e:	61fb      	str	r3, [r7, #28]
 800cb70:	e012      	b.n	800cb98 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800cb72:	2300      	movs	r3, #0
 800cb74:	683a      	ldr	r2, [r7, #0]
 800cb76:	68b9      	ldr	r1, [r7, #8]
 800cb78:	69b8      	ldr	r0, [r7, #24]
 800cb7a:	f000 fb0f 	bl	800d19c <xQueueGenericSend>
 800cb7e:	4603      	mov	r3, r0
 800cb80:	2b01      	cmp	r3, #1
 800cb82:	d009      	beq.n	800cb98 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800cb84:	683b      	ldr	r3, [r7, #0]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d003      	beq.n	800cb92 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800cb8a:	f06f 0301 	mvn.w	r3, #1
 800cb8e:	61fb      	str	r3, [r7, #28]
 800cb90:	e002      	b.n	800cb98 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800cb92:	f06f 0302 	mvn.w	r3, #2
 800cb96:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800cb98:	69fb      	ldr	r3, [r7, #28]
}
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	3720      	adds	r7, #32
 800cb9e:	46bd      	mov	sp, r7
 800cba0:	bd80      	pop	{r7, pc}
 800cba2:	bf00      	nop
 800cba4:	e000ed04 	.word	0xe000ed04

0800cba8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	b088      	sub	sp, #32
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	60f8      	str	r0, [r7, #12]
 800cbb0:	60b9      	str	r1, [r7, #8]
 800cbb2:	607a      	str	r2, [r7, #4]
 800cbb4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800cbba:	2300      	movs	r3, #0
 800cbbc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cbbe:	f3ef 8305 	mrs	r3, IPSR
 800cbc2:	617b      	str	r3, [r7, #20]
  return(result);
 800cbc4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d028      	beq.n	800cc1c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800cbca:	69bb      	ldr	r3, [r7, #24]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d005      	beq.n	800cbdc <osMessageQueueGet+0x34>
 800cbd0:	68bb      	ldr	r3, [r7, #8]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d002      	beq.n	800cbdc <osMessageQueueGet+0x34>
 800cbd6:	683b      	ldr	r3, [r7, #0]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	d003      	beq.n	800cbe4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800cbdc:	f06f 0303 	mvn.w	r3, #3
 800cbe0:	61fb      	str	r3, [r7, #28]
 800cbe2:	e037      	b.n	800cc54 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800cbe8:	f107 0310 	add.w	r3, r7, #16
 800cbec:	461a      	mov	r2, r3
 800cbee:	68b9      	ldr	r1, [r7, #8]
 800cbf0:	69b8      	ldr	r0, [r7, #24]
 800cbf2:	f000 fef5 	bl	800d9e0 <xQueueReceiveFromISR>
 800cbf6:	4603      	mov	r3, r0
 800cbf8:	2b01      	cmp	r3, #1
 800cbfa:	d003      	beq.n	800cc04 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800cbfc:	f06f 0302 	mvn.w	r3, #2
 800cc00:	61fb      	str	r3, [r7, #28]
 800cc02:	e027      	b.n	800cc54 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d024      	beq.n	800cc54 <osMessageQueueGet+0xac>
 800cc0a:	4b15      	ldr	r3, [pc, #84]	@ (800cc60 <osMessageQueueGet+0xb8>)
 800cc0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc10:	601a      	str	r2, [r3, #0]
 800cc12:	f3bf 8f4f 	dsb	sy
 800cc16:	f3bf 8f6f 	isb	sy
 800cc1a:	e01b      	b.n	800cc54 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800cc1c:	69bb      	ldr	r3, [r7, #24]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d002      	beq.n	800cc28 <osMessageQueueGet+0x80>
 800cc22:	68bb      	ldr	r3, [r7, #8]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d103      	bne.n	800cc30 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800cc28:	f06f 0303 	mvn.w	r3, #3
 800cc2c:	61fb      	str	r3, [r7, #28]
 800cc2e:	e011      	b.n	800cc54 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800cc30:	683a      	ldr	r2, [r7, #0]
 800cc32:	68b9      	ldr	r1, [r7, #8]
 800cc34:	69b8      	ldr	r0, [r7, #24]
 800cc36:	f000 fce1 	bl	800d5fc <xQueueReceive>
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	2b01      	cmp	r3, #1
 800cc3e:	d009      	beq.n	800cc54 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800cc40:	683b      	ldr	r3, [r7, #0]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d003      	beq.n	800cc4e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800cc46:	f06f 0301 	mvn.w	r3, #1
 800cc4a:	61fb      	str	r3, [r7, #28]
 800cc4c:	e002      	b.n	800cc54 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800cc4e:	f06f 0302 	mvn.w	r3, #2
 800cc52:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800cc54:	69fb      	ldr	r3, [r7, #28]
}
 800cc56:	4618      	mov	r0, r3
 800cc58:	3720      	adds	r7, #32
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	bd80      	pop	{r7, pc}
 800cc5e:	bf00      	nop
 800cc60:	e000ed04 	.word	0xe000ed04

0800cc64 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800cc64:	b480      	push	{r7}
 800cc66:	b085      	sub	sp, #20
 800cc68:	af00      	add	r7, sp, #0
 800cc6a:	60f8      	str	r0, [r7, #12]
 800cc6c:	60b9      	str	r1, [r7, #8]
 800cc6e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	4a07      	ldr	r2, [pc, #28]	@ (800cc90 <vApplicationGetIdleTaskMemory+0x2c>)
 800cc74:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800cc76:	68bb      	ldr	r3, [r7, #8]
 800cc78:	4a06      	ldr	r2, [pc, #24]	@ (800cc94 <vApplicationGetIdleTaskMemory+0x30>)
 800cc7a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	2280      	movs	r2, #128	@ 0x80
 800cc80:	601a      	str	r2, [r3, #0]
}
 800cc82:	bf00      	nop
 800cc84:	3714      	adds	r7, #20
 800cc86:	46bd      	mov	sp, r7
 800cc88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc8c:	4770      	bx	lr
 800cc8e:	bf00      	nop
 800cc90:	20000c4c 	.word	0x20000c4c
 800cc94:	20000cf4 	.word	0x20000cf4

0800cc98 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800cc98:	b480      	push	{r7}
 800cc9a:	b085      	sub	sp, #20
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	60f8      	str	r0, [r7, #12]
 800cca0:	60b9      	str	r1, [r7, #8]
 800cca2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	4a07      	ldr	r2, [pc, #28]	@ (800ccc4 <vApplicationGetTimerTaskMemory+0x2c>)
 800cca8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ccaa:	68bb      	ldr	r3, [r7, #8]
 800ccac:	4a06      	ldr	r2, [pc, #24]	@ (800ccc8 <vApplicationGetTimerTaskMemory+0x30>)
 800ccae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ccb6:	601a      	str	r2, [r3, #0]
}
 800ccb8:	bf00      	nop
 800ccba:	3714      	adds	r7, #20
 800ccbc:	46bd      	mov	sp, r7
 800ccbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc2:	4770      	bx	lr
 800ccc4:	20000ef4 	.word	0x20000ef4
 800ccc8:	20000f9c 	.word	0x20000f9c

0800cccc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cccc:	b480      	push	{r7}
 800ccce:	b083      	sub	sp, #12
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	f103 0208 	add.w	r2, r3, #8
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	f04f 32ff 	mov.w	r2, #4294967295
 800cce4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	f103 0208 	add.w	r2, r3, #8
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	f103 0208 	add.w	r2, r3, #8
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	2200      	movs	r2, #0
 800ccfe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800cd00:	bf00      	nop
 800cd02:	370c      	adds	r7, #12
 800cd04:	46bd      	mov	sp, r7
 800cd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd0a:	4770      	bx	lr

0800cd0c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800cd0c:	b480      	push	{r7}
 800cd0e:	b083      	sub	sp, #12
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	2200      	movs	r2, #0
 800cd18:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800cd1a:	bf00      	nop
 800cd1c:	370c      	adds	r7, #12
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd24:	4770      	bx	lr

0800cd26 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cd26:	b480      	push	{r7}
 800cd28:	b085      	sub	sp, #20
 800cd2a:	af00      	add	r7, sp, #0
 800cd2c:	6078      	str	r0, [r7, #4]
 800cd2e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	685b      	ldr	r3, [r3, #4]
 800cd34:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cd36:	683b      	ldr	r3, [r7, #0]
 800cd38:	68fa      	ldr	r2, [r7, #12]
 800cd3a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	689a      	ldr	r2, [r3, #8]
 800cd40:	683b      	ldr	r3, [r7, #0]
 800cd42:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	689b      	ldr	r3, [r3, #8]
 800cd48:	683a      	ldr	r2, [r7, #0]
 800cd4a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	683a      	ldr	r2, [r7, #0]
 800cd50:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800cd52:	683b      	ldr	r3, [r7, #0]
 800cd54:	687a      	ldr	r2, [r7, #4]
 800cd56:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	1c5a      	adds	r2, r3, #1
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	601a      	str	r2, [r3, #0]
}
 800cd62:	bf00      	nop
 800cd64:	3714      	adds	r7, #20
 800cd66:	46bd      	mov	sp, r7
 800cd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6c:	4770      	bx	lr

0800cd6e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cd6e:	b480      	push	{r7}
 800cd70:	b085      	sub	sp, #20
 800cd72:	af00      	add	r7, sp, #0
 800cd74:	6078      	str	r0, [r7, #4]
 800cd76:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800cd78:	683b      	ldr	r3, [r7, #0]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800cd7e:	68bb      	ldr	r3, [r7, #8]
 800cd80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd84:	d103      	bne.n	800cd8e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	691b      	ldr	r3, [r3, #16]
 800cd8a:	60fb      	str	r3, [r7, #12]
 800cd8c:	e00c      	b.n	800cda8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	3308      	adds	r3, #8
 800cd92:	60fb      	str	r3, [r7, #12]
 800cd94:	e002      	b.n	800cd9c <vListInsert+0x2e>
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	685b      	ldr	r3, [r3, #4]
 800cd9a:	60fb      	str	r3, [r7, #12]
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	685b      	ldr	r3, [r3, #4]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	68ba      	ldr	r2, [r7, #8]
 800cda4:	429a      	cmp	r2, r3
 800cda6:	d2f6      	bcs.n	800cd96 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	685a      	ldr	r2, [r3, #4]
 800cdac:	683b      	ldr	r3, [r7, #0]
 800cdae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	685b      	ldr	r3, [r3, #4]
 800cdb4:	683a      	ldr	r2, [r7, #0]
 800cdb6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800cdb8:	683b      	ldr	r3, [r7, #0]
 800cdba:	68fa      	ldr	r2, [r7, #12]
 800cdbc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	683a      	ldr	r2, [r7, #0]
 800cdc2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	687a      	ldr	r2, [r7, #4]
 800cdc8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	1c5a      	adds	r2, r3, #1
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	601a      	str	r2, [r3, #0]
}
 800cdd4:	bf00      	nop
 800cdd6:	3714      	adds	r7, #20
 800cdd8:	46bd      	mov	sp, r7
 800cdda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdde:	4770      	bx	lr

0800cde0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800cde0:	b480      	push	{r7}
 800cde2:	b085      	sub	sp, #20
 800cde4:	af00      	add	r7, sp, #0
 800cde6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800cde8:	687b      	ldr	r3, [r7, #4]
 800cdea:	691b      	ldr	r3, [r3, #16]
 800cdec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	685b      	ldr	r3, [r3, #4]
 800cdf2:	687a      	ldr	r2, [r7, #4]
 800cdf4:	6892      	ldr	r2, [r2, #8]
 800cdf6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	689b      	ldr	r3, [r3, #8]
 800cdfc:	687a      	ldr	r2, [r7, #4]
 800cdfe:	6852      	ldr	r2, [r2, #4]
 800ce00:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	685b      	ldr	r3, [r3, #4]
 800ce06:	687a      	ldr	r2, [r7, #4]
 800ce08:	429a      	cmp	r2, r3
 800ce0a:	d103      	bne.n	800ce14 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	689a      	ldr	r2, [r3, #8]
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	2200      	movs	r2, #0
 800ce18:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	1e5a      	subs	r2, r3, #1
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	681b      	ldr	r3, [r3, #0]
}
 800ce28:	4618      	mov	r0, r3
 800ce2a:	3714      	adds	r7, #20
 800ce2c:	46bd      	mov	sp, r7
 800ce2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce32:	4770      	bx	lr

0800ce34 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ce34:	b580      	push	{r7, lr}
 800ce36:	b084      	sub	sp, #16
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	6078      	str	r0, [r7, #4]
 800ce3c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d10b      	bne.n	800ce60 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ce48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce4c:	f383 8811 	msr	BASEPRI, r3
 800ce50:	f3bf 8f6f 	isb	sy
 800ce54:	f3bf 8f4f 	dsb	sy
 800ce58:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800ce5a:	bf00      	nop
 800ce5c:	bf00      	nop
 800ce5e:	e7fd      	b.n	800ce5c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ce60:	f002 fdb2 	bl	800f9c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	681a      	ldr	r2, [r3, #0]
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce6c:	68f9      	ldr	r1, [r7, #12]
 800ce6e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ce70:	fb01 f303 	mul.w	r3, r1, r3
 800ce74:	441a      	add	r2, r3
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	2200      	movs	r2, #0
 800ce7e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ce80:	68fb      	ldr	r3, [r7, #12]
 800ce82:	681a      	ldr	r2, [r3, #0]
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ce88:	68fb      	ldr	r3, [r7, #12]
 800ce8a:	681a      	ldr	r2, [r3, #0]
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ce90:	3b01      	subs	r3, #1
 800ce92:	68f9      	ldr	r1, [r7, #12]
 800ce94:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ce96:	fb01 f303 	mul.w	r3, r1, r3
 800ce9a:	441a      	add	r2, r3
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	22ff      	movs	r2, #255	@ 0xff
 800cea4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	22ff      	movs	r2, #255	@ 0xff
 800ceac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ceb0:	683b      	ldr	r3, [r7, #0]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d114      	bne.n	800cee0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	691b      	ldr	r3, [r3, #16]
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d01a      	beq.n	800cef4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	3310      	adds	r3, #16
 800cec2:	4618      	mov	r0, r3
 800cec4:	f001 fd50 	bl	800e968 <xTaskRemoveFromEventList>
 800cec8:	4603      	mov	r3, r0
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d012      	beq.n	800cef4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800cece:	4b0d      	ldr	r3, [pc, #52]	@ (800cf04 <xQueueGenericReset+0xd0>)
 800ced0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ced4:	601a      	str	r2, [r3, #0]
 800ced6:	f3bf 8f4f 	dsb	sy
 800ceda:	f3bf 8f6f 	isb	sy
 800cede:	e009      	b.n	800cef4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800cee0:	68fb      	ldr	r3, [r7, #12]
 800cee2:	3310      	adds	r3, #16
 800cee4:	4618      	mov	r0, r3
 800cee6:	f7ff fef1 	bl	800cccc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	3324      	adds	r3, #36	@ 0x24
 800ceee:	4618      	mov	r0, r3
 800cef0:	f7ff feec 	bl	800cccc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800cef4:	f002 fd9a 	bl	800fa2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800cef8:	2301      	movs	r3, #1
}
 800cefa:	4618      	mov	r0, r3
 800cefc:	3710      	adds	r7, #16
 800cefe:	46bd      	mov	sp, r7
 800cf00:	bd80      	pop	{r7, pc}
 800cf02:	bf00      	nop
 800cf04:	e000ed04 	.word	0xe000ed04

0800cf08 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800cf08:	b580      	push	{r7, lr}
 800cf0a:	b08e      	sub	sp, #56	@ 0x38
 800cf0c:	af02      	add	r7, sp, #8
 800cf0e:	60f8      	str	r0, [r7, #12]
 800cf10:	60b9      	str	r1, [r7, #8]
 800cf12:	607a      	str	r2, [r7, #4]
 800cf14:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d10b      	bne.n	800cf34 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800cf1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf20:	f383 8811 	msr	BASEPRI, r3
 800cf24:	f3bf 8f6f 	isb	sy
 800cf28:	f3bf 8f4f 	dsb	sy
 800cf2c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800cf2e:	bf00      	nop
 800cf30:	bf00      	nop
 800cf32:	e7fd      	b.n	800cf30 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800cf34:	683b      	ldr	r3, [r7, #0]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d10b      	bne.n	800cf52 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800cf3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf3e:	f383 8811 	msr	BASEPRI, r3
 800cf42:	f3bf 8f6f 	isb	sy
 800cf46:	f3bf 8f4f 	dsb	sy
 800cf4a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800cf4c:	bf00      	nop
 800cf4e:	bf00      	nop
 800cf50:	e7fd      	b.n	800cf4e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d002      	beq.n	800cf5e <xQueueGenericCreateStatic+0x56>
 800cf58:	68bb      	ldr	r3, [r7, #8]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d001      	beq.n	800cf62 <xQueueGenericCreateStatic+0x5a>
 800cf5e:	2301      	movs	r3, #1
 800cf60:	e000      	b.n	800cf64 <xQueueGenericCreateStatic+0x5c>
 800cf62:	2300      	movs	r3, #0
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d10b      	bne.n	800cf80 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800cf68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf6c:	f383 8811 	msr	BASEPRI, r3
 800cf70:	f3bf 8f6f 	isb	sy
 800cf74:	f3bf 8f4f 	dsb	sy
 800cf78:	623b      	str	r3, [r7, #32]
}
 800cf7a:	bf00      	nop
 800cf7c:	bf00      	nop
 800cf7e:	e7fd      	b.n	800cf7c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	d102      	bne.n	800cf8c <xQueueGenericCreateStatic+0x84>
 800cf86:	68bb      	ldr	r3, [r7, #8]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d101      	bne.n	800cf90 <xQueueGenericCreateStatic+0x88>
 800cf8c:	2301      	movs	r3, #1
 800cf8e:	e000      	b.n	800cf92 <xQueueGenericCreateStatic+0x8a>
 800cf90:	2300      	movs	r3, #0
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d10b      	bne.n	800cfae <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800cf96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf9a:	f383 8811 	msr	BASEPRI, r3
 800cf9e:	f3bf 8f6f 	isb	sy
 800cfa2:	f3bf 8f4f 	dsb	sy
 800cfa6:	61fb      	str	r3, [r7, #28]
}
 800cfa8:	bf00      	nop
 800cfaa:	bf00      	nop
 800cfac:	e7fd      	b.n	800cfaa <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800cfae:	2350      	movs	r3, #80	@ 0x50
 800cfb0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800cfb2:	697b      	ldr	r3, [r7, #20]
 800cfb4:	2b50      	cmp	r3, #80	@ 0x50
 800cfb6:	d00b      	beq.n	800cfd0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800cfb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfbc:	f383 8811 	msr	BASEPRI, r3
 800cfc0:	f3bf 8f6f 	isb	sy
 800cfc4:	f3bf 8f4f 	dsb	sy
 800cfc8:	61bb      	str	r3, [r7, #24]
}
 800cfca:	bf00      	nop
 800cfcc:	bf00      	nop
 800cfce:	e7fd      	b.n	800cfcc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800cfd0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cfd2:	683b      	ldr	r3, [r7, #0]
 800cfd4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800cfd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d00d      	beq.n	800cff8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800cfdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfde:	2201      	movs	r2, #1
 800cfe0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cfe4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800cfe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfea:	9300      	str	r3, [sp, #0]
 800cfec:	4613      	mov	r3, r2
 800cfee:	687a      	ldr	r2, [r7, #4]
 800cff0:	68b9      	ldr	r1, [r7, #8]
 800cff2:	68f8      	ldr	r0, [r7, #12]
 800cff4:	f000 f840 	bl	800d078 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800cffa:	4618      	mov	r0, r3
 800cffc:	3730      	adds	r7, #48	@ 0x30
 800cffe:	46bd      	mov	sp, r7
 800d000:	bd80      	pop	{r7, pc}

0800d002 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d002:	b580      	push	{r7, lr}
 800d004:	b08a      	sub	sp, #40	@ 0x28
 800d006:	af02      	add	r7, sp, #8
 800d008:	60f8      	str	r0, [r7, #12]
 800d00a:	60b9      	str	r1, [r7, #8]
 800d00c:	4613      	mov	r3, r2
 800d00e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	2b00      	cmp	r3, #0
 800d014:	d10b      	bne.n	800d02e <xQueueGenericCreate+0x2c>
	__asm volatile
 800d016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d01a:	f383 8811 	msr	BASEPRI, r3
 800d01e:	f3bf 8f6f 	isb	sy
 800d022:	f3bf 8f4f 	dsb	sy
 800d026:	613b      	str	r3, [r7, #16]
}
 800d028:	bf00      	nop
 800d02a:	bf00      	nop
 800d02c:	e7fd      	b.n	800d02a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	68ba      	ldr	r2, [r7, #8]
 800d032:	fb02 f303 	mul.w	r3, r2, r3
 800d036:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d038:	69fb      	ldr	r3, [r7, #28]
 800d03a:	3350      	adds	r3, #80	@ 0x50
 800d03c:	4618      	mov	r0, r3
 800d03e:	f002 fde5 	bl	800fc0c <pvPortMalloc>
 800d042:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d044:	69bb      	ldr	r3, [r7, #24]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d011      	beq.n	800d06e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d04a:	69bb      	ldr	r3, [r7, #24]
 800d04c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d04e:	697b      	ldr	r3, [r7, #20]
 800d050:	3350      	adds	r3, #80	@ 0x50
 800d052:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d054:	69bb      	ldr	r3, [r7, #24]
 800d056:	2200      	movs	r2, #0
 800d058:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d05c:	79fa      	ldrb	r2, [r7, #7]
 800d05e:	69bb      	ldr	r3, [r7, #24]
 800d060:	9300      	str	r3, [sp, #0]
 800d062:	4613      	mov	r3, r2
 800d064:	697a      	ldr	r2, [r7, #20]
 800d066:	68b9      	ldr	r1, [r7, #8]
 800d068:	68f8      	ldr	r0, [r7, #12]
 800d06a:	f000 f805 	bl	800d078 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d06e:	69bb      	ldr	r3, [r7, #24]
	}
 800d070:	4618      	mov	r0, r3
 800d072:	3720      	adds	r7, #32
 800d074:	46bd      	mov	sp, r7
 800d076:	bd80      	pop	{r7, pc}

0800d078 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d078:	b580      	push	{r7, lr}
 800d07a:	b084      	sub	sp, #16
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	60f8      	str	r0, [r7, #12]
 800d080:	60b9      	str	r1, [r7, #8]
 800d082:	607a      	str	r2, [r7, #4]
 800d084:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d086:	68bb      	ldr	r3, [r7, #8]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d103      	bne.n	800d094 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d08c:	69bb      	ldr	r3, [r7, #24]
 800d08e:	69ba      	ldr	r2, [r7, #24]
 800d090:	601a      	str	r2, [r3, #0]
 800d092:	e002      	b.n	800d09a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d094:	69bb      	ldr	r3, [r7, #24]
 800d096:	687a      	ldr	r2, [r7, #4]
 800d098:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d09a:	69bb      	ldr	r3, [r7, #24]
 800d09c:	68fa      	ldr	r2, [r7, #12]
 800d09e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d0a0:	69bb      	ldr	r3, [r7, #24]
 800d0a2:	68ba      	ldr	r2, [r7, #8]
 800d0a4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d0a6:	2101      	movs	r1, #1
 800d0a8:	69b8      	ldr	r0, [r7, #24]
 800d0aa:	f7ff fec3 	bl	800ce34 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d0ae:	69bb      	ldr	r3, [r7, #24]
 800d0b0:	78fa      	ldrb	r2, [r7, #3]
 800d0b2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d0b6:	bf00      	nop
 800d0b8:	3710      	adds	r7, #16
 800d0ba:	46bd      	mov	sp, r7
 800d0bc:	bd80      	pop	{r7, pc}

0800d0be <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800d0be:	b580      	push	{r7, lr}
 800d0c0:	b08a      	sub	sp, #40	@ 0x28
 800d0c2:	af02      	add	r7, sp, #8
 800d0c4:	60f8      	str	r0, [r7, #12]
 800d0c6:	60b9      	str	r1, [r7, #8]
 800d0c8:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d10b      	bne.n	800d0e8 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800d0d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0d4:	f383 8811 	msr	BASEPRI, r3
 800d0d8:	f3bf 8f6f 	isb	sy
 800d0dc:	f3bf 8f4f 	dsb	sy
 800d0e0:	61bb      	str	r3, [r7, #24]
}
 800d0e2:	bf00      	nop
 800d0e4:	bf00      	nop
 800d0e6:	e7fd      	b.n	800d0e4 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d0e8:	68ba      	ldr	r2, [r7, #8]
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	429a      	cmp	r2, r3
 800d0ee:	d90b      	bls.n	800d108 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800d0f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0f4:	f383 8811 	msr	BASEPRI, r3
 800d0f8:	f3bf 8f6f 	isb	sy
 800d0fc:	f3bf 8f4f 	dsb	sy
 800d100:	617b      	str	r3, [r7, #20]
}
 800d102:	bf00      	nop
 800d104:	bf00      	nop
 800d106:	e7fd      	b.n	800d104 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d108:	2302      	movs	r3, #2
 800d10a:	9300      	str	r3, [sp, #0]
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	2200      	movs	r2, #0
 800d110:	2100      	movs	r1, #0
 800d112:	68f8      	ldr	r0, [r7, #12]
 800d114:	f7ff fef8 	bl	800cf08 <xQueueGenericCreateStatic>
 800d118:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800d11a:	69fb      	ldr	r3, [r7, #28]
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d002      	beq.n	800d126 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d120:	69fb      	ldr	r3, [r7, #28]
 800d122:	68ba      	ldr	r2, [r7, #8]
 800d124:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d126:	69fb      	ldr	r3, [r7, #28]
	}
 800d128:	4618      	mov	r0, r3
 800d12a:	3720      	adds	r7, #32
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}

0800d130 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800d130:	b580      	push	{r7, lr}
 800d132:	b086      	sub	sp, #24
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
 800d138:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d10b      	bne.n	800d158 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800d140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d144:	f383 8811 	msr	BASEPRI, r3
 800d148:	f3bf 8f6f 	isb	sy
 800d14c:	f3bf 8f4f 	dsb	sy
 800d150:	613b      	str	r3, [r7, #16]
}
 800d152:	bf00      	nop
 800d154:	bf00      	nop
 800d156:	e7fd      	b.n	800d154 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800d158:	683a      	ldr	r2, [r7, #0]
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	429a      	cmp	r2, r3
 800d15e:	d90b      	bls.n	800d178 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800d160:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d164:	f383 8811 	msr	BASEPRI, r3
 800d168:	f3bf 8f6f 	isb	sy
 800d16c:	f3bf 8f4f 	dsb	sy
 800d170:	60fb      	str	r3, [r7, #12]
}
 800d172:	bf00      	nop
 800d174:	bf00      	nop
 800d176:	e7fd      	b.n	800d174 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800d178:	2202      	movs	r2, #2
 800d17a:	2100      	movs	r1, #0
 800d17c:	6878      	ldr	r0, [r7, #4]
 800d17e:	f7ff ff40 	bl	800d002 <xQueueGenericCreate>
 800d182:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800d184:	697b      	ldr	r3, [r7, #20]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d002      	beq.n	800d190 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800d18a:	697b      	ldr	r3, [r7, #20]
 800d18c:	683a      	ldr	r2, [r7, #0]
 800d18e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800d190:	697b      	ldr	r3, [r7, #20]
	}
 800d192:	4618      	mov	r0, r3
 800d194:	3718      	adds	r7, #24
 800d196:	46bd      	mov	sp, r7
 800d198:	bd80      	pop	{r7, pc}
	...

0800d19c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b08e      	sub	sp, #56	@ 0x38
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	60f8      	str	r0, [r7, #12]
 800d1a4:	60b9      	str	r1, [r7, #8]
 800d1a6:	607a      	str	r2, [r7, #4]
 800d1a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d1b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d10b      	bne.n	800d1d0 <xQueueGenericSend+0x34>
	__asm volatile
 800d1b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1bc:	f383 8811 	msr	BASEPRI, r3
 800d1c0:	f3bf 8f6f 	isb	sy
 800d1c4:	f3bf 8f4f 	dsb	sy
 800d1c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d1ca:	bf00      	nop
 800d1cc:	bf00      	nop
 800d1ce:	e7fd      	b.n	800d1cc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d1d0:	68bb      	ldr	r3, [r7, #8]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d103      	bne.n	800d1de <xQueueGenericSend+0x42>
 800d1d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d1d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d101      	bne.n	800d1e2 <xQueueGenericSend+0x46>
 800d1de:	2301      	movs	r3, #1
 800d1e0:	e000      	b.n	800d1e4 <xQueueGenericSend+0x48>
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d10b      	bne.n	800d200 <xQueueGenericSend+0x64>
	__asm volatile
 800d1e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1ec:	f383 8811 	msr	BASEPRI, r3
 800d1f0:	f3bf 8f6f 	isb	sy
 800d1f4:	f3bf 8f4f 	dsb	sy
 800d1f8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d1fa:	bf00      	nop
 800d1fc:	bf00      	nop
 800d1fe:	e7fd      	b.n	800d1fc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d200:	683b      	ldr	r3, [r7, #0]
 800d202:	2b02      	cmp	r3, #2
 800d204:	d103      	bne.n	800d20e <xQueueGenericSend+0x72>
 800d206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d208:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d20a:	2b01      	cmp	r3, #1
 800d20c:	d101      	bne.n	800d212 <xQueueGenericSend+0x76>
 800d20e:	2301      	movs	r3, #1
 800d210:	e000      	b.n	800d214 <xQueueGenericSend+0x78>
 800d212:	2300      	movs	r3, #0
 800d214:	2b00      	cmp	r3, #0
 800d216:	d10b      	bne.n	800d230 <xQueueGenericSend+0x94>
	__asm volatile
 800d218:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d21c:	f383 8811 	msr	BASEPRI, r3
 800d220:	f3bf 8f6f 	isb	sy
 800d224:	f3bf 8f4f 	dsb	sy
 800d228:	623b      	str	r3, [r7, #32]
}
 800d22a:	bf00      	nop
 800d22c:	bf00      	nop
 800d22e:	e7fd      	b.n	800d22c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d230:	f001 fd60 	bl	800ecf4 <xTaskGetSchedulerState>
 800d234:	4603      	mov	r3, r0
 800d236:	2b00      	cmp	r3, #0
 800d238:	d102      	bne.n	800d240 <xQueueGenericSend+0xa4>
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d101      	bne.n	800d244 <xQueueGenericSend+0xa8>
 800d240:	2301      	movs	r3, #1
 800d242:	e000      	b.n	800d246 <xQueueGenericSend+0xaa>
 800d244:	2300      	movs	r3, #0
 800d246:	2b00      	cmp	r3, #0
 800d248:	d10b      	bne.n	800d262 <xQueueGenericSend+0xc6>
	__asm volatile
 800d24a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d24e:	f383 8811 	msr	BASEPRI, r3
 800d252:	f3bf 8f6f 	isb	sy
 800d256:	f3bf 8f4f 	dsb	sy
 800d25a:	61fb      	str	r3, [r7, #28]
}
 800d25c:	bf00      	nop
 800d25e:	bf00      	nop
 800d260:	e7fd      	b.n	800d25e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d262:	f002 fbb1 	bl	800f9c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d268:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d26a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d26c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d26e:	429a      	cmp	r2, r3
 800d270:	d302      	bcc.n	800d278 <xQueueGenericSend+0xdc>
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	2b02      	cmp	r3, #2
 800d276:	d129      	bne.n	800d2cc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d278:	683a      	ldr	r2, [r7, #0]
 800d27a:	68b9      	ldr	r1, [r7, #8]
 800d27c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d27e:	f000 fc6d 	bl	800db5c <prvCopyDataToQueue>
 800d282:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d010      	beq.n	800d2ae <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d28c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d28e:	3324      	adds	r3, #36	@ 0x24
 800d290:	4618      	mov	r0, r3
 800d292:	f001 fb69 	bl	800e968 <xTaskRemoveFromEventList>
 800d296:	4603      	mov	r3, r0
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d013      	beq.n	800d2c4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d29c:	4b3f      	ldr	r3, [pc, #252]	@ (800d39c <xQueueGenericSend+0x200>)
 800d29e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d2a2:	601a      	str	r2, [r3, #0]
 800d2a4:	f3bf 8f4f 	dsb	sy
 800d2a8:	f3bf 8f6f 	isb	sy
 800d2ac:	e00a      	b.n	800d2c4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d2ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d007      	beq.n	800d2c4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d2b4:	4b39      	ldr	r3, [pc, #228]	@ (800d39c <xQueueGenericSend+0x200>)
 800d2b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d2ba:	601a      	str	r2, [r3, #0]
 800d2bc:	f3bf 8f4f 	dsb	sy
 800d2c0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d2c4:	f002 fbb2 	bl	800fa2c <vPortExitCritical>
				return pdPASS;
 800d2c8:	2301      	movs	r3, #1
 800d2ca:	e063      	b.n	800d394 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d103      	bne.n	800d2da <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d2d2:	f002 fbab 	bl	800fa2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	e05c      	b.n	800d394 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d2da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d106      	bne.n	800d2ee <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d2e0:	f107 0314 	add.w	r3, r7, #20
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	f001 fba3 	bl	800ea30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d2ea:	2301      	movs	r3, #1
 800d2ec:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d2ee:	f002 fb9d 	bl	800fa2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d2f2:	f001 f90b 	bl	800e50c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d2f6:	f002 fb67 	bl	800f9c8 <vPortEnterCritical>
 800d2fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d300:	b25b      	sxtb	r3, r3
 800d302:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d306:	d103      	bne.n	800d310 <xQueueGenericSend+0x174>
 800d308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d30a:	2200      	movs	r2, #0
 800d30c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d312:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d316:	b25b      	sxtb	r3, r3
 800d318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d31c:	d103      	bne.n	800d326 <xQueueGenericSend+0x18a>
 800d31e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d320:	2200      	movs	r2, #0
 800d322:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d326:	f002 fb81 	bl	800fa2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d32a:	1d3a      	adds	r2, r7, #4
 800d32c:	f107 0314 	add.w	r3, r7, #20
 800d330:	4611      	mov	r1, r2
 800d332:	4618      	mov	r0, r3
 800d334:	f001 fb92 	bl	800ea5c <xTaskCheckForTimeOut>
 800d338:	4603      	mov	r3, r0
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d124      	bne.n	800d388 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d33e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d340:	f000 fd04 	bl	800dd4c <prvIsQueueFull>
 800d344:	4603      	mov	r3, r0
 800d346:	2b00      	cmp	r3, #0
 800d348:	d018      	beq.n	800d37c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d34a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d34c:	3310      	adds	r3, #16
 800d34e:	687a      	ldr	r2, [r7, #4]
 800d350:	4611      	mov	r1, r2
 800d352:	4618      	mov	r0, r3
 800d354:	f001 fab6 	bl	800e8c4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d358:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d35a:	f000 fc8f 	bl	800dc7c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d35e:	f001 f8e3 	bl	800e528 <xTaskResumeAll>
 800d362:	4603      	mov	r3, r0
 800d364:	2b00      	cmp	r3, #0
 800d366:	f47f af7c 	bne.w	800d262 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800d36a:	4b0c      	ldr	r3, [pc, #48]	@ (800d39c <xQueueGenericSend+0x200>)
 800d36c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d370:	601a      	str	r2, [r3, #0]
 800d372:	f3bf 8f4f 	dsb	sy
 800d376:	f3bf 8f6f 	isb	sy
 800d37a:	e772      	b.n	800d262 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d37c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d37e:	f000 fc7d 	bl	800dc7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d382:	f001 f8d1 	bl	800e528 <xTaskResumeAll>
 800d386:	e76c      	b.n	800d262 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d388:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d38a:	f000 fc77 	bl	800dc7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d38e:	f001 f8cb 	bl	800e528 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d392:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d394:	4618      	mov	r0, r3
 800d396:	3738      	adds	r7, #56	@ 0x38
 800d398:	46bd      	mov	sp, r7
 800d39a:	bd80      	pop	{r7, pc}
 800d39c:	e000ed04 	.word	0xe000ed04

0800d3a0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d3a0:	b580      	push	{r7, lr}
 800d3a2:	b090      	sub	sp, #64	@ 0x40
 800d3a4:	af00      	add	r7, sp, #0
 800d3a6:	60f8      	str	r0, [r7, #12]
 800d3a8:	60b9      	str	r1, [r7, #8]
 800d3aa:	607a      	str	r2, [r7, #4]
 800d3ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800d3b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d10b      	bne.n	800d3d0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800d3b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3bc:	f383 8811 	msr	BASEPRI, r3
 800d3c0:	f3bf 8f6f 	isb	sy
 800d3c4:	f3bf 8f4f 	dsb	sy
 800d3c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d3ca:	bf00      	nop
 800d3cc:	bf00      	nop
 800d3ce:	e7fd      	b.n	800d3cc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d3d0:	68bb      	ldr	r3, [r7, #8]
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d103      	bne.n	800d3de <xQueueGenericSendFromISR+0x3e>
 800d3d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d101      	bne.n	800d3e2 <xQueueGenericSendFromISR+0x42>
 800d3de:	2301      	movs	r3, #1
 800d3e0:	e000      	b.n	800d3e4 <xQueueGenericSendFromISR+0x44>
 800d3e2:	2300      	movs	r3, #0
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d10b      	bne.n	800d400 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800d3e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3ec:	f383 8811 	msr	BASEPRI, r3
 800d3f0:	f3bf 8f6f 	isb	sy
 800d3f4:	f3bf 8f4f 	dsb	sy
 800d3f8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d3fa:	bf00      	nop
 800d3fc:	bf00      	nop
 800d3fe:	e7fd      	b.n	800d3fc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d400:	683b      	ldr	r3, [r7, #0]
 800d402:	2b02      	cmp	r3, #2
 800d404:	d103      	bne.n	800d40e <xQueueGenericSendFromISR+0x6e>
 800d406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d408:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d40a:	2b01      	cmp	r3, #1
 800d40c:	d101      	bne.n	800d412 <xQueueGenericSendFromISR+0x72>
 800d40e:	2301      	movs	r3, #1
 800d410:	e000      	b.n	800d414 <xQueueGenericSendFromISR+0x74>
 800d412:	2300      	movs	r3, #0
 800d414:	2b00      	cmp	r3, #0
 800d416:	d10b      	bne.n	800d430 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800d418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d41c:	f383 8811 	msr	BASEPRI, r3
 800d420:	f3bf 8f6f 	isb	sy
 800d424:	f3bf 8f4f 	dsb	sy
 800d428:	623b      	str	r3, [r7, #32]
}
 800d42a:	bf00      	nop
 800d42c:	bf00      	nop
 800d42e:	e7fd      	b.n	800d42c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d430:	f002 fbaa 	bl	800fb88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d434:	f3ef 8211 	mrs	r2, BASEPRI
 800d438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d43c:	f383 8811 	msr	BASEPRI, r3
 800d440:	f3bf 8f6f 	isb	sy
 800d444:	f3bf 8f4f 	dsb	sy
 800d448:	61fa      	str	r2, [r7, #28]
 800d44a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d44c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d44e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d452:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d458:	429a      	cmp	r2, r3
 800d45a:	d302      	bcc.n	800d462 <xQueueGenericSendFromISR+0xc2>
 800d45c:	683b      	ldr	r3, [r7, #0]
 800d45e:	2b02      	cmp	r3, #2
 800d460:	d12f      	bne.n	800d4c2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d464:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d468:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d46c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d46e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d470:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d472:	683a      	ldr	r2, [r7, #0]
 800d474:	68b9      	ldr	r1, [r7, #8]
 800d476:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d478:	f000 fb70 	bl	800db5c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d47c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800d480:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d484:	d112      	bne.n	800d4ac <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d016      	beq.n	800d4bc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d48e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d490:	3324      	adds	r3, #36	@ 0x24
 800d492:	4618      	mov	r0, r3
 800d494:	f001 fa68 	bl	800e968 <xTaskRemoveFromEventList>
 800d498:	4603      	mov	r3, r0
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d00e      	beq.n	800d4bc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d00b      	beq.n	800d4bc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	2201      	movs	r2, #1
 800d4a8:	601a      	str	r2, [r3, #0]
 800d4aa:	e007      	b.n	800d4bc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d4ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800d4b0:	3301      	adds	r3, #1
 800d4b2:	b2db      	uxtb	r3, r3
 800d4b4:	b25a      	sxtb	r2, r3
 800d4b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d4bc:	2301      	movs	r3, #1
 800d4be:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800d4c0:	e001      	b.n	800d4c6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d4c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4c8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d4ca:	697b      	ldr	r3, [r7, #20]
 800d4cc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d4d0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d4d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d4d4:	4618      	mov	r0, r3
 800d4d6:	3740      	adds	r7, #64	@ 0x40
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	bd80      	pop	{r7, pc}

0800d4dc <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	b08e      	sub	sp, #56	@ 0x38
 800d4e0:	af00      	add	r7, sp, #0
 800d4e2:	6078      	str	r0, [r7, #4]
 800d4e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800d4ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d10b      	bne.n	800d508 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800d4f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4f4:	f383 8811 	msr	BASEPRI, r3
 800d4f8:	f3bf 8f6f 	isb	sy
 800d4fc:	f3bf 8f4f 	dsb	sy
 800d500:	623b      	str	r3, [r7, #32]
}
 800d502:	bf00      	nop
 800d504:	bf00      	nop
 800d506:	e7fd      	b.n	800d504 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d50a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d00b      	beq.n	800d528 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800d510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d514:	f383 8811 	msr	BASEPRI, r3
 800d518:	f3bf 8f6f 	isb	sy
 800d51c:	f3bf 8f4f 	dsb	sy
 800d520:	61fb      	str	r3, [r7, #28]
}
 800d522:	bf00      	nop
 800d524:	bf00      	nop
 800d526:	e7fd      	b.n	800d524 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800d528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d103      	bne.n	800d538 <xQueueGiveFromISR+0x5c>
 800d530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d532:	689b      	ldr	r3, [r3, #8]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d101      	bne.n	800d53c <xQueueGiveFromISR+0x60>
 800d538:	2301      	movs	r3, #1
 800d53a:	e000      	b.n	800d53e <xQueueGiveFromISR+0x62>
 800d53c:	2300      	movs	r3, #0
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d10b      	bne.n	800d55a <xQueueGiveFromISR+0x7e>
	__asm volatile
 800d542:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d546:	f383 8811 	msr	BASEPRI, r3
 800d54a:	f3bf 8f6f 	isb	sy
 800d54e:	f3bf 8f4f 	dsb	sy
 800d552:	61bb      	str	r3, [r7, #24]
}
 800d554:	bf00      	nop
 800d556:	bf00      	nop
 800d558:	e7fd      	b.n	800d556 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d55a:	f002 fb15 	bl	800fb88 <vPortValidateInterruptPriority>
	__asm volatile
 800d55e:	f3ef 8211 	mrs	r2, BASEPRI
 800d562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d566:	f383 8811 	msr	BASEPRI, r3
 800d56a:	f3bf 8f6f 	isb	sy
 800d56e:	f3bf 8f4f 	dsb	sy
 800d572:	617a      	str	r2, [r7, #20]
 800d574:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800d576:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d578:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d57a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d57c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d57e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800d580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d582:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d584:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d586:	429a      	cmp	r2, r3
 800d588:	d22b      	bcs.n	800d5e2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d58a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d58c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d590:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d596:	1c5a      	adds	r2, r3, #1
 800d598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d59a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d59c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d5a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5a4:	d112      	bne.n	800d5cc <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d5a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d016      	beq.n	800d5dc <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d5ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5b0:	3324      	adds	r3, #36	@ 0x24
 800d5b2:	4618      	mov	r0, r3
 800d5b4:	f001 f9d8 	bl	800e968 <xTaskRemoveFromEventList>
 800d5b8:	4603      	mov	r3, r0
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d00e      	beq.n	800d5dc <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d5be:	683b      	ldr	r3, [r7, #0]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d00b      	beq.n	800d5dc <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d5c4:	683b      	ldr	r3, [r7, #0]
 800d5c6:	2201      	movs	r2, #1
 800d5c8:	601a      	str	r2, [r3, #0]
 800d5ca:	e007      	b.n	800d5dc <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d5cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d5d0:	3301      	adds	r3, #1
 800d5d2:	b2db      	uxtb	r3, r3
 800d5d4:	b25a      	sxtb	r2, r3
 800d5d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d5dc:	2301      	movs	r3, #1
 800d5de:	637b      	str	r3, [r7, #52]	@ 0x34
 800d5e0:	e001      	b.n	800d5e6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d5e2:	2300      	movs	r3, #0
 800d5e4:	637b      	str	r3, [r7, #52]	@ 0x34
 800d5e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5e8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	f383 8811 	msr	BASEPRI, r3
}
 800d5f0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d5f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d5f4:	4618      	mov	r0, r3
 800d5f6:	3738      	adds	r7, #56	@ 0x38
 800d5f8:	46bd      	mov	sp, r7
 800d5fa:	bd80      	pop	{r7, pc}

0800d5fc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b08c      	sub	sp, #48	@ 0x30
 800d600:	af00      	add	r7, sp, #0
 800d602:	60f8      	str	r0, [r7, #12]
 800d604:	60b9      	str	r1, [r7, #8]
 800d606:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d608:	2300      	movs	r3, #0
 800d60a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d612:	2b00      	cmp	r3, #0
 800d614:	d10b      	bne.n	800d62e <xQueueReceive+0x32>
	__asm volatile
 800d616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d61a:	f383 8811 	msr	BASEPRI, r3
 800d61e:	f3bf 8f6f 	isb	sy
 800d622:	f3bf 8f4f 	dsb	sy
 800d626:	623b      	str	r3, [r7, #32]
}
 800d628:	bf00      	nop
 800d62a:	bf00      	nop
 800d62c:	e7fd      	b.n	800d62a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d62e:	68bb      	ldr	r3, [r7, #8]
 800d630:	2b00      	cmp	r3, #0
 800d632:	d103      	bne.n	800d63c <xQueueReceive+0x40>
 800d634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d101      	bne.n	800d640 <xQueueReceive+0x44>
 800d63c:	2301      	movs	r3, #1
 800d63e:	e000      	b.n	800d642 <xQueueReceive+0x46>
 800d640:	2300      	movs	r3, #0
 800d642:	2b00      	cmp	r3, #0
 800d644:	d10b      	bne.n	800d65e <xQueueReceive+0x62>
	__asm volatile
 800d646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d64a:	f383 8811 	msr	BASEPRI, r3
 800d64e:	f3bf 8f6f 	isb	sy
 800d652:	f3bf 8f4f 	dsb	sy
 800d656:	61fb      	str	r3, [r7, #28]
}
 800d658:	bf00      	nop
 800d65a:	bf00      	nop
 800d65c:	e7fd      	b.n	800d65a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d65e:	f001 fb49 	bl	800ecf4 <xTaskGetSchedulerState>
 800d662:	4603      	mov	r3, r0
 800d664:	2b00      	cmp	r3, #0
 800d666:	d102      	bne.n	800d66e <xQueueReceive+0x72>
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d101      	bne.n	800d672 <xQueueReceive+0x76>
 800d66e:	2301      	movs	r3, #1
 800d670:	e000      	b.n	800d674 <xQueueReceive+0x78>
 800d672:	2300      	movs	r3, #0
 800d674:	2b00      	cmp	r3, #0
 800d676:	d10b      	bne.n	800d690 <xQueueReceive+0x94>
	__asm volatile
 800d678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d67c:	f383 8811 	msr	BASEPRI, r3
 800d680:	f3bf 8f6f 	isb	sy
 800d684:	f3bf 8f4f 	dsb	sy
 800d688:	61bb      	str	r3, [r7, #24]
}
 800d68a:	bf00      	nop
 800d68c:	bf00      	nop
 800d68e:	e7fd      	b.n	800d68c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d690:	f002 f99a 	bl	800f9c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d698:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d01f      	beq.n	800d6e0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d6a0:	68b9      	ldr	r1, [r7, #8]
 800d6a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d6a4:	f000 fac4 	bl	800dc30 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d6a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6aa:	1e5a      	subs	r2, r3, #1
 800d6ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6ae:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d6b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6b2:	691b      	ldr	r3, [r3, #16]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d00f      	beq.n	800d6d8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d6b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6ba:	3310      	adds	r3, #16
 800d6bc:	4618      	mov	r0, r3
 800d6be:	f001 f953 	bl	800e968 <xTaskRemoveFromEventList>
 800d6c2:	4603      	mov	r3, r0
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d007      	beq.n	800d6d8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d6c8:	4b3c      	ldr	r3, [pc, #240]	@ (800d7bc <xQueueReceive+0x1c0>)
 800d6ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d6ce:	601a      	str	r2, [r3, #0]
 800d6d0:	f3bf 8f4f 	dsb	sy
 800d6d4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d6d8:	f002 f9a8 	bl	800fa2c <vPortExitCritical>
				return pdPASS;
 800d6dc:	2301      	movs	r3, #1
 800d6de:	e069      	b.n	800d7b4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d103      	bne.n	800d6ee <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d6e6:	f002 f9a1 	bl	800fa2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	e062      	b.n	800d7b4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d6ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d106      	bne.n	800d702 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d6f4:	f107 0310 	add.w	r3, r7, #16
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	f001 f999 	bl	800ea30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d6fe:	2301      	movs	r3, #1
 800d700:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d702:	f002 f993 	bl	800fa2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d706:	f000 ff01 	bl	800e50c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d70a:	f002 f95d 	bl	800f9c8 <vPortEnterCritical>
 800d70e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d710:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d714:	b25b      	sxtb	r3, r3
 800d716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d71a:	d103      	bne.n	800d724 <xQueueReceive+0x128>
 800d71c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d71e:	2200      	movs	r2, #0
 800d720:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d726:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d72a:	b25b      	sxtb	r3, r3
 800d72c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d730:	d103      	bne.n	800d73a <xQueueReceive+0x13e>
 800d732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d734:	2200      	movs	r2, #0
 800d736:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d73a:	f002 f977 	bl	800fa2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d73e:	1d3a      	adds	r2, r7, #4
 800d740:	f107 0310 	add.w	r3, r7, #16
 800d744:	4611      	mov	r1, r2
 800d746:	4618      	mov	r0, r3
 800d748:	f001 f988 	bl	800ea5c <xTaskCheckForTimeOut>
 800d74c:	4603      	mov	r3, r0
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d123      	bne.n	800d79a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d752:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d754:	f000 fae4 	bl	800dd20 <prvIsQueueEmpty>
 800d758:	4603      	mov	r3, r0
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d017      	beq.n	800d78e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d75e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d760:	3324      	adds	r3, #36	@ 0x24
 800d762:	687a      	ldr	r2, [r7, #4]
 800d764:	4611      	mov	r1, r2
 800d766:	4618      	mov	r0, r3
 800d768:	f001 f8ac 	bl	800e8c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d76c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d76e:	f000 fa85 	bl	800dc7c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d772:	f000 fed9 	bl	800e528 <xTaskResumeAll>
 800d776:	4603      	mov	r3, r0
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d189      	bne.n	800d690 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800d77c:	4b0f      	ldr	r3, [pc, #60]	@ (800d7bc <xQueueReceive+0x1c0>)
 800d77e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d782:	601a      	str	r2, [r3, #0]
 800d784:	f3bf 8f4f 	dsb	sy
 800d788:	f3bf 8f6f 	isb	sy
 800d78c:	e780      	b.n	800d690 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d78e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d790:	f000 fa74 	bl	800dc7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d794:	f000 fec8 	bl	800e528 <xTaskResumeAll>
 800d798:	e77a      	b.n	800d690 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d79a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d79c:	f000 fa6e 	bl	800dc7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d7a0:	f000 fec2 	bl	800e528 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d7a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d7a6:	f000 fabb 	bl	800dd20 <prvIsQueueEmpty>
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	f43f af6f 	beq.w	800d690 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d7b2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d7b4:	4618      	mov	r0, r3
 800d7b6:	3730      	adds	r7, #48	@ 0x30
 800d7b8:	46bd      	mov	sp, r7
 800d7ba:	bd80      	pop	{r7, pc}
 800d7bc:	e000ed04 	.word	0xe000ed04

0800d7c0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800d7c0:	b580      	push	{r7, lr}
 800d7c2:	b08e      	sub	sp, #56	@ 0x38
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	6078      	str	r0, [r7, #4]
 800d7c8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800d7ca:	2300      	movs	r3, #0
 800d7cc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d7d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d10b      	bne.n	800d7f4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800d7dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7e0:	f383 8811 	msr	BASEPRI, r3
 800d7e4:	f3bf 8f6f 	isb	sy
 800d7e8:	f3bf 8f4f 	dsb	sy
 800d7ec:	623b      	str	r3, [r7, #32]
}
 800d7ee:	bf00      	nop
 800d7f0:	bf00      	nop
 800d7f2:	e7fd      	b.n	800d7f0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d7f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d00b      	beq.n	800d814 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800d7fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d800:	f383 8811 	msr	BASEPRI, r3
 800d804:	f3bf 8f6f 	isb	sy
 800d808:	f3bf 8f4f 	dsb	sy
 800d80c:	61fb      	str	r3, [r7, #28]
}
 800d80e:	bf00      	nop
 800d810:	bf00      	nop
 800d812:	e7fd      	b.n	800d810 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d814:	f001 fa6e 	bl	800ecf4 <xTaskGetSchedulerState>
 800d818:	4603      	mov	r3, r0
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d102      	bne.n	800d824 <xQueueSemaphoreTake+0x64>
 800d81e:	683b      	ldr	r3, [r7, #0]
 800d820:	2b00      	cmp	r3, #0
 800d822:	d101      	bne.n	800d828 <xQueueSemaphoreTake+0x68>
 800d824:	2301      	movs	r3, #1
 800d826:	e000      	b.n	800d82a <xQueueSemaphoreTake+0x6a>
 800d828:	2300      	movs	r3, #0
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d10b      	bne.n	800d846 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800d82e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d832:	f383 8811 	msr	BASEPRI, r3
 800d836:	f3bf 8f6f 	isb	sy
 800d83a:	f3bf 8f4f 	dsb	sy
 800d83e:	61bb      	str	r3, [r7, #24]
}
 800d840:	bf00      	nop
 800d842:	bf00      	nop
 800d844:	e7fd      	b.n	800d842 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d846:	f002 f8bf 	bl	800f9c8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800d84a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d84c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d84e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800d850:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d852:	2b00      	cmp	r3, #0
 800d854:	d024      	beq.n	800d8a0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800d856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d858:	1e5a      	subs	r2, r3, #1
 800d85a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d85c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d85e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	2b00      	cmp	r3, #0
 800d864:	d104      	bne.n	800d870 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800d866:	f001 fbbf 	bl	800efe8 <pvTaskIncrementMutexHeldCount>
 800d86a:	4602      	mov	r2, r0
 800d86c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d86e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d870:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d872:	691b      	ldr	r3, [r3, #16]
 800d874:	2b00      	cmp	r3, #0
 800d876:	d00f      	beq.n	800d898 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d87a:	3310      	adds	r3, #16
 800d87c:	4618      	mov	r0, r3
 800d87e:	f001 f873 	bl	800e968 <xTaskRemoveFromEventList>
 800d882:	4603      	mov	r3, r0
 800d884:	2b00      	cmp	r3, #0
 800d886:	d007      	beq.n	800d898 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d888:	4b54      	ldr	r3, [pc, #336]	@ (800d9dc <xQueueSemaphoreTake+0x21c>)
 800d88a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d88e:	601a      	str	r2, [r3, #0]
 800d890:	f3bf 8f4f 	dsb	sy
 800d894:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d898:	f002 f8c8 	bl	800fa2c <vPortExitCritical>
				return pdPASS;
 800d89c:	2301      	movs	r3, #1
 800d89e:	e098      	b.n	800d9d2 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d8a0:	683b      	ldr	r3, [r7, #0]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d112      	bne.n	800d8cc <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800d8a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d00b      	beq.n	800d8c4 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800d8ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8b0:	f383 8811 	msr	BASEPRI, r3
 800d8b4:	f3bf 8f6f 	isb	sy
 800d8b8:	f3bf 8f4f 	dsb	sy
 800d8bc:	617b      	str	r3, [r7, #20]
}
 800d8be:	bf00      	nop
 800d8c0:	bf00      	nop
 800d8c2:	e7fd      	b.n	800d8c0 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800d8c4:	f002 f8b2 	bl	800fa2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	e082      	b.n	800d9d2 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d8cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d106      	bne.n	800d8e0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d8d2:	f107 030c 	add.w	r3, r7, #12
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f001 f8aa 	bl	800ea30 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d8dc:	2301      	movs	r3, #1
 800d8de:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d8e0:	f002 f8a4 	bl	800fa2c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d8e4:	f000 fe12 	bl	800e50c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d8e8:	f002 f86e 	bl	800f9c8 <vPortEnterCritical>
 800d8ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8ee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d8f2:	b25b      	sxtb	r3, r3
 800d8f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8f8:	d103      	bne.n	800d902 <xQueueSemaphoreTake+0x142>
 800d8fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d904:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d908:	b25b      	sxtb	r3, r3
 800d90a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d90e:	d103      	bne.n	800d918 <xQueueSemaphoreTake+0x158>
 800d910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d912:	2200      	movs	r2, #0
 800d914:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d918:	f002 f888 	bl	800fa2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d91c:	463a      	mov	r2, r7
 800d91e:	f107 030c 	add.w	r3, r7, #12
 800d922:	4611      	mov	r1, r2
 800d924:	4618      	mov	r0, r3
 800d926:	f001 f899 	bl	800ea5c <xTaskCheckForTimeOut>
 800d92a:	4603      	mov	r3, r0
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d132      	bne.n	800d996 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d930:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d932:	f000 f9f5 	bl	800dd20 <prvIsQueueEmpty>
 800d936:	4603      	mov	r3, r0
 800d938:	2b00      	cmp	r3, #0
 800d93a:	d026      	beq.n	800d98a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d93c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	2b00      	cmp	r3, #0
 800d942:	d109      	bne.n	800d958 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800d944:	f002 f840 	bl	800f9c8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d948:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d94a:	689b      	ldr	r3, [r3, #8]
 800d94c:	4618      	mov	r0, r3
 800d94e:	f001 f9ef 	bl	800ed30 <xTaskPriorityInherit>
 800d952:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800d954:	f002 f86a 	bl	800fa2c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d95a:	3324      	adds	r3, #36	@ 0x24
 800d95c:	683a      	ldr	r2, [r7, #0]
 800d95e:	4611      	mov	r1, r2
 800d960:	4618      	mov	r0, r3
 800d962:	f000 ffaf 	bl	800e8c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d966:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d968:	f000 f988 	bl	800dc7c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d96c:	f000 fddc 	bl	800e528 <xTaskResumeAll>
 800d970:	4603      	mov	r3, r0
 800d972:	2b00      	cmp	r3, #0
 800d974:	f47f af67 	bne.w	800d846 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800d978:	4b18      	ldr	r3, [pc, #96]	@ (800d9dc <xQueueSemaphoreTake+0x21c>)
 800d97a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d97e:	601a      	str	r2, [r3, #0]
 800d980:	f3bf 8f4f 	dsb	sy
 800d984:	f3bf 8f6f 	isb	sy
 800d988:	e75d      	b.n	800d846 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800d98a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d98c:	f000 f976 	bl	800dc7c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d990:	f000 fdca 	bl	800e528 <xTaskResumeAll>
 800d994:	e757      	b.n	800d846 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800d996:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d998:	f000 f970 	bl	800dc7c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d99c:	f000 fdc4 	bl	800e528 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d9a0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d9a2:	f000 f9bd 	bl	800dd20 <prvIsQueueEmpty>
 800d9a6:	4603      	mov	r3, r0
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	f43f af4c 	beq.w	800d846 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800d9ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d00d      	beq.n	800d9d0 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800d9b4:	f002 f808 	bl	800f9c8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800d9b8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d9ba:	f000 f8b7 	bl	800db2c <prvGetDisinheritPriorityAfterTimeout>
 800d9be:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800d9c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9c2:	689b      	ldr	r3, [r3, #8]
 800d9c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d9c6:	4618      	mov	r0, r3
 800d9c8:	f001 fa8a 	bl	800eee0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800d9cc:	f002 f82e 	bl	800fa2c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d9d0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	3738      	adds	r7, #56	@ 0x38
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	bd80      	pop	{r7, pc}
 800d9da:	bf00      	nop
 800d9dc:	e000ed04 	.word	0xe000ed04

0800d9e0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d9e0:	b580      	push	{r7, lr}
 800d9e2:	b08e      	sub	sp, #56	@ 0x38
 800d9e4:	af00      	add	r7, sp, #0
 800d9e6:	60f8      	str	r0, [r7, #12]
 800d9e8:	60b9      	str	r1, [r7, #8]
 800d9ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d9f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d10b      	bne.n	800da0e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800d9f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9fa:	f383 8811 	msr	BASEPRI, r3
 800d9fe:	f3bf 8f6f 	isb	sy
 800da02:	f3bf 8f4f 	dsb	sy
 800da06:	623b      	str	r3, [r7, #32]
}
 800da08:	bf00      	nop
 800da0a:	bf00      	nop
 800da0c:	e7fd      	b.n	800da0a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800da0e:	68bb      	ldr	r3, [r7, #8]
 800da10:	2b00      	cmp	r3, #0
 800da12:	d103      	bne.n	800da1c <xQueueReceiveFromISR+0x3c>
 800da14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d101      	bne.n	800da20 <xQueueReceiveFromISR+0x40>
 800da1c:	2301      	movs	r3, #1
 800da1e:	e000      	b.n	800da22 <xQueueReceiveFromISR+0x42>
 800da20:	2300      	movs	r3, #0
 800da22:	2b00      	cmp	r3, #0
 800da24:	d10b      	bne.n	800da3e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800da26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da2a:	f383 8811 	msr	BASEPRI, r3
 800da2e:	f3bf 8f6f 	isb	sy
 800da32:	f3bf 8f4f 	dsb	sy
 800da36:	61fb      	str	r3, [r7, #28]
}
 800da38:	bf00      	nop
 800da3a:	bf00      	nop
 800da3c:	e7fd      	b.n	800da3a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800da3e:	f002 f8a3 	bl	800fb88 <vPortValidateInterruptPriority>
	__asm volatile
 800da42:	f3ef 8211 	mrs	r2, BASEPRI
 800da46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da4a:	f383 8811 	msr	BASEPRI, r3
 800da4e:	f3bf 8f6f 	isb	sy
 800da52:	f3bf 8f4f 	dsb	sy
 800da56:	61ba      	str	r2, [r7, #24]
 800da58:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800da5a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800da5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800da5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da62:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800da64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da66:	2b00      	cmp	r3, #0
 800da68:	d02f      	beq.n	800daca <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800da6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800da70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800da74:	68b9      	ldr	r1, [r7, #8]
 800da76:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800da78:	f000 f8da 	bl	800dc30 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800da7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da7e:	1e5a      	subs	r2, r3, #1
 800da80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da82:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800da84:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800da88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da8c:	d112      	bne.n	800dab4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800da8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da90:	691b      	ldr	r3, [r3, #16]
 800da92:	2b00      	cmp	r3, #0
 800da94:	d016      	beq.n	800dac4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800da96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da98:	3310      	adds	r3, #16
 800da9a:	4618      	mov	r0, r3
 800da9c:	f000 ff64 	bl	800e968 <xTaskRemoveFromEventList>
 800daa0:	4603      	mov	r3, r0
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d00e      	beq.n	800dac4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d00b      	beq.n	800dac4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	2201      	movs	r2, #1
 800dab0:	601a      	str	r2, [r3, #0]
 800dab2:	e007      	b.n	800dac4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800dab4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dab8:	3301      	adds	r3, #1
 800daba:	b2db      	uxtb	r3, r3
 800dabc:	b25a      	sxtb	r2, r3
 800dabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dac0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800dac4:	2301      	movs	r3, #1
 800dac6:	637b      	str	r3, [r7, #52]	@ 0x34
 800dac8:	e001      	b.n	800dace <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800daca:	2300      	movs	r3, #0
 800dacc:	637b      	str	r3, [r7, #52]	@ 0x34
 800dace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dad0:	613b      	str	r3, [r7, #16]
	__asm volatile
 800dad2:	693b      	ldr	r3, [r7, #16]
 800dad4:	f383 8811 	msr	BASEPRI, r3
}
 800dad8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800dada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800dadc:	4618      	mov	r0, r3
 800dade:	3738      	adds	r7, #56	@ 0x38
 800dae0:	46bd      	mov	sp, r7
 800dae2:	bd80      	pop	{r7, pc}

0800dae4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800dae4:	b580      	push	{r7, lr}
 800dae6:	b084      	sub	sp, #16
 800dae8:	af00      	add	r7, sp, #0
 800daea:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d10b      	bne.n	800db0e <vQueueDelete+0x2a>
	__asm volatile
 800daf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dafa:	f383 8811 	msr	BASEPRI, r3
 800dafe:	f3bf 8f6f 	isb	sy
 800db02:	f3bf 8f4f 	dsb	sy
 800db06:	60bb      	str	r3, [r7, #8]
}
 800db08:	bf00      	nop
 800db0a:	bf00      	nop
 800db0c:	e7fd      	b.n	800db0a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800db0e:	68f8      	ldr	r0, [r7, #12]
 800db10:	f000 f95e 	bl	800ddd0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d102      	bne.n	800db24 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800db1e:	68f8      	ldr	r0, [r7, #12]
 800db20:	f002 f942 	bl	800fda8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800db24:	bf00      	nop
 800db26:	3710      	adds	r7, #16
 800db28:	46bd      	mov	sp, r7
 800db2a:	bd80      	pop	{r7, pc}

0800db2c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800db2c:	b480      	push	{r7}
 800db2e:	b085      	sub	sp, #20
 800db30:	af00      	add	r7, sp, #0
 800db32:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d006      	beq.n	800db4a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800db46:	60fb      	str	r3, [r7, #12]
 800db48:	e001      	b.n	800db4e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800db4a:	2300      	movs	r3, #0
 800db4c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800db4e:	68fb      	ldr	r3, [r7, #12]
	}
 800db50:	4618      	mov	r0, r3
 800db52:	3714      	adds	r7, #20
 800db54:	46bd      	mov	sp, r7
 800db56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db5a:	4770      	bx	lr

0800db5c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b086      	sub	sp, #24
 800db60:	af00      	add	r7, sp, #0
 800db62:	60f8      	str	r0, [r7, #12]
 800db64:	60b9      	str	r1, [r7, #8]
 800db66:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800db68:	2300      	movs	r3, #0
 800db6a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db70:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db76:	2b00      	cmp	r3, #0
 800db78:	d10d      	bne.n	800db96 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	2b00      	cmp	r3, #0
 800db80:	d14d      	bne.n	800dc1e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	689b      	ldr	r3, [r3, #8]
 800db86:	4618      	mov	r0, r3
 800db88:	f001 f93a 	bl	800ee00 <xTaskPriorityDisinherit>
 800db8c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	2200      	movs	r2, #0
 800db92:	609a      	str	r2, [r3, #8]
 800db94:	e043      	b.n	800dc1e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d119      	bne.n	800dbd0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	6858      	ldr	r0, [r3, #4]
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dba4:	461a      	mov	r2, r3
 800dba6:	68b9      	ldr	r1, [r7, #8]
 800dba8:	f004 fb4b 	bl	8012242 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	685a      	ldr	r2, [r3, #4]
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbb4:	441a      	add	r2, r3
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	685a      	ldr	r2, [r3, #4]
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	689b      	ldr	r3, [r3, #8]
 800dbc2:	429a      	cmp	r2, r3
 800dbc4:	d32b      	bcc.n	800dc1e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	681a      	ldr	r2, [r3, #0]
 800dbca:	68fb      	ldr	r3, [r7, #12]
 800dbcc:	605a      	str	r2, [r3, #4]
 800dbce:	e026      	b.n	800dc1e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	68d8      	ldr	r0, [r3, #12]
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbd8:	461a      	mov	r2, r3
 800dbda:	68b9      	ldr	r1, [r7, #8]
 800dbdc:	f004 fb31 	bl	8012242 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	68da      	ldr	r2, [r3, #12]
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dbe8:	425b      	negs	r3, r3
 800dbea:	441a      	add	r2, r3
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	68da      	ldr	r2, [r3, #12]
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	429a      	cmp	r2, r3
 800dbfa:	d207      	bcs.n	800dc0c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	689a      	ldr	r2, [r3, #8]
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc04:	425b      	negs	r3, r3
 800dc06:	441a      	add	r2, r3
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	2b02      	cmp	r3, #2
 800dc10:	d105      	bne.n	800dc1e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dc12:	693b      	ldr	r3, [r7, #16]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d002      	beq.n	800dc1e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800dc18:	693b      	ldr	r3, [r7, #16]
 800dc1a:	3b01      	subs	r3, #1
 800dc1c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dc1e:	693b      	ldr	r3, [r7, #16]
 800dc20:	1c5a      	adds	r2, r3, #1
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800dc26:	697b      	ldr	r3, [r7, #20]
}
 800dc28:	4618      	mov	r0, r3
 800dc2a:	3718      	adds	r7, #24
 800dc2c:	46bd      	mov	sp, r7
 800dc2e:	bd80      	pop	{r7, pc}

0800dc30 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800dc30:	b580      	push	{r7, lr}
 800dc32:	b082      	sub	sp, #8
 800dc34:	af00      	add	r7, sp, #0
 800dc36:	6078      	str	r0, [r7, #4]
 800dc38:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d018      	beq.n	800dc74 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	68da      	ldr	r2, [r3, #12]
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc4a:	441a      	add	r2, r3
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	68da      	ldr	r2, [r3, #12]
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	689b      	ldr	r3, [r3, #8]
 800dc58:	429a      	cmp	r2, r3
 800dc5a:	d303      	bcc.n	800dc64 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681a      	ldr	r2, [r3, #0]
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	68d9      	ldr	r1, [r3, #12]
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc6c:	461a      	mov	r2, r3
 800dc6e:	6838      	ldr	r0, [r7, #0]
 800dc70:	f004 fae7 	bl	8012242 <memcpy>
	}
}
 800dc74:	bf00      	nop
 800dc76:	3708      	adds	r7, #8
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	bd80      	pop	{r7, pc}

0800dc7c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800dc7c:	b580      	push	{r7, lr}
 800dc7e:	b084      	sub	sp, #16
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800dc84:	f001 fea0 	bl	800f9c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dc8e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dc90:	e011      	b.n	800dcb6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d012      	beq.n	800dcc0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	3324      	adds	r3, #36	@ 0x24
 800dc9e:	4618      	mov	r0, r3
 800dca0:	f000 fe62 	bl	800e968 <xTaskRemoveFromEventList>
 800dca4:	4603      	mov	r3, r0
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d001      	beq.n	800dcae <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800dcaa:	f000 ff3b 	bl	800eb24 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800dcae:	7bfb      	ldrb	r3, [r7, #15]
 800dcb0:	3b01      	subs	r3, #1
 800dcb2:	b2db      	uxtb	r3, r3
 800dcb4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dcb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	dce9      	bgt.n	800dc92 <prvUnlockQueue+0x16>
 800dcbe:	e000      	b.n	800dcc2 <prvUnlockQueue+0x46>
					break;
 800dcc0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	22ff      	movs	r2, #255	@ 0xff
 800dcc6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800dcca:	f001 feaf 	bl	800fa2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800dcce:	f001 fe7b 	bl	800f9c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dcd8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dcda:	e011      	b.n	800dd00 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	691b      	ldr	r3, [r3, #16]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d012      	beq.n	800dd0a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	3310      	adds	r3, #16
 800dce8:	4618      	mov	r0, r3
 800dcea:	f000 fe3d 	bl	800e968 <xTaskRemoveFromEventList>
 800dcee:	4603      	mov	r3, r0
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d001      	beq.n	800dcf8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800dcf4:	f000 ff16 	bl	800eb24 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800dcf8:	7bbb      	ldrb	r3, [r7, #14]
 800dcfa:	3b01      	subs	r3, #1
 800dcfc:	b2db      	uxtb	r3, r3
 800dcfe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dd00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	dce9      	bgt.n	800dcdc <prvUnlockQueue+0x60>
 800dd08:	e000      	b.n	800dd0c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800dd0a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	22ff      	movs	r2, #255	@ 0xff
 800dd10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800dd14:	f001 fe8a 	bl	800fa2c <vPortExitCritical>
}
 800dd18:	bf00      	nop
 800dd1a:	3710      	adds	r7, #16
 800dd1c:	46bd      	mov	sp, r7
 800dd1e:	bd80      	pop	{r7, pc}

0800dd20 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b084      	sub	sp, #16
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dd28:	f001 fe4e 	bl	800f9c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d102      	bne.n	800dd3a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800dd34:	2301      	movs	r3, #1
 800dd36:	60fb      	str	r3, [r7, #12]
 800dd38:	e001      	b.n	800dd3e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800dd3a:	2300      	movs	r3, #0
 800dd3c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dd3e:	f001 fe75 	bl	800fa2c <vPortExitCritical>

	return xReturn;
 800dd42:	68fb      	ldr	r3, [r7, #12]
}
 800dd44:	4618      	mov	r0, r3
 800dd46:	3710      	adds	r7, #16
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bd80      	pop	{r7, pc}

0800dd4c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	b084      	sub	sp, #16
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dd54:	f001 fe38 	bl	800f9c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd60:	429a      	cmp	r2, r3
 800dd62:	d102      	bne.n	800dd6a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800dd64:	2301      	movs	r3, #1
 800dd66:	60fb      	str	r3, [r7, #12]
 800dd68:	e001      	b.n	800dd6e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dd6e:	f001 fe5d 	bl	800fa2c <vPortExitCritical>

	return xReturn;
 800dd72:	68fb      	ldr	r3, [r7, #12]
}
 800dd74:	4618      	mov	r0, r3
 800dd76:	3710      	adds	r7, #16
 800dd78:	46bd      	mov	sp, r7
 800dd7a:	bd80      	pop	{r7, pc}

0800dd7c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800dd7c:	b480      	push	{r7}
 800dd7e:	b085      	sub	sp, #20
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	6078      	str	r0, [r7, #4]
 800dd84:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800dd86:	2300      	movs	r3, #0
 800dd88:	60fb      	str	r3, [r7, #12]
 800dd8a:	e014      	b.n	800ddb6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800dd8c:	4a0f      	ldr	r2, [pc, #60]	@ (800ddcc <vQueueAddToRegistry+0x50>)
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d10b      	bne.n	800ddb0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800dd98:	490c      	ldr	r1, [pc, #48]	@ (800ddcc <vQueueAddToRegistry+0x50>)
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	683a      	ldr	r2, [r7, #0]
 800dd9e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800dda2:	4a0a      	ldr	r2, [pc, #40]	@ (800ddcc <vQueueAddToRegistry+0x50>)
 800dda4:	68fb      	ldr	r3, [r7, #12]
 800dda6:	00db      	lsls	r3, r3, #3
 800dda8:	4413      	add	r3, r2
 800ddaa:	687a      	ldr	r2, [r7, #4]
 800ddac:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ddae:	e006      	b.n	800ddbe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ddb0:	68fb      	ldr	r3, [r7, #12]
 800ddb2:	3301      	adds	r3, #1
 800ddb4:	60fb      	str	r3, [r7, #12]
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	2b07      	cmp	r3, #7
 800ddba:	d9e7      	bls.n	800dd8c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ddbc:	bf00      	nop
 800ddbe:	bf00      	nop
 800ddc0:	3714      	adds	r7, #20
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc8:	4770      	bx	lr
 800ddca:	bf00      	nop
 800ddcc:	2000139c 	.word	0x2000139c

0800ddd0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800ddd0:	b480      	push	{r7}
 800ddd2:	b085      	sub	sp, #20
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ddd8:	2300      	movs	r3, #0
 800ddda:	60fb      	str	r3, [r7, #12]
 800dddc:	e016      	b.n	800de0c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800ddde:	4a10      	ldr	r2, [pc, #64]	@ (800de20 <vQueueUnregisterQueue+0x50>)
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	00db      	lsls	r3, r3, #3
 800dde4:	4413      	add	r3, r2
 800dde6:	685b      	ldr	r3, [r3, #4]
 800dde8:	687a      	ldr	r2, [r7, #4]
 800ddea:	429a      	cmp	r2, r3
 800ddec:	d10b      	bne.n	800de06 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800ddee:	4a0c      	ldr	r2, [pc, #48]	@ (800de20 <vQueueUnregisterQueue+0x50>)
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	2100      	movs	r1, #0
 800ddf4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800ddf8:	4a09      	ldr	r2, [pc, #36]	@ (800de20 <vQueueUnregisterQueue+0x50>)
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	00db      	lsls	r3, r3, #3
 800ddfe:	4413      	add	r3, r2
 800de00:	2200      	movs	r2, #0
 800de02:	605a      	str	r2, [r3, #4]
				break;
 800de04:	e006      	b.n	800de14 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	3301      	adds	r3, #1
 800de0a:	60fb      	str	r3, [r7, #12]
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	2b07      	cmp	r3, #7
 800de10:	d9e5      	bls.n	800ddde <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800de12:	bf00      	nop
 800de14:	bf00      	nop
 800de16:	3714      	adds	r7, #20
 800de18:	46bd      	mov	sp, r7
 800de1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1e:	4770      	bx	lr
 800de20:	2000139c 	.word	0x2000139c

0800de24 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800de24:	b580      	push	{r7, lr}
 800de26:	b086      	sub	sp, #24
 800de28:	af00      	add	r7, sp, #0
 800de2a:	60f8      	str	r0, [r7, #12]
 800de2c:	60b9      	str	r1, [r7, #8]
 800de2e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800de34:	f001 fdc8 	bl	800f9c8 <vPortEnterCritical>
 800de38:	697b      	ldr	r3, [r7, #20]
 800de3a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800de3e:	b25b      	sxtb	r3, r3
 800de40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de44:	d103      	bne.n	800de4e <vQueueWaitForMessageRestricted+0x2a>
 800de46:	697b      	ldr	r3, [r7, #20]
 800de48:	2200      	movs	r2, #0
 800de4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800de4e:	697b      	ldr	r3, [r7, #20]
 800de50:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800de54:	b25b      	sxtb	r3, r3
 800de56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de5a:	d103      	bne.n	800de64 <vQueueWaitForMessageRestricted+0x40>
 800de5c:	697b      	ldr	r3, [r7, #20]
 800de5e:	2200      	movs	r2, #0
 800de60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800de64:	f001 fde2 	bl	800fa2c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800de68:	697b      	ldr	r3, [r7, #20]
 800de6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d106      	bne.n	800de7e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800de70:	697b      	ldr	r3, [r7, #20]
 800de72:	3324      	adds	r3, #36	@ 0x24
 800de74:	687a      	ldr	r2, [r7, #4]
 800de76:	68b9      	ldr	r1, [r7, #8]
 800de78:	4618      	mov	r0, r3
 800de7a:	f000 fd49 	bl	800e910 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800de7e:	6978      	ldr	r0, [r7, #20]
 800de80:	f7ff fefc 	bl	800dc7c <prvUnlockQueue>
	}
 800de84:	bf00      	nop
 800de86:	3718      	adds	r7, #24
 800de88:	46bd      	mov	sp, r7
 800de8a:	bd80      	pop	{r7, pc}

0800de8c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800de8c:	b580      	push	{r7, lr}
 800de8e:	b08e      	sub	sp, #56	@ 0x38
 800de90:	af04      	add	r7, sp, #16
 800de92:	60f8      	str	r0, [r7, #12]
 800de94:	60b9      	str	r1, [r7, #8]
 800de96:	607a      	str	r2, [r7, #4]
 800de98:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800de9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d10b      	bne.n	800deb8 <xTaskCreateStatic+0x2c>
	__asm volatile
 800dea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dea4:	f383 8811 	msr	BASEPRI, r3
 800dea8:	f3bf 8f6f 	isb	sy
 800deac:	f3bf 8f4f 	dsb	sy
 800deb0:	623b      	str	r3, [r7, #32]
}
 800deb2:	bf00      	nop
 800deb4:	bf00      	nop
 800deb6:	e7fd      	b.n	800deb4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800deb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800deba:	2b00      	cmp	r3, #0
 800debc:	d10b      	bne.n	800ded6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800debe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dec2:	f383 8811 	msr	BASEPRI, r3
 800dec6:	f3bf 8f6f 	isb	sy
 800deca:	f3bf 8f4f 	dsb	sy
 800dece:	61fb      	str	r3, [r7, #28]
}
 800ded0:	bf00      	nop
 800ded2:	bf00      	nop
 800ded4:	e7fd      	b.n	800ded2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ded6:	23a8      	movs	r3, #168	@ 0xa8
 800ded8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800deda:	693b      	ldr	r3, [r7, #16]
 800dedc:	2ba8      	cmp	r3, #168	@ 0xa8
 800dede:	d00b      	beq.n	800def8 <xTaskCreateStatic+0x6c>
	__asm volatile
 800dee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dee4:	f383 8811 	msr	BASEPRI, r3
 800dee8:	f3bf 8f6f 	isb	sy
 800deec:	f3bf 8f4f 	dsb	sy
 800def0:	61bb      	str	r3, [r7, #24]
}
 800def2:	bf00      	nop
 800def4:	bf00      	nop
 800def6:	e7fd      	b.n	800def4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800def8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800defa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800defc:	2b00      	cmp	r3, #0
 800defe:	d01e      	beq.n	800df3e <xTaskCreateStatic+0xb2>
 800df00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df02:	2b00      	cmp	r3, #0
 800df04:	d01b      	beq.n	800df3e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800df06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df08:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800df0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800df0e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800df10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df12:	2202      	movs	r2, #2
 800df14:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800df18:	2300      	movs	r3, #0
 800df1a:	9303      	str	r3, [sp, #12]
 800df1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df1e:	9302      	str	r3, [sp, #8]
 800df20:	f107 0314 	add.w	r3, r7, #20
 800df24:	9301      	str	r3, [sp, #4]
 800df26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df28:	9300      	str	r3, [sp, #0]
 800df2a:	683b      	ldr	r3, [r7, #0]
 800df2c:	687a      	ldr	r2, [r7, #4]
 800df2e:	68b9      	ldr	r1, [r7, #8]
 800df30:	68f8      	ldr	r0, [r7, #12]
 800df32:	f000 f851 	bl	800dfd8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800df36:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800df38:	f000 f8f6 	bl	800e128 <prvAddNewTaskToReadyList>
 800df3c:	e001      	b.n	800df42 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800df3e:	2300      	movs	r3, #0
 800df40:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800df42:	697b      	ldr	r3, [r7, #20]
	}
 800df44:	4618      	mov	r0, r3
 800df46:	3728      	adds	r7, #40	@ 0x28
 800df48:	46bd      	mov	sp, r7
 800df4a:	bd80      	pop	{r7, pc}

0800df4c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800df4c:	b580      	push	{r7, lr}
 800df4e:	b08c      	sub	sp, #48	@ 0x30
 800df50:	af04      	add	r7, sp, #16
 800df52:	60f8      	str	r0, [r7, #12]
 800df54:	60b9      	str	r1, [r7, #8]
 800df56:	603b      	str	r3, [r7, #0]
 800df58:	4613      	mov	r3, r2
 800df5a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800df5c:	88fb      	ldrh	r3, [r7, #6]
 800df5e:	009b      	lsls	r3, r3, #2
 800df60:	4618      	mov	r0, r3
 800df62:	f001 fe53 	bl	800fc0c <pvPortMalloc>
 800df66:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800df68:	697b      	ldr	r3, [r7, #20]
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	d00e      	beq.n	800df8c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800df6e:	20a8      	movs	r0, #168	@ 0xa8
 800df70:	f001 fe4c 	bl	800fc0c <pvPortMalloc>
 800df74:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800df76:	69fb      	ldr	r3, [r7, #28]
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d003      	beq.n	800df84 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800df7c:	69fb      	ldr	r3, [r7, #28]
 800df7e:	697a      	ldr	r2, [r7, #20]
 800df80:	631a      	str	r2, [r3, #48]	@ 0x30
 800df82:	e005      	b.n	800df90 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800df84:	6978      	ldr	r0, [r7, #20]
 800df86:	f001 ff0f 	bl	800fda8 <vPortFree>
 800df8a:	e001      	b.n	800df90 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800df8c:	2300      	movs	r3, #0
 800df8e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800df90:	69fb      	ldr	r3, [r7, #28]
 800df92:	2b00      	cmp	r3, #0
 800df94:	d017      	beq.n	800dfc6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800df96:	69fb      	ldr	r3, [r7, #28]
 800df98:	2200      	movs	r2, #0
 800df9a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800df9e:	88fa      	ldrh	r2, [r7, #6]
 800dfa0:	2300      	movs	r3, #0
 800dfa2:	9303      	str	r3, [sp, #12]
 800dfa4:	69fb      	ldr	r3, [r7, #28]
 800dfa6:	9302      	str	r3, [sp, #8]
 800dfa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfaa:	9301      	str	r3, [sp, #4]
 800dfac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfae:	9300      	str	r3, [sp, #0]
 800dfb0:	683b      	ldr	r3, [r7, #0]
 800dfb2:	68b9      	ldr	r1, [r7, #8]
 800dfb4:	68f8      	ldr	r0, [r7, #12]
 800dfb6:	f000 f80f 	bl	800dfd8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800dfba:	69f8      	ldr	r0, [r7, #28]
 800dfbc:	f000 f8b4 	bl	800e128 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800dfc0:	2301      	movs	r3, #1
 800dfc2:	61bb      	str	r3, [r7, #24]
 800dfc4:	e002      	b.n	800dfcc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800dfc6:	f04f 33ff 	mov.w	r3, #4294967295
 800dfca:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800dfcc:	69bb      	ldr	r3, [r7, #24]
	}
 800dfce:	4618      	mov	r0, r3
 800dfd0:	3720      	adds	r7, #32
 800dfd2:	46bd      	mov	sp, r7
 800dfd4:	bd80      	pop	{r7, pc}
	...

0800dfd8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b088      	sub	sp, #32
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	60f8      	str	r0, [r7, #12]
 800dfe0:	60b9      	str	r1, [r7, #8]
 800dfe2:	607a      	str	r2, [r7, #4]
 800dfe4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800dfe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dfe8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	009b      	lsls	r3, r3, #2
 800dfee:	461a      	mov	r2, r3
 800dff0:	21a5      	movs	r1, #165	@ 0xa5
 800dff2:	f003 ffab 	bl	8011f4c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800dff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dff8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800e000:	3b01      	subs	r3, #1
 800e002:	009b      	lsls	r3, r3, #2
 800e004:	4413      	add	r3, r2
 800e006:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e008:	69bb      	ldr	r3, [r7, #24]
 800e00a:	f023 0307 	bic.w	r3, r3, #7
 800e00e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e010:	69bb      	ldr	r3, [r7, #24]
 800e012:	f003 0307 	and.w	r3, r3, #7
 800e016:	2b00      	cmp	r3, #0
 800e018:	d00b      	beq.n	800e032 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800e01a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e01e:	f383 8811 	msr	BASEPRI, r3
 800e022:	f3bf 8f6f 	isb	sy
 800e026:	f3bf 8f4f 	dsb	sy
 800e02a:	617b      	str	r3, [r7, #20]
}
 800e02c:	bf00      	nop
 800e02e:	bf00      	nop
 800e030:	e7fd      	b.n	800e02e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e032:	68bb      	ldr	r3, [r7, #8]
 800e034:	2b00      	cmp	r3, #0
 800e036:	d01f      	beq.n	800e078 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e038:	2300      	movs	r3, #0
 800e03a:	61fb      	str	r3, [r7, #28]
 800e03c:	e012      	b.n	800e064 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e03e:	68ba      	ldr	r2, [r7, #8]
 800e040:	69fb      	ldr	r3, [r7, #28]
 800e042:	4413      	add	r3, r2
 800e044:	7819      	ldrb	r1, [r3, #0]
 800e046:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e048:	69fb      	ldr	r3, [r7, #28]
 800e04a:	4413      	add	r3, r2
 800e04c:	3334      	adds	r3, #52	@ 0x34
 800e04e:	460a      	mov	r2, r1
 800e050:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e052:	68ba      	ldr	r2, [r7, #8]
 800e054:	69fb      	ldr	r3, [r7, #28]
 800e056:	4413      	add	r3, r2
 800e058:	781b      	ldrb	r3, [r3, #0]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d006      	beq.n	800e06c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e05e:	69fb      	ldr	r3, [r7, #28]
 800e060:	3301      	adds	r3, #1
 800e062:	61fb      	str	r3, [r7, #28]
 800e064:	69fb      	ldr	r3, [r7, #28]
 800e066:	2b0f      	cmp	r3, #15
 800e068:	d9e9      	bls.n	800e03e <prvInitialiseNewTask+0x66>
 800e06a:	e000      	b.n	800e06e <prvInitialiseNewTask+0x96>
			{
				break;
 800e06c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e06e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e070:	2200      	movs	r2, #0
 800e072:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e076:	e003      	b.n	800e080 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e07a:	2200      	movs	r2, #0
 800e07c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e082:	2b37      	cmp	r3, #55	@ 0x37
 800e084:	d901      	bls.n	800e08a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e086:	2337      	movs	r3, #55	@ 0x37
 800e088:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e08a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e08c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e08e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e092:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e094:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800e096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e098:	2200      	movs	r2, #0
 800e09a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e09c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e09e:	3304      	adds	r3, #4
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	f7fe fe33 	bl	800cd0c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e0a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0a8:	3318      	adds	r3, #24
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	f7fe fe2e 	bl	800cd0c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e0b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e0b4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e0b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800e0bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0be:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e0c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e0c4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e0c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0c8:	2200      	movs	r2, #0
 800e0ca:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0d0:	2200      	movs	r2, #0
 800e0d2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e0d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0d8:	3354      	adds	r3, #84	@ 0x54
 800e0da:	224c      	movs	r2, #76	@ 0x4c
 800e0dc:	2100      	movs	r1, #0
 800e0de:	4618      	mov	r0, r3
 800e0e0:	f003 ff34 	bl	8011f4c <memset>
 800e0e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0e6:	4a0d      	ldr	r2, [pc, #52]	@ (800e11c <prvInitialiseNewTask+0x144>)
 800e0e8:	659a      	str	r2, [r3, #88]	@ 0x58
 800e0ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0ec:	4a0c      	ldr	r2, [pc, #48]	@ (800e120 <prvInitialiseNewTask+0x148>)
 800e0ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 800e0f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0f2:	4a0c      	ldr	r2, [pc, #48]	@ (800e124 <prvInitialiseNewTask+0x14c>)
 800e0f4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e0f6:	683a      	ldr	r2, [r7, #0]
 800e0f8:	68f9      	ldr	r1, [r7, #12]
 800e0fa:	69b8      	ldr	r0, [r7, #24]
 800e0fc:	f001 fb36 	bl	800f76c <pxPortInitialiseStack>
 800e100:	4602      	mov	r2, r0
 800e102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e104:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d002      	beq.n	800e112 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e10c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e10e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e110:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e112:	bf00      	nop
 800e114:	3720      	adds	r7, #32
 800e116:	46bd      	mov	sp, r7
 800e118:	bd80      	pop	{r7, pc}
 800e11a:	bf00      	nop
 800e11c:	20005638 	.word	0x20005638
 800e120:	200056a0 	.word	0x200056a0
 800e124:	20005708 	.word	0x20005708

0800e128 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e128:	b580      	push	{r7, lr}
 800e12a:	b082      	sub	sp, #8
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e130:	f001 fc4a 	bl	800f9c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e134:	4b2d      	ldr	r3, [pc, #180]	@ (800e1ec <prvAddNewTaskToReadyList+0xc4>)
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	3301      	adds	r3, #1
 800e13a:	4a2c      	ldr	r2, [pc, #176]	@ (800e1ec <prvAddNewTaskToReadyList+0xc4>)
 800e13c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e13e:	4b2c      	ldr	r3, [pc, #176]	@ (800e1f0 <prvAddNewTaskToReadyList+0xc8>)
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	2b00      	cmp	r3, #0
 800e144:	d109      	bne.n	800e15a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e146:	4a2a      	ldr	r2, [pc, #168]	@ (800e1f0 <prvAddNewTaskToReadyList+0xc8>)
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e14c:	4b27      	ldr	r3, [pc, #156]	@ (800e1ec <prvAddNewTaskToReadyList+0xc4>)
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	2b01      	cmp	r3, #1
 800e152:	d110      	bne.n	800e176 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e154:	f000 fd0a 	bl	800eb6c <prvInitialiseTaskLists>
 800e158:	e00d      	b.n	800e176 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e15a:	4b26      	ldr	r3, [pc, #152]	@ (800e1f4 <prvAddNewTaskToReadyList+0xcc>)
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d109      	bne.n	800e176 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e162:	4b23      	ldr	r3, [pc, #140]	@ (800e1f0 <prvAddNewTaskToReadyList+0xc8>)
 800e164:	681b      	ldr	r3, [r3, #0]
 800e166:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e16c:	429a      	cmp	r2, r3
 800e16e:	d802      	bhi.n	800e176 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e170:	4a1f      	ldr	r2, [pc, #124]	@ (800e1f0 <prvAddNewTaskToReadyList+0xc8>)
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e176:	4b20      	ldr	r3, [pc, #128]	@ (800e1f8 <prvAddNewTaskToReadyList+0xd0>)
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	3301      	adds	r3, #1
 800e17c:	4a1e      	ldr	r2, [pc, #120]	@ (800e1f8 <prvAddNewTaskToReadyList+0xd0>)
 800e17e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e180:	4b1d      	ldr	r3, [pc, #116]	@ (800e1f8 <prvAddNewTaskToReadyList+0xd0>)
 800e182:	681a      	ldr	r2, [r3, #0]
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e18c:	4b1b      	ldr	r3, [pc, #108]	@ (800e1fc <prvAddNewTaskToReadyList+0xd4>)
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	429a      	cmp	r2, r3
 800e192:	d903      	bls.n	800e19c <prvAddNewTaskToReadyList+0x74>
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e198:	4a18      	ldr	r2, [pc, #96]	@ (800e1fc <prvAddNewTaskToReadyList+0xd4>)
 800e19a:	6013      	str	r3, [r2, #0]
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1a0:	4613      	mov	r3, r2
 800e1a2:	009b      	lsls	r3, r3, #2
 800e1a4:	4413      	add	r3, r2
 800e1a6:	009b      	lsls	r3, r3, #2
 800e1a8:	4a15      	ldr	r2, [pc, #84]	@ (800e200 <prvAddNewTaskToReadyList+0xd8>)
 800e1aa:	441a      	add	r2, r3
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	3304      	adds	r3, #4
 800e1b0:	4619      	mov	r1, r3
 800e1b2:	4610      	mov	r0, r2
 800e1b4:	f7fe fdb7 	bl	800cd26 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e1b8:	f001 fc38 	bl	800fa2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e1bc:	4b0d      	ldr	r3, [pc, #52]	@ (800e1f4 <prvAddNewTaskToReadyList+0xcc>)
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d00e      	beq.n	800e1e2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e1c4:	4b0a      	ldr	r3, [pc, #40]	@ (800e1f0 <prvAddNewTaskToReadyList+0xc8>)
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1ce:	429a      	cmp	r2, r3
 800e1d0:	d207      	bcs.n	800e1e2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e1d2:	4b0c      	ldr	r3, [pc, #48]	@ (800e204 <prvAddNewTaskToReadyList+0xdc>)
 800e1d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e1d8:	601a      	str	r2, [r3, #0]
 800e1da:	f3bf 8f4f 	dsb	sy
 800e1de:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e1e2:	bf00      	nop
 800e1e4:	3708      	adds	r7, #8
 800e1e6:	46bd      	mov	sp, r7
 800e1e8:	bd80      	pop	{r7, pc}
 800e1ea:	bf00      	nop
 800e1ec:	200018b0 	.word	0x200018b0
 800e1f0:	200013dc 	.word	0x200013dc
 800e1f4:	200018bc 	.word	0x200018bc
 800e1f8:	200018cc 	.word	0x200018cc
 800e1fc:	200018b8 	.word	0x200018b8
 800e200:	200013e0 	.word	0x200013e0
 800e204:	e000ed04 	.word	0xe000ed04

0800e208 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800e208:	b580      	push	{r7, lr}
 800e20a:	b084      	sub	sp, #16
 800e20c:	af00      	add	r7, sp, #0
 800e20e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800e210:	f001 fbda 	bl	800f9c8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	2b00      	cmp	r3, #0
 800e218:	d102      	bne.n	800e220 <vTaskDelete+0x18>
 800e21a:	4b2d      	ldr	r3, [pc, #180]	@ (800e2d0 <vTaskDelete+0xc8>)
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	e000      	b.n	800e222 <vTaskDelete+0x1a>
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	3304      	adds	r3, #4
 800e228:	4618      	mov	r0, r3
 800e22a:	f7fe fdd9 	bl	800cde0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e22e:	68fb      	ldr	r3, [r7, #12]
 800e230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e232:	2b00      	cmp	r3, #0
 800e234:	d004      	beq.n	800e240 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	3318      	adds	r3, #24
 800e23a:	4618      	mov	r0, r3
 800e23c:	f7fe fdd0 	bl	800cde0 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800e240:	4b24      	ldr	r3, [pc, #144]	@ (800e2d4 <vTaskDelete+0xcc>)
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	3301      	adds	r3, #1
 800e246:	4a23      	ldr	r2, [pc, #140]	@ (800e2d4 <vTaskDelete+0xcc>)
 800e248:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800e24a:	4b21      	ldr	r3, [pc, #132]	@ (800e2d0 <vTaskDelete+0xc8>)
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	68fa      	ldr	r2, [r7, #12]
 800e250:	429a      	cmp	r2, r3
 800e252:	d10b      	bne.n	800e26c <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	3304      	adds	r3, #4
 800e258:	4619      	mov	r1, r3
 800e25a:	481f      	ldr	r0, [pc, #124]	@ (800e2d8 <vTaskDelete+0xd0>)
 800e25c:	f7fe fd63 	bl	800cd26 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800e260:	4b1e      	ldr	r3, [pc, #120]	@ (800e2dc <vTaskDelete+0xd4>)
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	3301      	adds	r3, #1
 800e266:	4a1d      	ldr	r2, [pc, #116]	@ (800e2dc <vTaskDelete+0xd4>)
 800e268:	6013      	str	r3, [r2, #0]
 800e26a:	e009      	b.n	800e280 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800e26c:	4b1c      	ldr	r3, [pc, #112]	@ (800e2e0 <vTaskDelete+0xd8>)
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	3b01      	subs	r3, #1
 800e272:	4a1b      	ldr	r2, [pc, #108]	@ (800e2e0 <vTaskDelete+0xd8>)
 800e274:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800e276:	68f8      	ldr	r0, [r7, #12]
 800e278:	f000 fce6 	bl	800ec48 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800e27c:	f000 fd1a 	bl	800ecb4 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800e280:	f001 fbd4 	bl	800fa2c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800e284:	4b17      	ldr	r3, [pc, #92]	@ (800e2e4 <vTaskDelete+0xdc>)
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d01c      	beq.n	800e2c6 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 800e28c:	4b10      	ldr	r3, [pc, #64]	@ (800e2d0 <vTaskDelete+0xc8>)
 800e28e:	681b      	ldr	r3, [r3, #0]
 800e290:	68fa      	ldr	r2, [r7, #12]
 800e292:	429a      	cmp	r2, r3
 800e294:	d117      	bne.n	800e2c6 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800e296:	4b14      	ldr	r3, [pc, #80]	@ (800e2e8 <vTaskDelete+0xe0>)
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d00b      	beq.n	800e2b6 <vTaskDelete+0xae>
	__asm volatile
 800e29e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2a2:	f383 8811 	msr	BASEPRI, r3
 800e2a6:	f3bf 8f6f 	isb	sy
 800e2aa:	f3bf 8f4f 	dsb	sy
 800e2ae:	60bb      	str	r3, [r7, #8]
}
 800e2b0:	bf00      	nop
 800e2b2:	bf00      	nop
 800e2b4:	e7fd      	b.n	800e2b2 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 800e2b6:	4b0d      	ldr	r3, [pc, #52]	@ (800e2ec <vTaskDelete+0xe4>)
 800e2b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e2bc:	601a      	str	r2, [r3, #0]
 800e2be:	f3bf 8f4f 	dsb	sy
 800e2c2:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e2c6:	bf00      	nop
 800e2c8:	3710      	adds	r7, #16
 800e2ca:	46bd      	mov	sp, r7
 800e2cc:	bd80      	pop	{r7, pc}
 800e2ce:	bf00      	nop
 800e2d0:	200013dc 	.word	0x200013dc
 800e2d4:	200018cc 	.word	0x200018cc
 800e2d8:	20001884 	.word	0x20001884
 800e2dc:	20001898 	.word	0x20001898
 800e2e0:	200018b0 	.word	0x200018b0
 800e2e4:	200018bc 	.word	0x200018bc
 800e2e8:	200018d8 	.word	0x200018d8
 800e2ec:	e000ed04 	.word	0xe000ed04

0800e2f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e2f0:	b580      	push	{r7, lr}
 800e2f2:	b084      	sub	sp, #16
 800e2f4:	af00      	add	r7, sp, #0
 800e2f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e2f8:	2300      	movs	r3, #0
 800e2fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d018      	beq.n	800e334 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e302:	4b14      	ldr	r3, [pc, #80]	@ (800e354 <vTaskDelay+0x64>)
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	2b00      	cmp	r3, #0
 800e308:	d00b      	beq.n	800e322 <vTaskDelay+0x32>
	__asm volatile
 800e30a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e30e:	f383 8811 	msr	BASEPRI, r3
 800e312:	f3bf 8f6f 	isb	sy
 800e316:	f3bf 8f4f 	dsb	sy
 800e31a:	60bb      	str	r3, [r7, #8]
}
 800e31c:	bf00      	nop
 800e31e:	bf00      	nop
 800e320:	e7fd      	b.n	800e31e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e322:	f000 f8f3 	bl	800e50c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e326:	2100      	movs	r1, #0
 800e328:	6878      	ldr	r0, [r7, #4]
 800e32a:	f000 fe71 	bl	800f010 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e32e:	f000 f8fb 	bl	800e528 <xTaskResumeAll>
 800e332:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	2b00      	cmp	r3, #0
 800e338:	d107      	bne.n	800e34a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800e33a:	4b07      	ldr	r3, [pc, #28]	@ (800e358 <vTaskDelay+0x68>)
 800e33c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e340:	601a      	str	r2, [r3, #0]
 800e342:	f3bf 8f4f 	dsb	sy
 800e346:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e34a:	bf00      	nop
 800e34c:	3710      	adds	r7, #16
 800e34e:	46bd      	mov	sp, r7
 800e350:	bd80      	pop	{r7, pc}
 800e352:	bf00      	nop
 800e354:	200018d8 	.word	0x200018d8
 800e358:	e000ed04 	.word	0xe000ed04

0800e35c <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 800e35c:	b580      	push	{r7, lr}
 800e35e:	b088      	sub	sp, #32
 800e360:	af00      	add	r7, sp, #0
 800e362:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 800e368:	69bb      	ldr	r3, [r7, #24]
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d10b      	bne.n	800e386 <eTaskGetState+0x2a>
	__asm volatile
 800e36e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e372:	f383 8811 	msr	BASEPRI, r3
 800e376:	f3bf 8f6f 	isb	sy
 800e37a:	f3bf 8f4f 	dsb	sy
 800e37e:	60bb      	str	r3, [r7, #8]
}
 800e380:	bf00      	nop
 800e382:	bf00      	nop
 800e384:	e7fd      	b.n	800e382 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 800e386:	4b24      	ldr	r3, [pc, #144]	@ (800e418 <eTaskGetState+0xbc>)
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	69ba      	ldr	r2, [r7, #24]
 800e38c:	429a      	cmp	r2, r3
 800e38e:	d102      	bne.n	800e396 <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800e390:	2300      	movs	r3, #0
 800e392:	77fb      	strb	r3, [r7, #31]
 800e394:	e03a      	b.n	800e40c <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 800e396:	f001 fb17 	bl	800f9c8 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800e39a:	69bb      	ldr	r3, [r7, #24]
 800e39c:	695b      	ldr	r3, [r3, #20]
 800e39e:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 800e3a0:	4b1e      	ldr	r3, [pc, #120]	@ (800e41c <eTaskGetState+0xc0>)
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800e3a6:	4b1e      	ldr	r3, [pc, #120]	@ (800e420 <eTaskGetState+0xc4>)
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800e3ac:	f001 fb3e 	bl	800fa2c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800e3b0:	697a      	ldr	r2, [r7, #20]
 800e3b2:	693b      	ldr	r3, [r7, #16]
 800e3b4:	429a      	cmp	r2, r3
 800e3b6:	d003      	beq.n	800e3c0 <eTaskGetState+0x64>
 800e3b8:	697a      	ldr	r2, [r7, #20]
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	429a      	cmp	r2, r3
 800e3be:	d102      	bne.n	800e3c6 <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800e3c0:	2302      	movs	r3, #2
 800e3c2:	77fb      	strb	r3, [r7, #31]
 800e3c4:	e022      	b.n	800e40c <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800e3c6:	697b      	ldr	r3, [r7, #20]
 800e3c8:	4a16      	ldr	r2, [pc, #88]	@ (800e424 <eTaskGetState+0xc8>)
 800e3ca:	4293      	cmp	r3, r2
 800e3cc:	d112      	bne.n	800e3f4 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800e3ce:	69bb      	ldr	r3, [r7, #24]
 800e3d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d10b      	bne.n	800e3ee <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800e3d6:	69bb      	ldr	r3, [r7, #24]
 800e3d8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800e3dc:	b2db      	uxtb	r3, r3
 800e3de:	2b01      	cmp	r3, #1
 800e3e0:	d102      	bne.n	800e3e8 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 800e3e2:	2302      	movs	r3, #2
 800e3e4:	77fb      	strb	r3, [r7, #31]
 800e3e6:	e011      	b.n	800e40c <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 800e3e8:	2303      	movs	r3, #3
 800e3ea:	77fb      	strb	r3, [r7, #31]
 800e3ec:	e00e      	b.n	800e40c <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800e3ee:	2302      	movs	r3, #2
 800e3f0:	77fb      	strb	r3, [r7, #31]
 800e3f2:	e00b      	b.n	800e40c <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800e3f4:	697b      	ldr	r3, [r7, #20]
 800e3f6:	4a0c      	ldr	r2, [pc, #48]	@ (800e428 <eTaskGetState+0xcc>)
 800e3f8:	4293      	cmp	r3, r2
 800e3fa:	d002      	beq.n	800e402 <eTaskGetState+0xa6>
 800e3fc:	697b      	ldr	r3, [r7, #20]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d102      	bne.n	800e408 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 800e402:	2304      	movs	r3, #4
 800e404:	77fb      	strb	r3, [r7, #31]
 800e406:	e001      	b.n	800e40c <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 800e408:	2301      	movs	r3, #1
 800e40a:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 800e40c:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800e40e:	4618      	mov	r0, r3
 800e410:	3720      	adds	r7, #32
 800e412:	46bd      	mov	sp, r7
 800e414:	bd80      	pop	{r7, pc}
 800e416:	bf00      	nop
 800e418:	200013dc 	.word	0x200013dc
 800e41c:	20001868 	.word	0x20001868
 800e420:	2000186c 	.word	0x2000186c
 800e424:	2000189c 	.word	0x2000189c
 800e428:	20001884 	.word	0x20001884

0800e42c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e42c:	b580      	push	{r7, lr}
 800e42e:	b08a      	sub	sp, #40	@ 0x28
 800e430:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e432:	2300      	movs	r3, #0
 800e434:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e436:	2300      	movs	r3, #0
 800e438:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e43a:	463a      	mov	r2, r7
 800e43c:	1d39      	adds	r1, r7, #4
 800e43e:	f107 0308 	add.w	r3, r7, #8
 800e442:	4618      	mov	r0, r3
 800e444:	f7fe fc0e 	bl	800cc64 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e448:	6839      	ldr	r1, [r7, #0]
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	68ba      	ldr	r2, [r7, #8]
 800e44e:	9202      	str	r2, [sp, #8]
 800e450:	9301      	str	r3, [sp, #4]
 800e452:	2300      	movs	r3, #0
 800e454:	9300      	str	r3, [sp, #0]
 800e456:	2300      	movs	r3, #0
 800e458:	460a      	mov	r2, r1
 800e45a:	4924      	ldr	r1, [pc, #144]	@ (800e4ec <vTaskStartScheduler+0xc0>)
 800e45c:	4824      	ldr	r0, [pc, #144]	@ (800e4f0 <vTaskStartScheduler+0xc4>)
 800e45e:	f7ff fd15 	bl	800de8c <xTaskCreateStatic>
 800e462:	4603      	mov	r3, r0
 800e464:	4a23      	ldr	r2, [pc, #140]	@ (800e4f4 <vTaskStartScheduler+0xc8>)
 800e466:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e468:	4b22      	ldr	r3, [pc, #136]	@ (800e4f4 <vTaskStartScheduler+0xc8>)
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d002      	beq.n	800e476 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e470:	2301      	movs	r3, #1
 800e472:	617b      	str	r3, [r7, #20]
 800e474:	e001      	b.n	800e47a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e476:	2300      	movs	r3, #0
 800e478:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e47a:	697b      	ldr	r3, [r7, #20]
 800e47c:	2b01      	cmp	r3, #1
 800e47e:	d102      	bne.n	800e486 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e480:	f000 fe1a 	bl	800f0b8 <xTimerCreateTimerTask>
 800e484:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e486:	697b      	ldr	r3, [r7, #20]
 800e488:	2b01      	cmp	r3, #1
 800e48a:	d11b      	bne.n	800e4c4 <vTaskStartScheduler+0x98>
	__asm volatile
 800e48c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e490:	f383 8811 	msr	BASEPRI, r3
 800e494:	f3bf 8f6f 	isb	sy
 800e498:	f3bf 8f4f 	dsb	sy
 800e49c:	613b      	str	r3, [r7, #16]
}
 800e49e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e4a0:	4b15      	ldr	r3, [pc, #84]	@ (800e4f8 <vTaskStartScheduler+0xcc>)
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	3354      	adds	r3, #84	@ 0x54
 800e4a6:	4a15      	ldr	r2, [pc, #84]	@ (800e4fc <vTaskStartScheduler+0xd0>)
 800e4a8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e4aa:	4b15      	ldr	r3, [pc, #84]	@ (800e500 <vTaskStartScheduler+0xd4>)
 800e4ac:	f04f 32ff 	mov.w	r2, #4294967295
 800e4b0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e4b2:	4b14      	ldr	r3, [pc, #80]	@ (800e504 <vTaskStartScheduler+0xd8>)
 800e4b4:	2201      	movs	r2, #1
 800e4b6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e4b8:	4b13      	ldr	r3, [pc, #76]	@ (800e508 <vTaskStartScheduler+0xdc>)
 800e4ba:	2200      	movs	r2, #0
 800e4bc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e4be:	f001 f9df 	bl	800f880 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e4c2:	e00f      	b.n	800e4e4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e4c4:	697b      	ldr	r3, [r7, #20]
 800e4c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4ca:	d10b      	bne.n	800e4e4 <vTaskStartScheduler+0xb8>
	__asm volatile
 800e4cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e4d0:	f383 8811 	msr	BASEPRI, r3
 800e4d4:	f3bf 8f6f 	isb	sy
 800e4d8:	f3bf 8f4f 	dsb	sy
 800e4dc:	60fb      	str	r3, [r7, #12]
}
 800e4de:	bf00      	nop
 800e4e0:	bf00      	nop
 800e4e2:	e7fd      	b.n	800e4e0 <vTaskStartScheduler+0xb4>
}
 800e4e4:	bf00      	nop
 800e4e6:	3718      	adds	r7, #24
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	bd80      	pop	{r7, pc}
 800e4ec:	08014e04 	.word	0x08014e04
 800e4f0:	0800eb3d 	.word	0x0800eb3d
 800e4f4:	200018d4 	.word	0x200018d4
 800e4f8:	200013dc 	.word	0x200013dc
 800e4fc:	200001a4 	.word	0x200001a4
 800e500:	200018d0 	.word	0x200018d0
 800e504:	200018bc 	.word	0x200018bc
 800e508:	200018b4 	.word	0x200018b4

0800e50c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e50c:	b480      	push	{r7}
 800e50e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e510:	4b04      	ldr	r3, [pc, #16]	@ (800e524 <vTaskSuspendAll+0x18>)
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	3301      	adds	r3, #1
 800e516:	4a03      	ldr	r2, [pc, #12]	@ (800e524 <vTaskSuspendAll+0x18>)
 800e518:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e51a:	bf00      	nop
 800e51c:	46bd      	mov	sp, r7
 800e51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e522:	4770      	bx	lr
 800e524:	200018d8 	.word	0x200018d8

0800e528 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e528:	b580      	push	{r7, lr}
 800e52a:	b084      	sub	sp, #16
 800e52c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e52e:	2300      	movs	r3, #0
 800e530:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e532:	2300      	movs	r3, #0
 800e534:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e536:	4b42      	ldr	r3, [pc, #264]	@ (800e640 <xTaskResumeAll+0x118>)
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d10b      	bne.n	800e556 <xTaskResumeAll+0x2e>
	__asm volatile
 800e53e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e542:	f383 8811 	msr	BASEPRI, r3
 800e546:	f3bf 8f6f 	isb	sy
 800e54a:	f3bf 8f4f 	dsb	sy
 800e54e:	603b      	str	r3, [r7, #0]
}
 800e550:	bf00      	nop
 800e552:	bf00      	nop
 800e554:	e7fd      	b.n	800e552 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e556:	f001 fa37 	bl	800f9c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e55a:	4b39      	ldr	r3, [pc, #228]	@ (800e640 <xTaskResumeAll+0x118>)
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	3b01      	subs	r3, #1
 800e560:	4a37      	ldr	r2, [pc, #220]	@ (800e640 <xTaskResumeAll+0x118>)
 800e562:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e564:	4b36      	ldr	r3, [pc, #216]	@ (800e640 <xTaskResumeAll+0x118>)
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d162      	bne.n	800e632 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e56c:	4b35      	ldr	r3, [pc, #212]	@ (800e644 <xTaskResumeAll+0x11c>)
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	2b00      	cmp	r3, #0
 800e572:	d05e      	beq.n	800e632 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e574:	e02f      	b.n	800e5d6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e576:	4b34      	ldr	r3, [pc, #208]	@ (800e648 <xTaskResumeAll+0x120>)
 800e578:	68db      	ldr	r3, [r3, #12]
 800e57a:	68db      	ldr	r3, [r3, #12]
 800e57c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	3318      	adds	r3, #24
 800e582:	4618      	mov	r0, r3
 800e584:	f7fe fc2c 	bl	800cde0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	3304      	adds	r3, #4
 800e58c:	4618      	mov	r0, r3
 800e58e:	f7fe fc27 	bl	800cde0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e596:	4b2d      	ldr	r3, [pc, #180]	@ (800e64c <xTaskResumeAll+0x124>)
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	429a      	cmp	r2, r3
 800e59c:	d903      	bls.n	800e5a6 <xTaskResumeAll+0x7e>
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5a2:	4a2a      	ldr	r2, [pc, #168]	@ (800e64c <xTaskResumeAll+0x124>)
 800e5a4:	6013      	str	r3, [r2, #0]
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5aa:	4613      	mov	r3, r2
 800e5ac:	009b      	lsls	r3, r3, #2
 800e5ae:	4413      	add	r3, r2
 800e5b0:	009b      	lsls	r3, r3, #2
 800e5b2:	4a27      	ldr	r2, [pc, #156]	@ (800e650 <xTaskResumeAll+0x128>)
 800e5b4:	441a      	add	r2, r3
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	3304      	adds	r3, #4
 800e5ba:	4619      	mov	r1, r3
 800e5bc:	4610      	mov	r0, r2
 800e5be:	f7fe fbb2 	bl	800cd26 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e5c6:	4b23      	ldr	r3, [pc, #140]	@ (800e654 <xTaskResumeAll+0x12c>)
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5cc:	429a      	cmp	r2, r3
 800e5ce:	d302      	bcc.n	800e5d6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800e5d0:	4b21      	ldr	r3, [pc, #132]	@ (800e658 <xTaskResumeAll+0x130>)
 800e5d2:	2201      	movs	r2, #1
 800e5d4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e5d6:	4b1c      	ldr	r3, [pc, #112]	@ (800e648 <xTaskResumeAll+0x120>)
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d1cb      	bne.n	800e576 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d001      	beq.n	800e5e8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e5e4:	f000 fb66 	bl	800ecb4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e5e8:	4b1c      	ldr	r3, [pc, #112]	@ (800e65c <xTaskResumeAll+0x134>)
 800e5ea:	681b      	ldr	r3, [r3, #0]
 800e5ec:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d010      	beq.n	800e616 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e5f4:	f000 f846 	bl	800e684 <xTaskIncrementTick>
 800e5f8:	4603      	mov	r3, r0
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d002      	beq.n	800e604 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800e5fe:	4b16      	ldr	r3, [pc, #88]	@ (800e658 <xTaskResumeAll+0x130>)
 800e600:	2201      	movs	r2, #1
 800e602:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	3b01      	subs	r3, #1
 800e608:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d1f1      	bne.n	800e5f4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800e610:	4b12      	ldr	r3, [pc, #72]	@ (800e65c <xTaskResumeAll+0x134>)
 800e612:	2200      	movs	r2, #0
 800e614:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e616:	4b10      	ldr	r3, [pc, #64]	@ (800e658 <xTaskResumeAll+0x130>)
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d009      	beq.n	800e632 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e61e:	2301      	movs	r3, #1
 800e620:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e622:	4b0f      	ldr	r3, [pc, #60]	@ (800e660 <xTaskResumeAll+0x138>)
 800e624:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e628:	601a      	str	r2, [r3, #0]
 800e62a:	f3bf 8f4f 	dsb	sy
 800e62e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e632:	f001 f9fb 	bl	800fa2c <vPortExitCritical>

	return xAlreadyYielded;
 800e636:	68bb      	ldr	r3, [r7, #8]
}
 800e638:	4618      	mov	r0, r3
 800e63a:	3710      	adds	r7, #16
 800e63c:	46bd      	mov	sp, r7
 800e63e:	bd80      	pop	{r7, pc}
 800e640:	200018d8 	.word	0x200018d8
 800e644:	200018b0 	.word	0x200018b0
 800e648:	20001870 	.word	0x20001870
 800e64c:	200018b8 	.word	0x200018b8
 800e650:	200013e0 	.word	0x200013e0
 800e654:	200013dc 	.word	0x200013dc
 800e658:	200018c4 	.word	0x200018c4
 800e65c:	200018c0 	.word	0x200018c0
 800e660:	e000ed04 	.word	0xe000ed04

0800e664 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e664:	b480      	push	{r7}
 800e666:	b083      	sub	sp, #12
 800e668:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e66a:	4b05      	ldr	r3, [pc, #20]	@ (800e680 <xTaskGetTickCount+0x1c>)
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e670:	687b      	ldr	r3, [r7, #4]
}
 800e672:	4618      	mov	r0, r3
 800e674:	370c      	adds	r7, #12
 800e676:	46bd      	mov	sp, r7
 800e678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e67c:	4770      	bx	lr
 800e67e:	bf00      	nop
 800e680:	200018b4 	.word	0x200018b4

0800e684 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e684:	b580      	push	{r7, lr}
 800e686:	b086      	sub	sp, #24
 800e688:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e68a:	2300      	movs	r3, #0
 800e68c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e68e:	4b4f      	ldr	r3, [pc, #316]	@ (800e7cc <xTaskIncrementTick+0x148>)
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	2b00      	cmp	r3, #0
 800e694:	f040 8090 	bne.w	800e7b8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e698:	4b4d      	ldr	r3, [pc, #308]	@ (800e7d0 <xTaskIncrementTick+0x14c>)
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	3301      	adds	r3, #1
 800e69e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e6a0:	4a4b      	ldr	r2, [pc, #300]	@ (800e7d0 <xTaskIncrementTick+0x14c>)
 800e6a2:	693b      	ldr	r3, [r7, #16]
 800e6a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e6a6:	693b      	ldr	r3, [r7, #16]
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d121      	bne.n	800e6f0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800e6ac:	4b49      	ldr	r3, [pc, #292]	@ (800e7d4 <xTaskIncrementTick+0x150>)
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d00b      	beq.n	800e6ce <xTaskIncrementTick+0x4a>
	__asm volatile
 800e6b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6ba:	f383 8811 	msr	BASEPRI, r3
 800e6be:	f3bf 8f6f 	isb	sy
 800e6c2:	f3bf 8f4f 	dsb	sy
 800e6c6:	603b      	str	r3, [r7, #0]
}
 800e6c8:	bf00      	nop
 800e6ca:	bf00      	nop
 800e6cc:	e7fd      	b.n	800e6ca <xTaskIncrementTick+0x46>
 800e6ce:	4b41      	ldr	r3, [pc, #260]	@ (800e7d4 <xTaskIncrementTick+0x150>)
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	60fb      	str	r3, [r7, #12]
 800e6d4:	4b40      	ldr	r3, [pc, #256]	@ (800e7d8 <xTaskIncrementTick+0x154>)
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	4a3e      	ldr	r2, [pc, #248]	@ (800e7d4 <xTaskIncrementTick+0x150>)
 800e6da:	6013      	str	r3, [r2, #0]
 800e6dc:	4a3e      	ldr	r2, [pc, #248]	@ (800e7d8 <xTaskIncrementTick+0x154>)
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	6013      	str	r3, [r2, #0]
 800e6e2:	4b3e      	ldr	r3, [pc, #248]	@ (800e7dc <xTaskIncrementTick+0x158>)
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	3301      	adds	r3, #1
 800e6e8:	4a3c      	ldr	r2, [pc, #240]	@ (800e7dc <xTaskIncrementTick+0x158>)
 800e6ea:	6013      	str	r3, [r2, #0]
 800e6ec:	f000 fae2 	bl	800ecb4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e6f0:	4b3b      	ldr	r3, [pc, #236]	@ (800e7e0 <xTaskIncrementTick+0x15c>)
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	693a      	ldr	r2, [r7, #16]
 800e6f6:	429a      	cmp	r2, r3
 800e6f8:	d349      	bcc.n	800e78e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e6fa:	4b36      	ldr	r3, [pc, #216]	@ (800e7d4 <xTaskIncrementTick+0x150>)
 800e6fc:	681b      	ldr	r3, [r3, #0]
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	2b00      	cmp	r3, #0
 800e702:	d104      	bne.n	800e70e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e704:	4b36      	ldr	r3, [pc, #216]	@ (800e7e0 <xTaskIncrementTick+0x15c>)
 800e706:	f04f 32ff 	mov.w	r2, #4294967295
 800e70a:	601a      	str	r2, [r3, #0]
					break;
 800e70c:	e03f      	b.n	800e78e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e70e:	4b31      	ldr	r3, [pc, #196]	@ (800e7d4 <xTaskIncrementTick+0x150>)
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	68db      	ldr	r3, [r3, #12]
 800e714:	68db      	ldr	r3, [r3, #12]
 800e716:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e718:	68bb      	ldr	r3, [r7, #8]
 800e71a:	685b      	ldr	r3, [r3, #4]
 800e71c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e71e:	693a      	ldr	r2, [r7, #16]
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	429a      	cmp	r2, r3
 800e724:	d203      	bcs.n	800e72e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e726:	4a2e      	ldr	r2, [pc, #184]	@ (800e7e0 <xTaskIncrementTick+0x15c>)
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e72c:	e02f      	b.n	800e78e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e72e:	68bb      	ldr	r3, [r7, #8]
 800e730:	3304      	adds	r3, #4
 800e732:	4618      	mov	r0, r3
 800e734:	f7fe fb54 	bl	800cde0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e738:	68bb      	ldr	r3, [r7, #8]
 800e73a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d004      	beq.n	800e74a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e740:	68bb      	ldr	r3, [r7, #8]
 800e742:	3318      	adds	r3, #24
 800e744:	4618      	mov	r0, r3
 800e746:	f7fe fb4b 	bl	800cde0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e74a:	68bb      	ldr	r3, [r7, #8]
 800e74c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e74e:	4b25      	ldr	r3, [pc, #148]	@ (800e7e4 <xTaskIncrementTick+0x160>)
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	429a      	cmp	r2, r3
 800e754:	d903      	bls.n	800e75e <xTaskIncrementTick+0xda>
 800e756:	68bb      	ldr	r3, [r7, #8]
 800e758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e75a:	4a22      	ldr	r2, [pc, #136]	@ (800e7e4 <xTaskIncrementTick+0x160>)
 800e75c:	6013      	str	r3, [r2, #0]
 800e75e:	68bb      	ldr	r3, [r7, #8]
 800e760:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e762:	4613      	mov	r3, r2
 800e764:	009b      	lsls	r3, r3, #2
 800e766:	4413      	add	r3, r2
 800e768:	009b      	lsls	r3, r3, #2
 800e76a:	4a1f      	ldr	r2, [pc, #124]	@ (800e7e8 <xTaskIncrementTick+0x164>)
 800e76c:	441a      	add	r2, r3
 800e76e:	68bb      	ldr	r3, [r7, #8]
 800e770:	3304      	adds	r3, #4
 800e772:	4619      	mov	r1, r3
 800e774:	4610      	mov	r0, r2
 800e776:	f7fe fad6 	bl	800cd26 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e77a:	68bb      	ldr	r3, [r7, #8]
 800e77c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e77e:	4b1b      	ldr	r3, [pc, #108]	@ (800e7ec <xTaskIncrementTick+0x168>)
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e784:	429a      	cmp	r2, r3
 800e786:	d3b8      	bcc.n	800e6fa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800e788:	2301      	movs	r3, #1
 800e78a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e78c:	e7b5      	b.n	800e6fa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e78e:	4b17      	ldr	r3, [pc, #92]	@ (800e7ec <xTaskIncrementTick+0x168>)
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e794:	4914      	ldr	r1, [pc, #80]	@ (800e7e8 <xTaskIncrementTick+0x164>)
 800e796:	4613      	mov	r3, r2
 800e798:	009b      	lsls	r3, r3, #2
 800e79a:	4413      	add	r3, r2
 800e79c:	009b      	lsls	r3, r3, #2
 800e79e:	440b      	add	r3, r1
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	2b01      	cmp	r3, #1
 800e7a4:	d901      	bls.n	800e7aa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800e7a6:	2301      	movs	r3, #1
 800e7a8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e7aa:	4b11      	ldr	r3, [pc, #68]	@ (800e7f0 <xTaskIncrementTick+0x16c>)
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d007      	beq.n	800e7c2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800e7b2:	2301      	movs	r3, #1
 800e7b4:	617b      	str	r3, [r7, #20]
 800e7b6:	e004      	b.n	800e7c2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e7b8:	4b0e      	ldr	r3, [pc, #56]	@ (800e7f4 <xTaskIncrementTick+0x170>)
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	3301      	adds	r3, #1
 800e7be:	4a0d      	ldr	r2, [pc, #52]	@ (800e7f4 <xTaskIncrementTick+0x170>)
 800e7c0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e7c2:	697b      	ldr	r3, [r7, #20]
}
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	3718      	adds	r7, #24
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	bd80      	pop	{r7, pc}
 800e7cc:	200018d8 	.word	0x200018d8
 800e7d0:	200018b4 	.word	0x200018b4
 800e7d4:	20001868 	.word	0x20001868
 800e7d8:	2000186c 	.word	0x2000186c
 800e7dc:	200018c8 	.word	0x200018c8
 800e7e0:	200018d0 	.word	0x200018d0
 800e7e4:	200018b8 	.word	0x200018b8
 800e7e8:	200013e0 	.word	0x200013e0
 800e7ec:	200013dc 	.word	0x200013dc
 800e7f0:	200018c4 	.word	0x200018c4
 800e7f4:	200018c0 	.word	0x200018c0

0800e7f8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e7f8:	b480      	push	{r7}
 800e7fa:	b085      	sub	sp, #20
 800e7fc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e7fe:	4b2b      	ldr	r3, [pc, #172]	@ (800e8ac <vTaskSwitchContext+0xb4>)
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d003      	beq.n	800e80e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e806:	4b2a      	ldr	r3, [pc, #168]	@ (800e8b0 <vTaskSwitchContext+0xb8>)
 800e808:	2201      	movs	r2, #1
 800e80a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e80c:	e047      	b.n	800e89e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800e80e:	4b28      	ldr	r3, [pc, #160]	@ (800e8b0 <vTaskSwitchContext+0xb8>)
 800e810:	2200      	movs	r2, #0
 800e812:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e814:	4b27      	ldr	r3, [pc, #156]	@ (800e8b4 <vTaskSwitchContext+0xbc>)
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	60fb      	str	r3, [r7, #12]
 800e81a:	e011      	b.n	800e840 <vTaskSwitchContext+0x48>
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d10b      	bne.n	800e83a <vTaskSwitchContext+0x42>
	__asm volatile
 800e822:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e826:	f383 8811 	msr	BASEPRI, r3
 800e82a:	f3bf 8f6f 	isb	sy
 800e82e:	f3bf 8f4f 	dsb	sy
 800e832:	607b      	str	r3, [r7, #4]
}
 800e834:	bf00      	nop
 800e836:	bf00      	nop
 800e838:	e7fd      	b.n	800e836 <vTaskSwitchContext+0x3e>
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	3b01      	subs	r3, #1
 800e83e:	60fb      	str	r3, [r7, #12]
 800e840:	491d      	ldr	r1, [pc, #116]	@ (800e8b8 <vTaskSwitchContext+0xc0>)
 800e842:	68fa      	ldr	r2, [r7, #12]
 800e844:	4613      	mov	r3, r2
 800e846:	009b      	lsls	r3, r3, #2
 800e848:	4413      	add	r3, r2
 800e84a:	009b      	lsls	r3, r3, #2
 800e84c:	440b      	add	r3, r1
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	2b00      	cmp	r3, #0
 800e852:	d0e3      	beq.n	800e81c <vTaskSwitchContext+0x24>
 800e854:	68fa      	ldr	r2, [r7, #12]
 800e856:	4613      	mov	r3, r2
 800e858:	009b      	lsls	r3, r3, #2
 800e85a:	4413      	add	r3, r2
 800e85c:	009b      	lsls	r3, r3, #2
 800e85e:	4a16      	ldr	r2, [pc, #88]	@ (800e8b8 <vTaskSwitchContext+0xc0>)
 800e860:	4413      	add	r3, r2
 800e862:	60bb      	str	r3, [r7, #8]
 800e864:	68bb      	ldr	r3, [r7, #8]
 800e866:	685b      	ldr	r3, [r3, #4]
 800e868:	685a      	ldr	r2, [r3, #4]
 800e86a:	68bb      	ldr	r3, [r7, #8]
 800e86c:	605a      	str	r2, [r3, #4]
 800e86e:	68bb      	ldr	r3, [r7, #8]
 800e870:	685a      	ldr	r2, [r3, #4]
 800e872:	68bb      	ldr	r3, [r7, #8]
 800e874:	3308      	adds	r3, #8
 800e876:	429a      	cmp	r2, r3
 800e878:	d104      	bne.n	800e884 <vTaskSwitchContext+0x8c>
 800e87a:	68bb      	ldr	r3, [r7, #8]
 800e87c:	685b      	ldr	r3, [r3, #4]
 800e87e:	685a      	ldr	r2, [r3, #4]
 800e880:	68bb      	ldr	r3, [r7, #8]
 800e882:	605a      	str	r2, [r3, #4]
 800e884:	68bb      	ldr	r3, [r7, #8]
 800e886:	685b      	ldr	r3, [r3, #4]
 800e888:	68db      	ldr	r3, [r3, #12]
 800e88a:	4a0c      	ldr	r2, [pc, #48]	@ (800e8bc <vTaskSwitchContext+0xc4>)
 800e88c:	6013      	str	r3, [r2, #0]
 800e88e:	4a09      	ldr	r2, [pc, #36]	@ (800e8b4 <vTaskSwitchContext+0xbc>)
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e894:	4b09      	ldr	r3, [pc, #36]	@ (800e8bc <vTaskSwitchContext+0xc4>)
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	3354      	adds	r3, #84	@ 0x54
 800e89a:	4a09      	ldr	r2, [pc, #36]	@ (800e8c0 <vTaskSwitchContext+0xc8>)
 800e89c:	6013      	str	r3, [r2, #0]
}
 800e89e:	bf00      	nop
 800e8a0:	3714      	adds	r7, #20
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8a8:	4770      	bx	lr
 800e8aa:	bf00      	nop
 800e8ac:	200018d8 	.word	0x200018d8
 800e8b0:	200018c4 	.word	0x200018c4
 800e8b4:	200018b8 	.word	0x200018b8
 800e8b8:	200013e0 	.word	0x200013e0
 800e8bc:	200013dc 	.word	0x200013dc
 800e8c0:	200001a4 	.word	0x200001a4

0800e8c4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e8c4:	b580      	push	{r7, lr}
 800e8c6:	b084      	sub	sp, #16
 800e8c8:	af00      	add	r7, sp, #0
 800e8ca:	6078      	str	r0, [r7, #4]
 800e8cc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d10b      	bne.n	800e8ec <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800e8d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8d8:	f383 8811 	msr	BASEPRI, r3
 800e8dc:	f3bf 8f6f 	isb	sy
 800e8e0:	f3bf 8f4f 	dsb	sy
 800e8e4:	60fb      	str	r3, [r7, #12]
}
 800e8e6:	bf00      	nop
 800e8e8:	bf00      	nop
 800e8ea:	e7fd      	b.n	800e8e8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e8ec:	4b07      	ldr	r3, [pc, #28]	@ (800e90c <vTaskPlaceOnEventList+0x48>)
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	3318      	adds	r3, #24
 800e8f2:	4619      	mov	r1, r3
 800e8f4:	6878      	ldr	r0, [r7, #4]
 800e8f6:	f7fe fa3a 	bl	800cd6e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e8fa:	2101      	movs	r1, #1
 800e8fc:	6838      	ldr	r0, [r7, #0]
 800e8fe:	f000 fb87 	bl	800f010 <prvAddCurrentTaskToDelayedList>
}
 800e902:	bf00      	nop
 800e904:	3710      	adds	r7, #16
 800e906:	46bd      	mov	sp, r7
 800e908:	bd80      	pop	{r7, pc}
 800e90a:	bf00      	nop
 800e90c:	200013dc 	.word	0x200013dc

0800e910 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e910:	b580      	push	{r7, lr}
 800e912:	b086      	sub	sp, #24
 800e914:	af00      	add	r7, sp, #0
 800e916:	60f8      	str	r0, [r7, #12]
 800e918:	60b9      	str	r1, [r7, #8]
 800e91a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d10b      	bne.n	800e93a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800e922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e926:	f383 8811 	msr	BASEPRI, r3
 800e92a:	f3bf 8f6f 	isb	sy
 800e92e:	f3bf 8f4f 	dsb	sy
 800e932:	617b      	str	r3, [r7, #20]
}
 800e934:	bf00      	nop
 800e936:	bf00      	nop
 800e938:	e7fd      	b.n	800e936 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e93a:	4b0a      	ldr	r3, [pc, #40]	@ (800e964 <vTaskPlaceOnEventListRestricted+0x54>)
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	3318      	adds	r3, #24
 800e940:	4619      	mov	r1, r3
 800e942:	68f8      	ldr	r0, [r7, #12]
 800e944:	f7fe f9ef 	bl	800cd26 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d002      	beq.n	800e954 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800e94e:	f04f 33ff 	mov.w	r3, #4294967295
 800e952:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e954:	6879      	ldr	r1, [r7, #4]
 800e956:	68b8      	ldr	r0, [r7, #8]
 800e958:	f000 fb5a 	bl	800f010 <prvAddCurrentTaskToDelayedList>
	}
 800e95c:	bf00      	nop
 800e95e:	3718      	adds	r7, #24
 800e960:	46bd      	mov	sp, r7
 800e962:	bd80      	pop	{r7, pc}
 800e964:	200013dc 	.word	0x200013dc

0800e968 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e968:	b580      	push	{r7, lr}
 800e96a:	b086      	sub	sp, #24
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	68db      	ldr	r3, [r3, #12]
 800e974:	68db      	ldr	r3, [r3, #12]
 800e976:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e978:	693b      	ldr	r3, [r7, #16]
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d10b      	bne.n	800e996 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800e97e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e982:	f383 8811 	msr	BASEPRI, r3
 800e986:	f3bf 8f6f 	isb	sy
 800e98a:	f3bf 8f4f 	dsb	sy
 800e98e:	60fb      	str	r3, [r7, #12]
}
 800e990:	bf00      	nop
 800e992:	bf00      	nop
 800e994:	e7fd      	b.n	800e992 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e996:	693b      	ldr	r3, [r7, #16]
 800e998:	3318      	adds	r3, #24
 800e99a:	4618      	mov	r0, r3
 800e99c:	f7fe fa20 	bl	800cde0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e9a0:	4b1d      	ldr	r3, [pc, #116]	@ (800ea18 <xTaskRemoveFromEventList+0xb0>)
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	d11d      	bne.n	800e9e4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e9a8:	693b      	ldr	r3, [r7, #16]
 800e9aa:	3304      	adds	r3, #4
 800e9ac:	4618      	mov	r0, r3
 800e9ae:	f7fe fa17 	bl	800cde0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e9b2:	693b      	ldr	r3, [r7, #16]
 800e9b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e9b6:	4b19      	ldr	r3, [pc, #100]	@ (800ea1c <xTaskRemoveFromEventList+0xb4>)
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	429a      	cmp	r2, r3
 800e9bc:	d903      	bls.n	800e9c6 <xTaskRemoveFromEventList+0x5e>
 800e9be:	693b      	ldr	r3, [r7, #16]
 800e9c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9c2:	4a16      	ldr	r2, [pc, #88]	@ (800ea1c <xTaskRemoveFromEventList+0xb4>)
 800e9c4:	6013      	str	r3, [r2, #0]
 800e9c6:	693b      	ldr	r3, [r7, #16]
 800e9c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e9ca:	4613      	mov	r3, r2
 800e9cc:	009b      	lsls	r3, r3, #2
 800e9ce:	4413      	add	r3, r2
 800e9d0:	009b      	lsls	r3, r3, #2
 800e9d2:	4a13      	ldr	r2, [pc, #76]	@ (800ea20 <xTaskRemoveFromEventList+0xb8>)
 800e9d4:	441a      	add	r2, r3
 800e9d6:	693b      	ldr	r3, [r7, #16]
 800e9d8:	3304      	adds	r3, #4
 800e9da:	4619      	mov	r1, r3
 800e9dc:	4610      	mov	r0, r2
 800e9de:	f7fe f9a2 	bl	800cd26 <vListInsertEnd>
 800e9e2:	e005      	b.n	800e9f0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e9e4:	693b      	ldr	r3, [r7, #16]
 800e9e6:	3318      	adds	r3, #24
 800e9e8:	4619      	mov	r1, r3
 800e9ea:	480e      	ldr	r0, [pc, #56]	@ (800ea24 <xTaskRemoveFromEventList+0xbc>)
 800e9ec:	f7fe f99b 	bl	800cd26 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e9f0:	693b      	ldr	r3, [r7, #16]
 800e9f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e9f4:	4b0c      	ldr	r3, [pc, #48]	@ (800ea28 <xTaskRemoveFromEventList+0xc0>)
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9fa:	429a      	cmp	r2, r3
 800e9fc:	d905      	bls.n	800ea0a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e9fe:	2301      	movs	r3, #1
 800ea00:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ea02:	4b0a      	ldr	r3, [pc, #40]	@ (800ea2c <xTaskRemoveFromEventList+0xc4>)
 800ea04:	2201      	movs	r2, #1
 800ea06:	601a      	str	r2, [r3, #0]
 800ea08:	e001      	b.n	800ea0e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ea0e:	697b      	ldr	r3, [r7, #20]
}
 800ea10:	4618      	mov	r0, r3
 800ea12:	3718      	adds	r7, #24
 800ea14:	46bd      	mov	sp, r7
 800ea16:	bd80      	pop	{r7, pc}
 800ea18:	200018d8 	.word	0x200018d8
 800ea1c:	200018b8 	.word	0x200018b8
 800ea20:	200013e0 	.word	0x200013e0
 800ea24:	20001870 	.word	0x20001870
 800ea28:	200013dc 	.word	0x200013dc
 800ea2c:	200018c4 	.word	0x200018c4

0800ea30 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ea30:	b480      	push	{r7}
 800ea32:	b083      	sub	sp, #12
 800ea34:	af00      	add	r7, sp, #0
 800ea36:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ea38:	4b06      	ldr	r3, [pc, #24]	@ (800ea54 <vTaskInternalSetTimeOutState+0x24>)
 800ea3a:	681a      	ldr	r2, [r3, #0]
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ea40:	4b05      	ldr	r3, [pc, #20]	@ (800ea58 <vTaskInternalSetTimeOutState+0x28>)
 800ea42:	681a      	ldr	r2, [r3, #0]
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	605a      	str	r2, [r3, #4]
}
 800ea48:	bf00      	nop
 800ea4a:	370c      	adds	r7, #12
 800ea4c:	46bd      	mov	sp, r7
 800ea4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea52:	4770      	bx	lr
 800ea54:	200018c8 	.word	0x200018c8
 800ea58:	200018b4 	.word	0x200018b4

0800ea5c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ea5c:	b580      	push	{r7, lr}
 800ea5e:	b088      	sub	sp, #32
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	6078      	str	r0, [r7, #4]
 800ea64:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d10b      	bne.n	800ea84 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800ea6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea70:	f383 8811 	msr	BASEPRI, r3
 800ea74:	f3bf 8f6f 	isb	sy
 800ea78:	f3bf 8f4f 	dsb	sy
 800ea7c:	613b      	str	r3, [r7, #16]
}
 800ea7e:	bf00      	nop
 800ea80:	bf00      	nop
 800ea82:	e7fd      	b.n	800ea80 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ea84:	683b      	ldr	r3, [r7, #0]
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d10b      	bne.n	800eaa2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800ea8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea8e:	f383 8811 	msr	BASEPRI, r3
 800ea92:	f3bf 8f6f 	isb	sy
 800ea96:	f3bf 8f4f 	dsb	sy
 800ea9a:	60fb      	str	r3, [r7, #12]
}
 800ea9c:	bf00      	nop
 800ea9e:	bf00      	nop
 800eaa0:	e7fd      	b.n	800ea9e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800eaa2:	f000 ff91 	bl	800f9c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800eaa6:	4b1d      	ldr	r3, [pc, #116]	@ (800eb1c <xTaskCheckForTimeOut+0xc0>)
 800eaa8:	681b      	ldr	r3, [r3, #0]
 800eaaa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	685b      	ldr	r3, [r3, #4]
 800eab0:	69ba      	ldr	r2, [r7, #24]
 800eab2:	1ad3      	subs	r3, r2, r3
 800eab4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800eab6:	683b      	ldr	r3, [r7, #0]
 800eab8:	681b      	ldr	r3, [r3, #0]
 800eaba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eabe:	d102      	bne.n	800eac6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800eac0:	2300      	movs	r3, #0
 800eac2:	61fb      	str	r3, [r7, #28]
 800eac4:	e023      	b.n	800eb0e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	681a      	ldr	r2, [r3, #0]
 800eaca:	4b15      	ldr	r3, [pc, #84]	@ (800eb20 <xTaskCheckForTimeOut+0xc4>)
 800eacc:	681b      	ldr	r3, [r3, #0]
 800eace:	429a      	cmp	r2, r3
 800ead0:	d007      	beq.n	800eae2 <xTaskCheckForTimeOut+0x86>
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	685b      	ldr	r3, [r3, #4]
 800ead6:	69ba      	ldr	r2, [r7, #24]
 800ead8:	429a      	cmp	r2, r3
 800eada:	d302      	bcc.n	800eae2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800eadc:	2301      	movs	r3, #1
 800eade:	61fb      	str	r3, [r7, #28]
 800eae0:	e015      	b.n	800eb0e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800eae2:	683b      	ldr	r3, [r7, #0]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	697a      	ldr	r2, [r7, #20]
 800eae8:	429a      	cmp	r2, r3
 800eaea:	d20b      	bcs.n	800eb04 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800eaec:	683b      	ldr	r3, [r7, #0]
 800eaee:	681a      	ldr	r2, [r3, #0]
 800eaf0:	697b      	ldr	r3, [r7, #20]
 800eaf2:	1ad2      	subs	r2, r2, r3
 800eaf4:	683b      	ldr	r3, [r7, #0]
 800eaf6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800eaf8:	6878      	ldr	r0, [r7, #4]
 800eafa:	f7ff ff99 	bl	800ea30 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800eafe:	2300      	movs	r3, #0
 800eb00:	61fb      	str	r3, [r7, #28]
 800eb02:	e004      	b.n	800eb0e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800eb04:	683b      	ldr	r3, [r7, #0]
 800eb06:	2200      	movs	r2, #0
 800eb08:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800eb0a:	2301      	movs	r3, #1
 800eb0c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800eb0e:	f000 ff8d 	bl	800fa2c <vPortExitCritical>

	return xReturn;
 800eb12:	69fb      	ldr	r3, [r7, #28]
}
 800eb14:	4618      	mov	r0, r3
 800eb16:	3720      	adds	r7, #32
 800eb18:	46bd      	mov	sp, r7
 800eb1a:	bd80      	pop	{r7, pc}
 800eb1c:	200018b4 	.word	0x200018b4
 800eb20:	200018c8 	.word	0x200018c8

0800eb24 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800eb24:	b480      	push	{r7}
 800eb26:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800eb28:	4b03      	ldr	r3, [pc, #12]	@ (800eb38 <vTaskMissedYield+0x14>)
 800eb2a:	2201      	movs	r2, #1
 800eb2c:	601a      	str	r2, [r3, #0]
}
 800eb2e:	bf00      	nop
 800eb30:	46bd      	mov	sp, r7
 800eb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb36:	4770      	bx	lr
 800eb38:	200018c4 	.word	0x200018c4

0800eb3c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800eb3c:	b580      	push	{r7, lr}
 800eb3e:	b082      	sub	sp, #8
 800eb40:	af00      	add	r7, sp, #0
 800eb42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800eb44:	f000 f852 	bl	800ebec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800eb48:	4b06      	ldr	r3, [pc, #24]	@ (800eb64 <prvIdleTask+0x28>)
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	2b01      	cmp	r3, #1
 800eb4e:	d9f9      	bls.n	800eb44 <prvIdleTask+0x8>
			{
				taskYIELD();
 800eb50:	4b05      	ldr	r3, [pc, #20]	@ (800eb68 <prvIdleTask+0x2c>)
 800eb52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eb56:	601a      	str	r2, [r3, #0]
 800eb58:	f3bf 8f4f 	dsb	sy
 800eb5c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800eb60:	e7f0      	b.n	800eb44 <prvIdleTask+0x8>
 800eb62:	bf00      	nop
 800eb64:	200013e0 	.word	0x200013e0
 800eb68:	e000ed04 	.word	0xe000ed04

0800eb6c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800eb6c:	b580      	push	{r7, lr}
 800eb6e:	b082      	sub	sp, #8
 800eb70:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800eb72:	2300      	movs	r3, #0
 800eb74:	607b      	str	r3, [r7, #4]
 800eb76:	e00c      	b.n	800eb92 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800eb78:	687a      	ldr	r2, [r7, #4]
 800eb7a:	4613      	mov	r3, r2
 800eb7c:	009b      	lsls	r3, r3, #2
 800eb7e:	4413      	add	r3, r2
 800eb80:	009b      	lsls	r3, r3, #2
 800eb82:	4a12      	ldr	r2, [pc, #72]	@ (800ebcc <prvInitialiseTaskLists+0x60>)
 800eb84:	4413      	add	r3, r2
 800eb86:	4618      	mov	r0, r3
 800eb88:	f7fe f8a0 	bl	800cccc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	3301      	adds	r3, #1
 800eb90:	607b      	str	r3, [r7, #4]
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	2b37      	cmp	r3, #55	@ 0x37
 800eb96:	d9ef      	bls.n	800eb78 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800eb98:	480d      	ldr	r0, [pc, #52]	@ (800ebd0 <prvInitialiseTaskLists+0x64>)
 800eb9a:	f7fe f897 	bl	800cccc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800eb9e:	480d      	ldr	r0, [pc, #52]	@ (800ebd4 <prvInitialiseTaskLists+0x68>)
 800eba0:	f7fe f894 	bl	800cccc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800eba4:	480c      	ldr	r0, [pc, #48]	@ (800ebd8 <prvInitialiseTaskLists+0x6c>)
 800eba6:	f7fe f891 	bl	800cccc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ebaa:	480c      	ldr	r0, [pc, #48]	@ (800ebdc <prvInitialiseTaskLists+0x70>)
 800ebac:	f7fe f88e 	bl	800cccc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ebb0:	480b      	ldr	r0, [pc, #44]	@ (800ebe0 <prvInitialiseTaskLists+0x74>)
 800ebb2:	f7fe f88b 	bl	800cccc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ebb6:	4b0b      	ldr	r3, [pc, #44]	@ (800ebe4 <prvInitialiseTaskLists+0x78>)
 800ebb8:	4a05      	ldr	r2, [pc, #20]	@ (800ebd0 <prvInitialiseTaskLists+0x64>)
 800ebba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ebbc:	4b0a      	ldr	r3, [pc, #40]	@ (800ebe8 <prvInitialiseTaskLists+0x7c>)
 800ebbe:	4a05      	ldr	r2, [pc, #20]	@ (800ebd4 <prvInitialiseTaskLists+0x68>)
 800ebc0:	601a      	str	r2, [r3, #0]
}
 800ebc2:	bf00      	nop
 800ebc4:	3708      	adds	r7, #8
 800ebc6:	46bd      	mov	sp, r7
 800ebc8:	bd80      	pop	{r7, pc}
 800ebca:	bf00      	nop
 800ebcc:	200013e0 	.word	0x200013e0
 800ebd0:	20001840 	.word	0x20001840
 800ebd4:	20001854 	.word	0x20001854
 800ebd8:	20001870 	.word	0x20001870
 800ebdc:	20001884 	.word	0x20001884
 800ebe0:	2000189c 	.word	0x2000189c
 800ebe4:	20001868 	.word	0x20001868
 800ebe8:	2000186c 	.word	0x2000186c

0800ebec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ebec:	b580      	push	{r7, lr}
 800ebee:	b082      	sub	sp, #8
 800ebf0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ebf2:	e019      	b.n	800ec28 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ebf4:	f000 fee8 	bl	800f9c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ebf8:	4b10      	ldr	r3, [pc, #64]	@ (800ec3c <prvCheckTasksWaitingTermination+0x50>)
 800ebfa:	68db      	ldr	r3, [r3, #12]
 800ebfc:	68db      	ldr	r3, [r3, #12]
 800ebfe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	3304      	adds	r3, #4
 800ec04:	4618      	mov	r0, r3
 800ec06:	f7fe f8eb 	bl	800cde0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ec0a:	4b0d      	ldr	r3, [pc, #52]	@ (800ec40 <prvCheckTasksWaitingTermination+0x54>)
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	3b01      	subs	r3, #1
 800ec10:	4a0b      	ldr	r2, [pc, #44]	@ (800ec40 <prvCheckTasksWaitingTermination+0x54>)
 800ec12:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ec14:	4b0b      	ldr	r3, [pc, #44]	@ (800ec44 <prvCheckTasksWaitingTermination+0x58>)
 800ec16:	681b      	ldr	r3, [r3, #0]
 800ec18:	3b01      	subs	r3, #1
 800ec1a:	4a0a      	ldr	r2, [pc, #40]	@ (800ec44 <prvCheckTasksWaitingTermination+0x58>)
 800ec1c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ec1e:	f000 ff05 	bl	800fa2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ec22:	6878      	ldr	r0, [r7, #4]
 800ec24:	f000 f810 	bl	800ec48 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ec28:	4b06      	ldr	r3, [pc, #24]	@ (800ec44 <prvCheckTasksWaitingTermination+0x58>)
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d1e1      	bne.n	800ebf4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ec30:	bf00      	nop
 800ec32:	bf00      	nop
 800ec34:	3708      	adds	r7, #8
 800ec36:	46bd      	mov	sp, r7
 800ec38:	bd80      	pop	{r7, pc}
 800ec3a:	bf00      	nop
 800ec3c:	20001884 	.word	0x20001884
 800ec40:	200018b0 	.word	0x200018b0
 800ec44:	20001898 	.word	0x20001898

0800ec48 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ec48:	b580      	push	{r7, lr}
 800ec4a:	b084      	sub	sp, #16
 800ec4c:	af00      	add	r7, sp, #0
 800ec4e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	3354      	adds	r3, #84	@ 0x54
 800ec54:	4618      	mov	r0, r3
 800ec56:	f003 fa23 	bl	80120a0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d108      	bne.n	800ec76 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec68:	4618      	mov	r0, r3
 800ec6a:	f001 f89d 	bl	800fda8 <vPortFree>
				vPortFree( pxTCB );
 800ec6e:	6878      	ldr	r0, [r7, #4]
 800ec70:	f001 f89a 	bl	800fda8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ec74:	e019      	b.n	800ecaa <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ec7c:	2b01      	cmp	r3, #1
 800ec7e:	d103      	bne.n	800ec88 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ec80:	6878      	ldr	r0, [r7, #4]
 800ec82:	f001 f891 	bl	800fda8 <vPortFree>
	}
 800ec86:	e010      	b.n	800ecaa <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ec88:	687b      	ldr	r3, [r7, #4]
 800ec8a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ec8e:	2b02      	cmp	r3, #2
 800ec90:	d00b      	beq.n	800ecaa <prvDeleteTCB+0x62>
	__asm volatile
 800ec92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec96:	f383 8811 	msr	BASEPRI, r3
 800ec9a:	f3bf 8f6f 	isb	sy
 800ec9e:	f3bf 8f4f 	dsb	sy
 800eca2:	60fb      	str	r3, [r7, #12]
}
 800eca4:	bf00      	nop
 800eca6:	bf00      	nop
 800eca8:	e7fd      	b.n	800eca6 <prvDeleteTCB+0x5e>
	}
 800ecaa:	bf00      	nop
 800ecac:	3710      	adds	r7, #16
 800ecae:	46bd      	mov	sp, r7
 800ecb0:	bd80      	pop	{r7, pc}
	...

0800ecb4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ecb4:	b480      	push	{r7}
 800ecb6:	b083      	sub	sp, #12
 800ecb8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ecba:	4b0c      	ldr	r3, [pc, #48]	@ (800ecec <prvResetNextTaskUnblockTime+0x38>)
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d104      	bne.n	800ecce <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ecc4:	4b0a      	ldr	r3, [pc, #40]	@ (800ecf0 <prvResetNextTaskUnblockTime+0x3c>)
 800ecc6:	f04f 32ff 	mov.w	r2, #4294967295
 800ecca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800eccc:	e008      	b.n	800ece0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ecce:	4b07      	ldr	r3, [pc, #28]	@ (800ecec <prvResetNextTaskUnblockTime+0x38>)
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	68db      	ldr	r3, [r3, #12]
 800ecd4:	68db      	ldr	r3, [r3, #12]
 800ecd6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	685b      	ldr	r3, [r3, #4]
 800ecdc:	4a04      	ldr	r2, [pc, #16]	@ (800ecf0 <prvResetNextTaskUnblockTime+0x3c>)
 800ecde:	6013      	str	r3, [r2, #0]
}
 800ece0:	bf00      	nop
 800ece2:	370c      	adds	r7, #12
 800ece4:	46bd      	mov	sp, r7
 800ece6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecea:	4770      	bx	lr
 800ecec:	20001868 	.word	0x20001868
 800ecf0:	200018d0 	.word	0x200018d0

0800ecf4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ecf4:	b480      	push	{r7}
 800ecf6:	b083      	sub	sp, #12
 800ecf8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ecfa:	4b0b      	ldr	r3, [pc, #44]	@ (800ed28 <xTaskGetSchedulerState+0x34>)
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d102      	bne.n	800ed08 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ed02:	2301      	movs	r3, #1
 800ed04:	607b      	str	r3, [r7, #4]
 800ed06:	e008      	b.n	800ed1a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ed08:	4b08      	ldr	r3, [pc, #32]	@ (800ed2c <xTaskGetSchedulerState+0x38>)
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d102      	bne.n	800ed16 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ed10:	2302      	movs	r3, #2
 800ed12:	607b      	str	r3, [r7, #4]
 800ed14:	e001      	b.n	800ed1a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ed16:	2300      	movs	r3, #0
 800ed18:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ed1a:	687b      	ldr	r3, [r7, #4]
	}
 800ed1c:	4618      	mov	r0, r3
 800ed1e:	370c      	adds	r7, #12
 800ed20:	46bd      	mov	sp, r7
 800ed22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed26:	4770      	bx	lr
 800ed28:	200018bc 	.word	0x200018bc
 800ed2c:	200018d8 	.word	0x200018d8

0800ed30 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ed30:	b580      	push	{r7, lr}
 800ed32:	b084      	sub	sp, #16
 800ed34:	af00      	add	r7, sp, #0
 800ed36:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ed3c:	2300      	movs	r3, #0
 800ed3e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d051      	beq.n	800edea <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ed46:	68bb      	ldr	r3, [r7, #8]
 800ed48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed4a:	4b2a      	ldr	r3, [pc, #168]	@ (800edf4 <xTaskPriorityInherit+0xc4>)
 800ed4c:	681b      	ldr	r3, [r3, #0]
 800ed4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed50:	429a      	cmp	r2, r3
 800ed52:	d241      	bcs.n	800edd8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ed54:	68bb      	ldr	r3, [r7, #8]
 800ed56:	699b      	ldr	r3, [r3, #24]
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	db06      	blt.n	800ed6a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ed5c:	4b25      	ldr	r3, [pc, #148]	@ (800edf4 <xTaskPriorityInherit+0xc4>)
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ed62:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ed66:	68bb      	ldr	r3, [r7, #8]
 800ed68:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ed6a:	68bb      	ldr	r3, [r7, #8]
 800ed6c:	6959      	ldr	r1, [r3, #20]
 800ed6e:	68bb      	ldr	r3, [r7, #8]
 800ed70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed72:	4613      	mov	r3, r2
 800ed74:	009b      	lsls	r3, r3, #2
 800ed76:	4413      	add	r3, r2
 800ed78:	009b      	lsls	r3, r3, #2
 800ed7a:	4a1f      	ldr	r2, [pc, #124]	@ (800edf8 <xTaskPriorityInherit+0xc8>)
 800ed7c:	4413      	add	r3, r2
 800ed7e:	4299      	cmp	r1, r3
 800ed80:	d122      	bne.n	800edc8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ed82:	68bb      	ldr	r3, [r7, #8]
 800ed84:	3304      	adds	r3, #4
 800ed86:	4618      	mov	r0, r3
 800ed88:	f7fe f82a 	bl	800cde0 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ed8c:	4b19      	ldr	r3, [pc, #100]	@ (800edf4 <xTaskPriorityInherit+0xc4>)
 800ed8e:	681b      	ldr	r3, [r3, #0]
 800ed90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed92:	68bb      	ldr	r3, [r7, #8]
 800ed94:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800ed96:	68bb      	ldr	r3, [r7, #8]
 800ed98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ed9a:	4b18      	ldr	r3, [pc, #96]	@ (800edfc <xTaskPriorityInherit+0xcc>)
 800ed9c:	681b      	ldr	r3, [r3, #0]
 800ed9e:	429a      	cmp	r2, r3
 800eda0:	d903      	bls.n	800edaa <xTaskPriorityInherit+0x7a>
 800eda2:	68bb      	ldr	r3, [r7, #8]
 800eda4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eda6:	4a15      	ldr	r2, [pc, #84]	@ (800edfc <xTaskPriorityInherit+0xcc>)
 800eda8:	6013      	str	r3, [r2, #0]
 800edaa:	68bb      	ldr	r3, [r7, #8]
 800edac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800edae:	4613      	mov	r3, r2
 800edb0:	009b      	lsls	r3, r3, #2
 800edb2:	4413      	add	r3, r2
 800edb4:	009b      	lsls	r3, r3, #2
 800edb6:	4a10      	ldr	r2, [pc, #64]	@ (800edf8 <xTaskPriorityInherit+0xc8>)
 800edb8:	441a      	add	r2, r3
 800edba:	68bb      	ldr	r3, [r7, #8]
 800edbc:	3304      	adds	r3, #4
 800edbe:	4619      	mov	r1, r3
 800edc0:	4610      	mov	r0, r2
 800edc2:	f7fd ffb0 	bl	800cd26 <vListInsertEnd>
 800edc6:	e004      	b.n	800edd2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800edc8:	4b0a      	ldr	r3, [pc, #40]	@ (800edf4 <xTaskPriorityInherit+0xc4>)
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800edce:	68bb      	ldr	r3, [r7, #8]
 800edd0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800edd2:	2301      	movs	r3, #1
 800edd4:	60fb      	str	r3, [r7, #12]
 800edd6:	e008      	b.n	800edea <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800edd8:	68bb      	ldr	r3, [r7, #8]
 800edda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800eddc:	4b05      	ldr	r3, [pc, #20]	@ (800edf4 <xTaskPriorityInherit+0xc4>)
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ede2:	429a      	cmp	r2, r3
 800ede4:	d201      	bcs.n	800edea <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ede6:	2301      	movs	r3, #1
 800ede8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800edea:	68fb      	ldr	r3, [r7, #12]
	}
 800edec:	4618      	mov	r0, r3
 800edee:	3710      	adds	r7, #16
 800edf0:	46bd      	mov	sp, r7
 800edf2:	bd80      	pop	{r7, pc}
 800edf4:	200013dc 	.word	0x200013dc
 800edf8:	200013e0 	.word	0x200013e0
 800edfc:	200018b8 	.word	0x200018b8

0800ee00 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ee00:	b580      	push	{r7, lr}
 800ee02:	b086      	sub	sp, #24
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ee0c:	2300      	movs	r3, #0
 800ee0e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d058      	beq.n	800eec8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ee16:	4b2f      	ldr	r3, [pc, #188]	@ (800eed4 <xTaskPriorityDisinherit+0xd4>)
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	693a      	ldr	r2, [r7, #16]
 800ee1c:	429a      	cmp	r2, r3
 800ee1e:	d00b      	beq.n	800ee38 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ee20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee24:	f383 8811 	msr	BASEPRI, r3
 800ee28:	f3bf 8f6f 	isb	sy
 800ee2c:	f3bf 8f4f 	dsb	sy
 800ee30:	60fb      	str	r3, [r7, #12]
}
 800ee32:	bf00      	nop
 800ee34:	bf00      	nop
 800ee36:	e7fd      	b.n	800ee34 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ee38:	693b      	ldr	r3, [r7, #16]
 800ee3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d10b      	bne.n	800ee58 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ee40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee44:	f383 8811 	msr	BASEPRI, r3
 800ee48:	f3bf 8f6f 	isb	sy
 800ee4c:	f3bf 8f4f 	dsb	sy
 800ee50:	60bb      	str	r3, [r7, #8]
}
 800ee52:	bf00      	nop
 800ee54:	bf00      	nop
 800ee56:	e7fd      	b.n	800ee54 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800ee58:	693b      	ldr	r3, [r7, #16]
 800ee5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ee5c:	1e5a      	subs	r2, r3, #1
 800ee5e:	693b      	ldr	r3, [r7, #16]
 800ee60:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ee62:	693b      	ldr	r3, [r7, #16]
 800ee64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee66:	693b      	ldr	r3, [r7, #16]
 800ee68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ee6a:	429a      	cmp	r2, r3
 800ee6c:	d02c      	beq.n	800eec8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ee6e:	693b      	ldr	r3, [r7, #16]
 800ee70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d128      	bne.n	800eec8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ee76:	693b      	ldr	r3, [r7, #16]
 800ee78:	3304      	adds	r3, #4
 800ee7a:	4618      	mov	r0, r3
 800ee7c:	f7fd ffb0 	bl	800cde0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ee80:	693b      	ldr	r3, [r7, #16]
 800ee82:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ee84:	693b      	ldr	r3, [r7, #16]
 800ee86:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ee88:	693b      	ldr	r3, [r7, #16]
 800ee8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee8c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ee90:	693b      	ldr	r3, [r7, #16]
 800ee92:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ee94:	693b      	ldr	r3, [r7, #16]
 800ee96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ee98:	4b0f      	ldr	r3, [pc, #60]	@ (800eed8 <xTaskPriorityDisinherit+0xd8>)
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	429a      	cmp	r2, r3
 800ee9e:	d903      	bls.n	800eea8 <xTaskPriorityDisinherit+0xa8>
 800eea0:	693b      	ldr	r3, [r7, #16]
 800eea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eea4:	4a0c      	ldr	r2, [pc, #48]	@ (800eed8 <xTaskPriorityDisinherit+0xd8>)
 800eea6:	6013      	str	r3, [r2, #0]
 800eea8:	693b      	ldr	r3, [r7, #16]
 800eeaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eeac:	4613      	mov	r3, r2
 800eeae:	009b      	lsls	r3, r3, #2
 800eeb0:	4413      	add	r3, r2
 800eeb2:	009b      	lsls	r3, r3, #2
 800eeb4:	4a09      	ldr	r2, [pc, #36]	@ (800eedc <xTaskPriorityDisinherit+0xdc>)
 800eeb6:	441a      	add	r2, r3
 800eeb8:	693b      	ldr	r3, [r7, #16]
 800eeba:	3304      	adds	r3, #4
 800eebc:	4619      	mov	r1, r3
 800eebe:	4610      	mov	r0, r2
 800eec0:	f7fd ff31 	bl	800cd26 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800eec4:	2301      	movs	r3, #1
 800eec6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800eec8:	697b      	ldr	r3, [r7, #20]
	}
 800eeca:	4618      	mov	r0, r3
 800eecc:	3718      	adds	r7, #24
 800eece:	46bd      	mov	sp, r7
 800eed0:	bd80      	pop	{r7, pc}
 800eed2:	bf00      	nop
 800eed4:	200013dc 	.word	0x200013dc
 800eed8:	200018b8 	.word	0x200018b8
 800eedc:	200013e0 	.word	0x200013e0

0800eee0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b088      	sub	sp, #32
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	6078      	str	r0, [r7, #4]
 800eee8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800eeee:	2301      	movs	r3, #1
 800eef0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d06c      	beq.n	800efd2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800eef8:	69bb      	ldr	r3, [r7, #24]
 800eefa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d10b      	bne.n	800ef18 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800ef00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef04:	f383 8811 	msr	BASEPRI, r3
 800ef08:	f3bf 8f6f 	isb	sy
 800ef0c:	f3bf 8f4f 	dsb	sy
 800ef10:	60fb      	str	r3, [r7, #12]
}
 800ef12:	bf00      	nop
 800ef14:	bf00      	nop
 800ef16:	e7fd      	b.n	800ef14 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ef18:	69bb      	ldr	r3, [r7, #24]
 800ef1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef1c:	683a      	ldr	r2, [r7, #0]
 800ef1e:	429a      	cmp	r2, r3
 800ef20:	d902      	bls.n	800ef28 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ef22:	683b      	ldr	r3, [r7, #0]
 800ef24:	61fb      	str	r3, [r7, #28]
 800ef26:	e002      	b.n	800ef2e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800ef28:	69bb      	ldr	r3, [r7, #24]
 800ef2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef2c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ef2e:	69bb      	ldr	r3, [r7, #24]
 800ef30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef32:	69fa      	ldr	r2, [r7, #28]
 800ef34:	429a      	cmp	r2, r3
 800ef36:	d04c      	beq.n	800efd2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ef38:	69bb      	ldr	r3, [r7, #24]
 800ef3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef3c:	697a      	ldr	r2, [r7, #20]
 800ef3e:	429a      	cmp	r2, r3
 800ef40:	d147      	bne.n	800efd2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ef42:	4b26      	ldr	r3, [pc, #152]	@ (800efdc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800ef44:	681b      	ldr	r3, [r3, #0]
 800ef46:	69ba      	ldr	r2, [r7, #24]
 800ef48:	429a      	cmp	r2, r3
 800ef4a:	d10b      	bne.n	800ef64 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800ef4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef50:	f383 8811 	msr	BASEPRI, r3
 800ef54:	f3bf 8f6f 	isb	sy
 800ef58:	f3bf 8f4f 	dsb	sy
 800ef5c:	60bb      	str	r3, [r7, #8]
}
 800ef5e:	bf00      	nop
 800ef60:	bf00      	nop
 800ef62:	e7fd      	b.n	800ef60 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ef64:	69bb      	ldr	r3, [r7, #24]
 800ef66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef68:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800ef6a:	69bb      	ldr	r3, [r7, #24]
 800ef6c:	69fa      	ldr	r2, [r7, #28]
 800ef6e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ef70:	69bb      	ldr	r3, [r7, #24]
 800ef72:	699b      	ldr	r3, [r3, #24]
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	db04      	blt.n	800ef82 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ef78:	69fb      	ldr	r3, [r7, #28]
 800ef7a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ef7e:	69bb      	ldr	r3, [r7, #24]
 800ef80:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ef82:	69bb      	ldr	r3, [r7, #24]
 800ef84:	6959      	ldr	r1, [r3, #20]
 800ef86:	693a      	ldr	r2, [r7, #16]
 800ef88:	4613      	mov	r3, r2
 800ef8a:	009b      	lsls	r3, r3, #2
 800ef8c:	4413      	add	r3, r2
 800ef8e:	009b      	lsls	r3, r3, #2
 800ef90:	4a13      	ldr	r2, [pc, #76]	@ (800efe0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ef92:	4413      	add	r3, r2
 800ef94:	4299      	cmp	r1, r3
 800ef96:	d11c      	bne.n	800efd2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ef98:	69bb      	ldr	r3, [r7, #24]
 800ef9a:	3304      	adds	r3, #4
 800ef9c:	4618      	mov	r0, r3
 800ef9e:	f7fd ff1f 	bl	800cde0 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800efa2:	69bb      	ldr	r3, [r7, #24]
 800efa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efa6:	4b0f      	ldr	r3, [pc, #60]	@ (800efe4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	429a      	cmp	r2, r3
 800efac:	d903      	bls.n	800efb6 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800efae:	69bb      	ldr	r3, [r7, #24]
 800efb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efb2:	4a0c      	ldr	r2, [pc, #48]	@ (800efe4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800efb4:	6013      	str	r3, [r2, #0]
 800efb6:	69bb      	ldr	r3, [r7, #24]
 800efb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efba:	4613      	mov	r3, r2
 800efbc:	009b      	lsls	r3, r3, #2
 800efbe:	4413      	add	r3, r2
 800efc0:	009b      	lsls	r3, r3, #2
 800efc2:	4a07      	ldr	r2, [pc, #28]	@ (800efe0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800efc4:	441a      	add	r2, r3
 800efc6:	69bb      	ldr	r3, [r7, #24]
 800efc8:	3304      	adds	r3, #4
 800efca:	4619      	mov	r1, r3
 800efcc:	4610      	mov	r0, r2
 800efce:	f7fd feaa 	bl	800cd26 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800efd2:	bf00      	nop
 800efd4:	3720      	adds	r7, #32
 800efd6:	46bd      	mov	sp, r7
 800efd8:	bd80      	pop	{r7, pc}
 800efda:	bf00      	nop
 800efdc:	200013dc 	.word	0x200013dc
 800efe0:	200013e0 	.word	0x200013e0
 800efe4:	200018b8 	.word	0x200018b8

0800efe8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800efe8:	b480      	push	{r7}
 800efea:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800efec:	4b07      	ldr	r3, [pc, #28]	@ (800f00c <pvTaskIncrementMutexHeldCount+0x24>)
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d004      	beq.n	800effe <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800eff4:	4b05      	ldr	r3, [pc, #20]	@ (800f00c <pvTaskIncrementMutexHeldCount+0x24>)
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800effa:	3201      	adds	r2, #1
 800effc:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800effe:	4b03      	ldr	r3, [pc, #12]	@ (800f00c <pvTaskIncrementMutexHeldCount+0x24>)
 800f000:	681b      	ldr	r3, [r3, #0]
	}
 800f002:	4618      	mov	r0, r3
 800f004:	46bd      	mov	sp, r7
 800f006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00a:	4770      	bx	lr
 800f00c:	200013dc 	.word	0x200013dc

0800f010 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f010:	b580      	push	{r7, lr}
 800f012:	b084      	sub	sp, #16
 800f014:	af00      	add	r7, sp, #0
 800f016:	6078      	str	r0, [r7, #4]
 800f018:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f01a:	4b21      	ldr	r3, [pc, #132]	@ (800f0a0 <prvAddCurrentTaskToDelayedList+0x90>)
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f020:	4b20      	ldr	r3, [pc, #128]	@ (800f0a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	3304      	adds	r3, #4
 800f026:	4618      	mov	r0, r3
 800f028:	f7fd feda 	bl	800cde0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f032:	d10a      	bne.n	800f04a <prvAddCurrentTaskToDelayedList+0x3a>
 800f034:	683b      	ldr	r3, [r7, #0]
 800f036:	2b00      	cmp	r3, #0
 800f038:	d007      	beq.n	800f04a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f03a:	4b1a      	ldr	r3, [pc, #104]	@ (800f0a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	3304      	adds	r3, #4
 800f040:	4619      	mov	r1, r3
 800f042:	4819      	ldr	r0, [pc, #100]	@ (800f0a8 <prvAddCurrentTaskToDelayedList+0x98>)
 800f044:	f7fd fe6f 	bl	800cd26 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f048:	e026      	b.n	800f098 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f04a:	68fa      	ldr	r2, [r7, #12]
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	4413      	add	r3, r2
 800f050:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f052:	4b14      	ldr	r3, [pc, #80]	@ (800f0a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	68ba      	ldr	r2, [r7, #8]
 800f058:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f05a:	68ba      	ldr	r2, [r7, #8]
 800f05c:	68fb      	ldr	r3, [r7, #12]
 800f05e:	429a      	cmp	r2, r3
 800f060:	d209      	bcs.n	800f076 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f062:	4b12      	ldr	r3, [pc, #72]	@ (800f0ac <prvAddCurrentTaskToDelayedList+0x9c>)
 800f064:	681a      	ldr	r2, [r3, #0]
 800f066:	4b0f      	ldr	r3, [pc, #60]	@ (800f0a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	3304      	adds	r3, #4
 800f06c:	4619      	mov	r1, r3
 800f06e:	4610      	mov	r0, r2
 800f070:	f7fd fe7d 	bl	800cd6e <vListInsert>
}
 800f074:	e010      	b.n	800f098 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f076:	4b0e      	ldr	r3, [pc, #56]	@ (800f0b0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800f078:	681a      	ldr	r2, [r3, #0]
 800f07a:	4b0a      	ldr	r3, [pc, #40]	@ (800f0a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800f07c:	681b      	ldr	r3, [r3, #0]
 800f07e:	3304      	adds	r3, #4
 800f080:	4619      	mov	r1, r3
 800f082:	4610      	mov	r0, r2
 800f084:	f7fd fe73 	bl	800cd6e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f088:	4b0a      	ldr	r3, [pc, #40]	@ (800f0b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	68ba      	ldr	r2, [r7, #8]
 800f08e:	429a      	cmp	r2, r3
 800f090:	d202      	bcs.n	800f098 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f092:	4a08      	ldr	r2, [pc, #32]	@ (800f0b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f094:	68bb      	ldr	r3, [r7, #8]
 800f096:	6013      	str	r3, [r2, #0]
}
 800f098:	bf00      	nop
 800f09a:	3710      	adds	r7, #16
 800f09c:	46bd      	mov	sp, r7
 800f09e:	bd80      	pop	{r7, pc}
 800f0a0:	200018b4 	.word	0x200018b4
 800f0a4:	200013dc 	.word	0x200013dc
 800f0a8:	2000189c 	.word	0x2000189c
 800f0ac:	2000186c 	.word	0x2000186c
 800f0b0:	20001868 	.word	0x20001868
 800f0b4:	200018d0 	.word	0x200018d0

0800f0b8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f0b8:	b580      	push	{r7, lr}
 800f0ba:	b08a      	sub	sp, #40	@ 0x28
 800f0bc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f0be:	2300      	movs	r3, #0
 800f0c0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f0c2:	f000 fb13 	bl	800f6ec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f0c6:	4b1d      	ldr	r3, [pc, #116]	@ (800f13c <xTimerCreateTimerTask+0x84>)
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d021      	beq.n	800f112 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f0ce:	2300      	movs	r3, #0
 800f0d0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f0d2:	2300      	movs	r3, #0
 800f0d4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f0d6:	1d3a      	adds	r2, r7, #4
 800f0d8:	f107 0108 	add.w	r1, r7, #8
 800f0dc:	f107 030c 	add.w	r3, r7, #12
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	f7fd fdd9 	bl	800cc98 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f0e6:	6879      	ldr	r1, [r7, #4]
 800f0e8:	68bb      	ldr	r3, [r7, #8]
 800f0ea:	68fa      	ldr	r2, [r7, #12]
 800f0ec:	9202      	str	r2, [sp, #8]
 800f0ee:	9301      	str	r3, [sp, #4]
 800f0f0:	2302      	movs	r3, #2
 800f0f2:	9300      	str	r3, [sp, #0]
 800f0f4:	2300      	movs	r3, #0
 800f0f6:	460a      	mov	r2, r1
 800f0f8:	4911      	ldr	r1, [pc, #68]	@ (800f140 <xTimerCreateTimerTask+0x88>)
 800f0fa:	4812      	ldr	r0, [pc, #72]	@ (800f144 <xTimerCreateTimerTask+0x8c>)
 800f0fc:	f7fe fec6 	bl	800de8c <xTaskCreateStatic>
 800f100:	4603      	mov	r3, r0
 800f102:	4a11      	ldr	r2, [pc, #68]	@ (800f148 <xTimerCreateTimerTask+0x90>)
 800f104:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f106:	4b10      	ldr	r3, [pc, #64]	@ (800f148 <xTimerCreateTimerTask+0x90>)
 800f108:	681b      	ldr	r3, [r3, #0]
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d001      	beq.n	800f112 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f10e:	2301      	movs	r3, #1
 800f110:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f112:	697b      	ldr	r3, [r7, #20]
 800f114:	2b00      	cmp	r3, #0
 800f116:	d10b      	bne.n	800f130 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800f118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f11c:	f383 8811 	msr	BASEPRI, r3
 800f120:	f3bf 8f6f 	isb	sy
 800f124:	f3bf 8f4f 	dsb	sy
 800f128:	613b      	str	r3, [r7, #16]
}
 800f12a:	bf00      	nop
 800f12c:	bf00      	nop
 800f12e:	e7fd      	b.n	800f12c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800f130:	697b      	ldr	r3, [r7, #20]
}
 800f132:	4618      	mov	r0, r3
 800f134:	3718      	adds	r7, #24
 800f136:	46bd      	mov	sp, r7
 800f138:	bd80      	pop	{r7, pc}
 800f13a:	bf00      	nop
 800f13c:	2000190c 	.word	0x2000190c
 800f140:	08014e0c 	.word	0x08014e0c
 800f144:	0800f285 	.word	0x0800f285
 800f148:	20001910 	.word	0x20001910

0800f14c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f14c:	b580      	push	{r7, lr}
 800f14e:	b08a      	sub	sp, #40	@ 0x28
 800f150:	af00      	add	r7, sp, #0
 800f152:	60f8      	str	r0, [r7, #12]
 800f154:	60b9      	str	r1, [r7, #8]
 800f156:	607a      	str	r2, [r7, #4]
 800f158:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f15a:	2300      	movs	r3, #0
 800f15c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	2b00      	cmp	r3, #0
 800f162:	d10b      	bne.n	800f17c <xTimerGenericCommand+0x30>
	__asm volatile
 800f164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f168:	f383 8811 	msr	BASEPRI, r3
 800f16c:	f3bf 8f6f 	isb	sy
 800f170:	f3bf 8f4f 	dsb	sy
 800f174:	623b      	str	r3, [r7, #32]
}
 800f176:	bf00      	nop
 800f178:	bf00      	nop
 800f17a:	e7fd      	b.n	800f178 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f17c:	4b19      	ldr	r3, [pc, #100]	@ (800f1e4 <xTimerGenericCommand+0x98>)
 800f17e:	681b      	ldr	r3, [r3, #0]
 800f180:	2b00      	cmp	r3, #0
 800f182:	d02a      	beq.n	800f1da <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f184:	68bb      	ldr	r3, [r7, #8]
 800f186:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f18c:	68fb      	ldr	r3, [r7, #12]
 800f18e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f190:	68bb      	ldr	r3, [r7, #8]
 800f192:	2b05      	cmp	r3, #5
 800f194:	dc18      	bgt.n	800f1c8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f196:	f7ff fdad 	bl	800ecf4 <xTaskGetSchedulerState>
 800f19a:	4603      	mov	r3, r0
 800f19c:	2b02      	cmp	r3, #2
 800f19e:	d109      	bne.n	800f1b4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f1a0:	4b10      	ldr	r3, [pc, #64]	@ (800f1e4 <xTimerGenericCommand+0x98>)
 800f1a2:	6818      	ldr	r0, [r3, #0]
 800f1a4:	f107 0110 	add.w	r1, r7, #16
 800f1a8:	2300      	movs	r3, #0
 800f1aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f1ac:	f7fd fff6 	bl	800d19c <xQueueGenericSend>
 800f1b0:	6278      	str	r0, [r7, #36]	@ 0x24
 800f1b2:	e012      	b.n	800f1da <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f1b4:	4b0b      	ldr	r3, [pc, #44]	@ (800f1e4 <xTimerGenericCommand+0x98>)
 800f1b6:	6818      	ldr	r0, [r3, #0]
 800f1b8:	f107 0110 	add.w	r1, r7, #16
 800f1bc:	2300      	movs	r3, #0
 800f1be:	2200      	movs	r2, #0
 800f1c0:	f7fd ffec 	bl	800d19c <xQueueGenericSend>
 800f1c4:	6278      	str	r0, [r7, #36]	@ 0x24
 800f1c6:	e008      	b.n	800f1da <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f1c8:	4b06      	ldr	r3, [pc, #24]	@ (800f1e4 <xTimerGenericCommand+0x98>)
 800f1ca:	6818      	ldr	r0, [r3, #0]
 800f1cc:	f107 0110 	add.w	r1, r7, #16
 800f1d0:	2300      	movs	r3, #0
 800f1d2:	683a      	ldr	r2, [r7, #0]
 800f1d4:	f7fe f8e4 	bl	800d3a0 <xQueueGenericSendFromISR>
 800f1d8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f1dc:	4618      	mov	r0, r3
 800f1de:	3728      	adds	r7, #40	@ 0x28
 800f1e0:	46bd      	mov	sp, r7
 800f1e2:	bd80      	pop	{r7, pc}
 800f1e4:	2000190c 	.word	0x2000190c

0800f1e8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f1e8:	b580      	push	{r7, lr}
 800f1ea:	b088      	sub	sp, #32
 800f1ec:	af02      	add	r7, sp, #8
 800f1ee:	6078      	str	r0, [r7, #4]
 800f1f0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f1f2:	4b23      	ldr	r3, [pc, #140]	@ (800f280 <prvProcessExpiredTimer+0x98>)
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	68db      	ldr	r3, [r3, #12]
 800f1f8:	68db      	ldr	r3, [r3, #12]
 800f1fa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f1fc:	697b      	ldr	r3, [r7, #20]
 800f1fe:	3304      	adds	r3, #4
 800f200:	4618      	mov	r0, r3
 800f202:	f7fd fded 	bl	800cde0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f206:	697b      	ldr	r3, [r7, #20]
 800f208:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f20c:	f003 0304 	and.w	r3, r3, #4
 800f210:	2b00      	cmp	r3, #0
 800f212:	d023      	beq.n	800f25c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f214:	697b      	ldr	r3, [r7, #20]
 800f216:	699a      	ldr	r2, [r3, #24]
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	18d1      	adds	r1, r2, r3
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	683a      	ldr	r2, [r7, #0]
 800f220:	6978      	ldr	r0, [r7, #20]
 800f222:	f000 f8d5 	bl	800f3d0 <prvInsertTimerInActiveList>
 800f226:	4603      	mov	r3, r0
 800f228:	2b00      	cmp	r3, #0
 800f22a:	d020      	beq.n	800f26e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f22c:	2300      	movs	r3, #0
 800f22e:	9300      	str	r3, [sp, #0]
 800f230:	2300      	movs	r3, #0
 800f232:	687a      	ldr	r2, [r7, #4]
 800f234:	2100      	movs	r1, #0
 800f236:	6978      	ldr	r0, [r7, #20]
 800f238:	f7ff ff88 	bl	800f14c <xTimerGenericCommand>
 800f23c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f23e:	693b      	ldr	r3, [r7, #16]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d114      	bne.n	800f26e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800f244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f248:	f383 8811 	msr	BASEPRI, r3
 800f24c:	f3bf 8f6f 	isb	sy
 800f250:	f3bf 8f4f 	dsb	sy
 800f254:	60fb      	str	r3, [r7, #12]
}
 800f256:	bf00      	nop
 800f258:	bf00      	nop
 800f25a:	e7fd      	b.n	800f258 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f25c:	697b      	ldr	r3, [r7, #20]
 800f25e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f262:	f023 0301 	bic.w	r3, r3, #1
 800f266:	b2da      	uxtb	r2, r3
 800f268:	697b      	ldr	r3, [r7, #20]
 800f26a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f26e:	697b      	ldr	r3, [r7, #20]
 800f270:	6a1b      	ldr	r3, [r3, #32]
 800f272:	6978      	ldr	r0, [r7, #20]
 800f274:	4798      	blx	r3
}
 800f276:	bf00      	nop
 800f278:	3718      	adds	r7, #24
 800f27a:	46bd      	mov	sp, r7
 800f27c:	bd80      	pop	{r7, pc}
 800f27e:	bf00      	nop
 800f280:	20001904 	.word	0x20001904

0800f284 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f284:	b580      	push	{r7, lr}
 800f286:	b084      	sub	sp, #16
 800f288:	af00      	add	r7, sp, #0
 800f28a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f28c:	f107 0308 	add.w	r3, r7, #8
 800f290:	4618      	mov	r0, r3
 800f292:	f000 f859 	bl	800f348 <prvGetNextExpireTime>
 800f296:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f298:	68bb      	ldr	r3, [r7, #8]
 800f29a:	4619      	mov	r1, r3
 800f29c:	68f8      	ldr	r0, [r7, #12]
 800f29e:	f000 f805 	bl	800f2ac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f2a2:	f000 f8d7 	bl	800f454 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f2a6:	bf00      	nop
 800f2a8:	e7f0      	b.n	800f28c <prvTimerTask+0x8>
	...

0800f2ac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f2ac:	b580      	push	{r7, lr}
 800f2ae:	b084      	sub	sp, #16
 800f2b0:	af00      	add	r7, sp, #0
 800f2b2:	6078      	str	r0, [r7, #4]
 800f2b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f2b6:	f7ff f929 	bl	800e50c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f2ba:	f107 0308 	add.w	r3, r7, #8
 800f2be:	4618      	mov	r0, r3
 800f2c0:	f000 f866 	bl	800f390 <prvSampleTimeNow>
 800f2c4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f2c6:	68bb      	ldr	r3, [r7, #8]
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d130      	bne.n	800f32e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f2cc:	683b      	ldr	r3, [r7, #0]
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d10a      	bne.n	800f2e8 <prvProcessTimerOrBlockTask+0x3c>
 800f2d2:	687a      	ldr	r2, [r7, #4]
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	429a      	cmp	r2, r3
 800f2d8:	d806      	bhi.n	800f2e8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f2da:	f7ff f925 	bl	800e528 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f2de:	68f9      	ldr	r1, [r7, #12]
 800f2e0:	6878      	ldr	r0, [r7, #4]
 800f2e2:	f7ff ff81 	bl	800f1e8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f2e6:	e024      	b.n	800f332 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f2e8:	683b      	ldr	r3, [r7, #0]
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d008      	beq.n	800f300 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f2ee:	4b13      	ldr	r3, [pc, #76]	@ (800f33c <prvProcessTimerOrBlockTask+0x90>)
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	d101      	bne.n	800f2fc <prvProcessTimerOrBlockTask+0x50>
 800f2f8:	2301      	movs	r3, #1
 800f2fa:	e000      	b.n	800f2fe <prvProcessTimerOrBlockTask+0x52>
 800f2fc:	2300      	movs	r3, #0
 800f2fe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f300:	4b0f      	ldr	r3, [pc, #60]	@ (800f340 <prvProcessTimerOrBlockTask+0x94>)
 800f302:	6818      	ldr	r0, [r3, #0]
 800f304:	687a      	ldr	r2, [r7, #4]
 800f306:	68fb      	ldr	r3, [r7, #12]
 800f308:	1ad3      	subs	r3, r2, r3
 800f30a:	683a      	ldr	r2, [r7, #0]
 800f30c:	4619      	mov	r1, r3
 800f30e:	f7fe fd89 	bl	800de24 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f312:	f7ff f909 	bl	800e528 <xTaskResumeAll>
 800f316:	4603      	mov	r3, r0
 800f318:	2b00      	cmp	r3, #0
 800f31a:	d10a      	bne.n	800f332 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f31c:	4b09      	ldr	r3, [pc, #36]	@ (800f344 <prvProcessTimerOrBlockTask+0x98>)
 800f31e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f322:	601a      	str	r2, [r3, #0]
 800f324:	f3bf 8f4f 	dsb	sy
 800f328:	f3bf 8f6f 	isb	sy
}
 800f32c:	e001      	b.n	800f332 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f32e:	f7ff f8fb 	bl	800e528 <xTaskResumeAll>
}
 800f332:	bf00      	nop
 800f334:	3710      	adds	r7, #16
 800f336:	46bd      	mov	sp, r7
 800f338:	bd80      	pop	{r7, pc}
 800f33a:	bf00      	nop
 800f33c:	20001908 	.word	0x20001908
 800f340:	2000190c 	.word	0x2000190c
 800f344:	e000ed04 	.word	0xe000ed04

0800f348 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f348:	b480      	push	{r7}
 800f34a:	b085      	sub	sp, #20
 800f34c:	af00      	add	r7, sp, #0
 800f34e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f350:	4b0e      	ldr	r3, [pc, #56]	@ (800f38c <prvGetNextExpireTime+0x44>)
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	2b00      	cmp	r3, #0
 800f358:	d101      	bne.n	800f35e <prvGetNextExpireTime+0x16>
 800f35a:	2201      	movs	r2, #1
 800f35c:	e000      	b.n	800f360 <prvGetNextExpireTime+0x18>
 800f35e:	2200      	movs	r2, #0
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d105      	bne.n	800f378 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f36c:	4b07      	ldr	r3, [pc, #28]	@ (800f38c <prvGetNextExpireTime+0x44>)
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	68db      	ldr	r3, [r3, #12]
 800f372:	681b      	ldr	r3, [r3, #0]
 800f374:	60fb      	str	r3, [r7, #12]
 800f376:	e001      	b.n	800f37c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800f378:	2300      	movs	r3, #0
 800f37a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800f37c:	68fb      	ldr	r3, [r7, #12]
}
 800f37e:	4618      	mov	r0, r3
 800f380:	3714      	adds	r7, #20
 800f382:	46bd      	mov	sp, r7
 800f384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f388:	4770      	bx	lr
 800f38a:	bf00      	nop
 800f38c:	20001904 	.word	0x20001904

0800f390 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800f390:	b580      	push	{r7, lr}
 800f392:	b084      	sub	sp, #16
 800f394:	af00      	add	r7, sp, #0
 800f396:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800f398:	f7ff f964 	bl	800e664 <xTaskGetTickCount>
 800f39c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800f39e:	4b0b      	ldr	r3, [pc, #44]	@ (800f3cc <prvSampleTimeNow+0x3c>)
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	68fa      	ldr	r2, [r7, #12]
 800f3a4:	429a      	cmp	r2, r3
 800f3a6:	d205      	bcs.n	800f3b4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800f3a8:	f000 f93a 	bl	800f620 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	2201      	movs	r2, #1
 800f3b0:	601a      	str	r2, [r3, #0]
 800f3b2:	e002      	b.n	800f3ba <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	2200      	movs	r2, #0
 800f3b8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800f3ba:	4a04      	ldr	r2, [pc, #16]	@ (800f3cc <prvSampleTimeNow+0x3c>)
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800f3c0:	68fb      	ldr	r3, [r7, #12]
}
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	3710      	adds	r7, #16
 800f3c6:	46bd      	mov	sp, r7
 800f3c8:	bd80      	pop	{r7, pc}
 800f3ca:	bf00      	nop
 800f3cc:	20001914 	.word	0x20001914

0800f3d0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800f3d0:	b580      	push	{r7, lr}
 800f3d2:	b086      	sub	sp, #24
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	60f8      	str	r0, [r7, #12]
 800f3d8:	60b9      	str	r1, [r7, #8]
 800f3da:	607a      	str	r2, [r7, #4]
 800f3dc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800f3de:	2300      	movs	r3, #0
 800f3e0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	68ba      	ldr	r2, [r7, #8]
 800f3e6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f3e8:	68fb      	ldr	r3, [r7, #12]
 800f3ea:	68fa      	ldr	r2, [r7, #12]
 800f3ec:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800f3ee:	68ba      	ldr	r2, [r7, #8]
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	429a      	cmp	r2, r3
 800f3f4:	d812      	bhi.n	800f41c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f3f6:	687a      	ldr	r2, [r7, #4]
 800f3f8:	683b      	ldr	r3, [r7, #0]
 800f3fa:	1ad2      	subs	r2, r2, r3
 800f3fc:	68fb      	ldr	r3, [r7, #12]
 800f3fe:	699b      	ldr	r3, [r3, #24]
 800f400:	429a      	cmp	r2, r3
 800f402:	d302      	bcc.n	800f40a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f404:	2301      	movs	r3, #1
 800f406:	617b      	str	r3, [r7, #20]
 800f408:	e01b      	b.n	800f442 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f40a:	4b10      	ldr	r3, [pc, #64]	@ (800f44c <prvInsertTimerInActiveList+0x7c>)
 800f40c:	681a      	ldr	r2, [r3, #0]
 800f40e:	68fb      	ldr	r3, [r7, #12]
 800f410:	3304      	adds	r3, #4
 800f412:	4619      	mov	r1, r3
 800f414:	4610      	mov	r0, r2
 800f416:	f7fd fcaa 	bl	800cd6e <vListInsert>
 800f41a:	e012      	b.n	800f442 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f41c:	687a      	ldr	r2, [r7, #4]
 800f41e:	683b      	ldr	r3, [r7, #0]
 800f420:	429a      	cmp	r2, r3
 800f422:	d206      	bcs.n	800f432 <prvInsertTimerInActiveList+0x62>
 800f424:	68ba      	ldr	r2, [r7, #8]
 800f426:	683b      	ldr	r3, [r7, #0]
 800f428:	429a      	cmp	r2, r3
 800f42a:	d302      	bcc.n	800f432 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f42c:	2301      	movs	r3, #1
 800f42e:	617b      	str	r3, [r7, #20]
 800f430:	e007      	b.n	800f442 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f432:	4b07      	ldr	r3, [pc, #28]	@ (800f450 <prvInsertTimerInActiveList+0x80>)
 800f434:	681a      	ldr	r2, [r3, #0]
 800f436:	68fb      	ldr	r3, [r7, #12]
 800f438:	3304      	adds	r3, #4
 800f43a:	4619      	mov	r1, r3
 800f43c:	4610      	mov	r0, r2
 800f43e:	f7fd fc96 	bl	800cd6e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f442:	697b      	ldr	r3, [r7, #20]
}
 800f444:	4618      	mov	r0, r3
 800f446:	3718      	adds	r7, #24
 800f448:	46bd      	mov	sp, r7
 800f44a:	bd80      	pop	{r7, pc}
 800f44c:	20001908 	.word	0x20001908
 800f450:	20001904 	.word	0x20001904

0800f454 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f454:	b580      	push	{r7, lr}
 800f456:	b08e      	sub	sp, #56	@ 0x38
 800f458:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f45a:	e0ce      	b.n	800f5fa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	2b00      	cmp	r3, #0
 800f460:	da19      	bge.n	800f496 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800f462:	1d3b      	adds	r3, r7, #4
 800f464:	3304      	adds	r3, #4
 800f466:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800f468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d10b      	bne.n	800f486 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800f46e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f472:	f383 8811 	msr	BASEPRI, r3
 800f476:	f3bf 8f6f 	isb	sy
 800f47a:	f3bf 8f4f 	dsb	sy
 800f47e:	61fb      	str	r3, [r7, #28]
}
 800f480:	bf00      	nop
 800f482:	bf00      	nop
 800f484:	e7fd      	b.n	800f482 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f48c:	6850      	ldr	r0, [r2, #4]
 800f48e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f490:	6892      	ldr	r2, [r2, #8]
 800f492:	4611      	mov	r1, r2
 800f494:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	2b00      	cmp	r3, #0
 800f49a:	f2c0 80ae 	blt.w	800f5fa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f4a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4a4:	695b      	ldr	r3, [r3, #20]
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d004      	beq.n	800f4b4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f4aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4ac:	3304      	adds	r3, #4
 800f4ae:	4618      	mov	r0, r3
 800f4b0:	f7fd fc96 	bl	800cde0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f4b4:	463b      	mov	r3, r7
 800f4b6:	4618      	mov	r0, r3
 800f4b8:	f7ff ff6a 	bl	800f390 <prvSampleTimeNow>
 800f4bc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	2b09      	cmp	r3, #9
 800f4c2:	f200 8097 	bhi.w	800f5f4 <prvProcessReceivedCommands+0x1a0>
 800f4c6:	a201      	add	r2, pc, #4	@ (adr r2, 800f4cc <prvProcessReceivedCommands+0x78>)
 800f4c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4cc:	0800f4f5 	.word	0x0800f4f5
 800f4d0:	0800f4f5 	.word	0x0800f4f5
 800f4d4:	0800f4f5 	.word	0x0800f4f5
 800f4d8:	0800f56b 	.word	0x0800f56b
 800f4dc:	0800f57f 	.word	0x0800f57f
 800f4e0:	0800f5cb 	.word	0x0800f5cb
 800f4e4:	0800f4f5 	.word	0x0800f4f5
 800f4e8:	0800f4f5 	.word	0x0800f4f5
 800f4ec:	0800f56b 	.word	0x0800f56b
 800f4f0:	0800f57f 	.word	0x0800f57f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f4f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4f6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f4fa:	f043 0301 	orr.w	r3, r3, #1
 800f4fe:	b2da      	uxtb	r2, r3
 800f500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f502:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f506:	68ba      	ldr	r2, [r7, #8]
 800f508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f50a:	699b      	ldr	r3, [r3, #24]
 800f50c:	18d1      	adds	r1, r2, r3
 800f50e:	68bb      	ldr	r3, [r7, #8]
 800f510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f512:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f514:	f7ff ff5c 	bl	800f3d0 <prvInsertTimerInActiveList>
 800f518:	4603      	mov	r3, r0
 800f51a:	2b00      	cmp	r3, #0
 800f51c:	d06c      	beq.n	800f5f8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f51e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f520:	6a1b      	ldr	r3, [r3, #32]
 800f522:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f524:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f528:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f52c:	f003 0304 	and.w	r3, r3, #4
 800f530:	2b00      	cmp	r3, #0
 800f532:	d061      	beq.n	800f5f8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f534:	68ba      	ldr	r2, [r7, #8]
 800f536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f538:	699b      	ldr	r3, [r3, #24]
 800f53a:	441a      	add	r2, r3
 800f53c:	2300      	movs	r3, #0
 800f53e:	9300      	str	r3, [sp, #0]
 800f540:	2300      	movs	r3, #0
 800f542:	2100      	movs	r1, #0
 800f544:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f546:	f7ff fe01 	bl	800f14c <xTimerGenericCommand>
 800f54a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f54c:	6a3b      	ldr	r3, [r7, #32]
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d152      	bne.n	800f5f8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800f552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f556:	f383 8811 	msr	BASEPRI, r3
 800f55a:	f3bf 8f6f 	isb	sy
 800f55e:	f3bf 8f4f 	dsb	sy
 800f562:	61bb      	str	r3, [r7, #24]
}
 800f564:	bf00      	nop
 800f566:	bf00      	nop
 800f568:	e7fd      	b.n	800f566 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f56a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f56c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f570:	f023 0301 	bic.w	r3, r3, #1
 800f574:	b2da      	uxtb	r2, r3
 800f576:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f578:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f57c:	e03d      	b.n	800f5fa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f57e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f580:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f584:	f043 0301 	orr.w	r3, r3, #1
 800f588:	b2da      	uxtb	r2, r3
 800f58a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f58c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f590:	68ba      	ldr	r2, [r7, #8]
 800f592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f594:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f598:	699b      	ldr	r3, [r3, #24]
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d10b      	bne.n	800f5b6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800f59e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5a2:	f383 8811 	msr	BASEPRI, r3
 800f5a6:	f3bf 8f6f 	isb	sy
 800f5aa:	f3bf 8f4f 	dsb	sy
 800f5ae:	617b      	str	r3, [r7, #20]
}
 800f5b0:	bf00      	nop
 800f5b2:	bf00      	nop
 800f5b4:	e7fd      	b.n	800f5b2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f5b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5b8:	699a      	ldr	r2, [r3, #24]
 800f5ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5bc:	18d1      	adds	r1, r2, r3
 800f5be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f5c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f5c4:	f7ff ff04 	bl	800f3d0 <prvInsertTimerInActiveList>
					break;
 800f5c8:	e017      	b.n	800f5fa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f5ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f5d0:	f003 0302 	and.w	r3, r3, #2
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d103      	bne.n	800f5e0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800f5d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f5da:	f000 fbe5 	bl	800fda8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f5de:	e00c      	b.n	800f5fa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f5e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f5e6:	f023 0301 	bic.w	r3, r3, #1
 800f5ea:	b2da      	uxtb	r2, r3
 800f5ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800f5f2:	e002      	b.n	800f5fa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800f5f4:	bf00      	nop
 800f5f6:	e000      	b.n	800f5fa <prvProcessReceivedCommands+0x1a6>
					break;
 800f5f8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f5fa:	4b08      	ldr	r3, [pc, #32]	@ (800f61c <prvProcessReceivedCommands+0x1c8>)
 800f5fc:	681b      	ldr	r3, [r3, #0]
 800f5fe:	1d39      	adds	r1, r7, #4
 800f600:	2200      	movs	r2, #0
 800f602:	4618      	mov	r0, r3
 800f604:	f7fd fffa 	bl	800d5fc <xQueueReceive>
 800f608:	4603      	mov	r3, r0
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	f47f af26 	bne.w	800f45c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800f610:	bf00      	nop
 800f612:	bf00      	nop
 800f614:	3730      	adds	r7, #48	@ 0x30
 800f616:	46bd      	mov	sp, r7
 800f618:	bd80      	pop	{r7, pc}
 800f61a:	bf00      	nop
 800f61c:	2000190c 	.word	0x2000190c

0800f620 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f620:	b580      	push	{r7, lr}
 800f622:	b088      	sub	sp, #32
 800f624:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f626:	e049      	b.n	800f6bc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f628:	4b2e      	ldr	r3, [pc, #184]	@ (800f6e4 <prvSwitchTimerLists+0xc4>)
 800f62a:	681b      	ldr	r3, [r3, #0]
 800f62c:	68db      	ldr	r3, [r3, #12]
 800f62e:	681b      	ldr	r3, [r3, #0]
 800f630:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f632:	4b2c      	ldr	r3, [pc, #176]	@ (800f6e4 <prvSwitchTimerLists+0xc4>)
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	68db      	ldr	r3, [r3, #12]
 800f638:	68db      	ldr	r3, [r3, #12]
 800f63a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	3304      	adds	r3, #4
 800f640:	4618      	mov	r0, r3
 800f642:	f7fd fbcd 	bl	800cde0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	6a1b      	ldr	r3, [r3, #32]
 800f64a:	68f8      	ldr	r0, [r7, #12]
 800f64c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800f654:	f003 0304 	and.w	r3, r3, #4
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d02f      	beq.n	800f6bc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f65c:	68fb      	ldr	r3, [r7, #12]
 800f65e:	699b      	ldr	r3, [r3, #24]
 800f660:	693a      	ldr	r2, [r7, #16]
 800f662:	4413      	add	r3, r2
 800f664:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f666:	68ba      	ldr	r2, [r7, #8]
 800f668:	693b      	ldr	r3, [r7, #16]
 800f66a:	429a      	cmp	r2, r3
 800f66c:	d90e      	bls.n	800f68c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	68ba      	ldr	r2, [r7, #8]
 800f672:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	68fa      	ldr	r2, [r7, #12]
 800f678:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f67a:	4b1a      	ldr	r3, [pc, #104]	@ (800f6e4 <prvSwitchTimerLists+0xc4>)
 800f67c:	681a      	ldr	r2, [r3, #0]
 800f67e:	68fb      	ldr	r3, [r7, #12]
 800f680:	3304      	adds	r3, #4
 800f682:	4619      	mov	r1, r3
 800f684:	4610      	mov	r0, r2
 800f686:	f7fd fb72 	bl	800cd6e <vListInsert>
 800f68a:	e017      	b.n	800f6bc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f68c:	2300      	movs	r3, #0
 800f68e:	9300      	str	r3, [sp, #0]
 800f690:	2300      	movs	r3, #0
 800f692:	693a      	ldr	r2, [r7, #16]
 800f694:	2100      	movs	r1, #0
 800f696:	68f8      	ldr	r0, [r7, #12]
 800f698:	f7ff fd58 	bl	800f14c <xTimerGenericCommand>
 800f69c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d10b      	bne.n	800f6bc <prvSwitchTimerLists+0x9c>
	__asm volatile
 800f6a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6a8:	f383 8811 	msr	BASEPRI, r3
 800f6ac:	f3bf 8f6f 	isb	sy
 800f6b0:	f3bf 8f4f 	dsb	sy
 800f6b4:	603b      	str	r3, [r7, #0]
}
 800f6b6:	bf00      	nop
 800f6b8:	bf00      	nop
 800f6ba:	e7fd      	b.n	800f6b8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f6bc:	4b09      	ldr	r3, [pc, #36]	@ (800f6e4 <prvSwitchTimerLists+0xc4>)
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	681b      	ldr	r3, [r3, #0]
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d1b0      	bne.n	800f628 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f6c6:	4b07      	ldr	r3, [pc, #28]	@ (800f6e4 <prvSwitchTimerLists+0xc4>)
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f6cc:	4b06      	ldr	r3, [pc, #24]	@ (800f6e8 <prvSwitchTimerLists+0xc8>)
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	4a04      	ldr	r2, [pc, #16]	@ (800f6e4 <prvSwitchTimerLists+0xc4>)
 800f6d2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f6d4:	4a04      	ldr	r2, [pc, #16]	@ (800f6e8 <prvSwitchTimerLists+0xc8>)
 800f6d6:	697b      	ldr	r3, [r7, #20]
 800f6d8:	6013      	str	r3, [r2, #0]
}
 800f6da:	bf00      	nop
 800f6dc:	3718      	adds	r7, #24
 800f6de:	46bd      	mov	sp, r7
 800f6e0:	bd80      	pop	{r7, pc}
 800f6e2:	bf00      	nop
 800f6e4:	20001904 	.word	0x20001904
 800f6e8:	20001908 	.word	0x20001908

0800f6ec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f6ec:	b580      	push	{r7, lr}
 800f6ee:	b082      	sub	sp, #8
 800f6f0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f6f2:	f000 f969 	bl	800f9c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f6f6:	4b15      	ldr	r3, [pc, #84]	@ (800f74c <prvCheckForValidListAndQueue+0x60>)
 800f6f8:	681b      	ldr	r3, [r3, #0]
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d120      	bne.n	800f740 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f6fe:	4814      	ldr	r0, [pc, #80]	@ (800f750 <prvCheckForValidListAndQueue+0x64>)
 800f700:	f7fd fae4 	bl	800cccc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f704:	4813      	ldr	r0, [pc, #76]	@ (800f754 <prvCheckForValidListAndQueue+0x68>)
 800f706:	f7fd fae1 	bl	800cccc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f70a:	4b13      	ldr	r3, [pc, #76]	@ (800f758 <prvCheckForValidListAndQueue+0x6c>)
 800f70c:	4a10      	ldr	r2, [pc, #64]	@ (800f750 <prvCheckForValidListAndQueue+0x64>)
 800f70e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f710:	4b12      	ldr	r3, [pc, #72]	@ (800f75c <prvCheckForValidListAndQueue+0x70>)
 800f712:	4a10      	ldr	r2, [pc, #64]	@ (800f754 <prvCheckForValidListAndQueue+0x68>)
 800f714:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f716:	2300      	movs	r3, #0
 800f718:	9300      	str	r3, [sp, #0]
 800f71a:	4b11      	ldr	r3, [pc, #68]	@ (800f760 <prvCheckForValidListAndQueue+0x74>)
 800f71c:	4a11      	ldr	r2, [pc, #68]	@ (800f764 <prvCheckForValidListAndQueue+0x78>)
 800f71e:	2110      	movs	r1, #16
 800f720:	200a      	movs	r0, #10
 800f722:	f7fd fbf1 	bl	800cf08 <xQueueGenericCreateStatic>
 800f726:	4603      	mov	r3, r0
 800f728:	4a08      	ldr	r2, [pc, #32]	@ (800f74c <prvCheckForValidListAndQueue+0x60>)
 800f72a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f72c:	4b07      	ldr	r3, [pc, #28]	@ (800f74c <prvCheckForValidListAndQueue+0x60>)
 800f72e:	681b      	ldr	r3, [r3, #0]
 800f730:	2b00      	cmp	r3, #0
 800f732:	d005      	beq.n	800f740 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f734:	4b05      	ldr	r3, [pc, #20]	@ (800f74c <prvCheckForValidListAndQueue+0x60>)
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	490b      	ldr	r1, [pc, #44]	@ (800f768 <prvCheckForValidListAndQueue+0x7c>)
 800f73a:	4618      	mov	r0, r3
 800f73c:	f7fe fb1e 	bl	800dd7c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f740:	f000 f974 	bl	800fa2c <vPortExitCritical>
}
 800f744:	bf00      	nop
 800f746:	46bd      	mov	sp, r7
 800f748:	bd80      	pop	{r7, pc}
 800f74a:	bf00      	nop
 800f74c:	2000190c 	.word	0x2000190c
 800f750:	200018dc 	.word	0x200018dc
 800f754:	200018f0 	.word	0x200018f0
 800f758:	20001904 	.word	0x20001904
 800f75c:	20001908 	.word	0x20001908
 800f760:	200019b8 	.word	0x200019b8
 800f764:	20001918 	.word	0x20001918
 800f768:	08014e14 	.word	0x08014e14

0800f76c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f76c:	b480      	push	{r7}
 800f76e:	b085      	sub	sp, #20
 800f770:	af00      	add	r7, sp, #0
 800f772:	60f8      	str	r0, [r7, #12]
 800f774:	60b9      	str	r1, [r7, #8]
 800f776:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	3b04      	subs	r3, #4
 800f77c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800f784:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	3b04      	subs	r3, #4
 800f78a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f78c:	68bb      	ldr	r3, [r7, #8]
 800f78e:	f023 0201 	bic.w	r2, r3, #1
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	3b04      	subs	r3, #4
 800f79a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f79c:	4a0c      	ldr	r2, [pc, #48]	@ (800f7d0 <pxPortInitialiseStack+0x64>)
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	3b14      	subs	r3, #20
 800f7a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f7a8:	687a      	ldr	r2, [r7, #4]
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f7ae:	68fb      	ldr	r3, [r7, #12]
 800f7b0:	3b04      	subs	r3, #4
 800f7b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	f06f 0202 	mvn.w	r2, #2
 800f7ba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f7bc:	68fb      	ldr	r3, [r7, #12]
 800f7be:	3b20      	subs	r3, #32
 800f7c0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f7c2:	68fb      	ldr	r3, [r7, #12]
}
 800f7c4:	4618      	mov	r0, r3
 800f7c6:	3714      	adds	r7, #20
 800f7c8:	46bd      	mov	sp, r7
 800f7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7ce:	4770      	bx	lr
 800f7d0:	0800f7d5 	.word	0x0800f7d5

0800f7d4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f7d4:	b480      	push	{r7}
 800f7d6:	b085      	sub	sp, #20
 800f7d8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f7da:	2300      	movs	r3, #0
 800f7dc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f7de:	4b13      	ldr	r3, [pc, #76]	@ (800f82c <prvTaskExitError+0x58>)
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7e6:	d00b      	beq.n	800f800 <prvTaskExitError+0x2c>
	__asm volatile
 800f7e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7ec:	f383 8811 	msr	BASEPRI, r3
 800f7f0:	f3bf 8f6f 	isb	sy
 800f7f4:	f3bf 8f4f 	dsb	sy
 800f7f8:	60fb      	str	r3, [r7, #12]
}
 800f7fa:	bf00      	nop
 800f7fc:	bf00      	nop
 800f7fe:	e7fd      	b.n	800f7fc <prvTaskExitError+0x28>
	__asm volatile
 800f800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f804:	f383 8811 	msr	BASEPRI, r3
 800f808:	f3bf 8f6f 	isb	sy
 800f80c:	f3bf 8f4f 	dsb	sy
 800f810:	60bb      	str	r3, [r7, #8]
}
 800f812:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f814:	bf00      	nop
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d0fc      	beq.n	800f816 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f81c:	bf00      	nop
 800f81e:	bf00      	nop
 800f820:	3714      	adds	r7, #20
 800f822:	46bd      	mov	sp, r7
 800f824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f828:	4770      	bx	lr
 800f82a:	bf00      	nop
 800f82c:	20000028 	.word	0x20000028

0800f830 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f830:	4b07      	ldr	r3, [pc, #28]	@ (800f850 <pxCurrentTCBConst2>)
 800f832:	6819      	ldr	r1, [r3, #0]
 800f834:	6808      	ldr	r0, [r1, #0]
 800f836:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f83a:	f380 8809 	msr	PSP, r0
 800f83e:	f3bf 8f6f 	isb	sy
 800f842:	f04f 0000 	mov.w	r0, #0
 800f846:	f380 8811 	msr	BASEPRI, r0
 800f84a:	4770      	bx	lr
 800f84c:	f3af 8000 	nop.w

0800f850 <pxCurrentTCBConst2>:
 800f850:	200013dc 	.word	0x200013dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f854:	bf00      	nop
 800f856:	bf00      	nop

0800f858 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f858:	4808      	ldr	r0, [pc, #32]	@ (800f87c <prvPortStartFirstTask+0x24>)
 800f85a:	6800      	ldr	r0, [r0, #0]
 800f85c:	6800      	ldr	r0, [r0, #0]
 800f85e:	f380 8808 	msr	MSP, r0
 800f862:	f04f 0000 	mov.w	r0, #0
 800f866:	f380 8814 	msr	CONTROL, r0
 800f86a:	b662      	cpsie	i
 800f86c:	b661      	cpsie	f
 800f86e:	f3bf 8f4f 	dsb	sy
 800f872:	f3bf 8f6f 	isb	sy
 800f876:	df00      	svc	0
 800f878:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f87a:	bf00      	nop
 800f87c:	e000ed08 	.word	0xe000ed08

0800f880 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f880:	b580      	push	{r7, lr}
 800f882:	b086      	sub	sp, #24
 800f884:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f886:	4b47      	ldr	r3, [pc, #284]	@ (800f9a4 <xPortStartScheduler+0x124>)
 800f888:	681b      	ldr	r3, [r3, #0]
 800f88a:	4a47      	ldr	r2, [pc, #284]	@ (800f9a8 <xPortStartScheduler+0x128>)
 800f88c:	4293      	cmp	r3, r2
 800f88e:	d10b      	bne.n	800f8a8 <xPortStartScheduler+0x28>
	__asm volatile
 800f890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f894:	f383 8811 	msr	BASEPRI, r3
 800f898:	f3bf 8f6f 	isb	sy
 800f89c:	f3bf 8f4f 	dsb	sy
 800f8a0:	60fb      	str	r3, [r7, #12]
}
 800f8a2:	bf00      	nop
 800f8a4:	bf00      	nop
 800f8a6:	e7fd      	b.n	800f8a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f8a8:	4b3e      	ldr	r3, [pc, #248]	@ (800f9a4 <xPortStartScheduler+0x124>)
 800f8aa:	681b      	ldr	r3, [r3, #0]
 800f8ac:	4a3f      	ldr	r2, [pc, #252]	@ (800f9ac <xPortStartScheduler+0x12c>)
 800f8ae:	4293      	cmp	r3, r2
 800f8b0:	d10b      	bne.n	800f8ca <xPortStartScheduler+0x4a>
	__asm volatile
 800f8b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8b6:	f383 8811 	msr	BASEPRI, r3
 800f8ba:	f3bf 8f6f 	isb	sy
 800f8be:	f3bf 8f4f 	dsb	sy
 800f8c2:	613b      	str	r3, [r7, #16]
}
 800f8c4:	bf00      	nop
 800f8c6:	bf00      	nop
 800f8c8:	e7fd      	b.n	800f8c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f8ca:	4b39      	ldr	r3, [pc, #228]	@ (800f9b0 <xPortStartScheduler+0x130>)
 800f8cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f8ce:	697b      	ldr	r3, [r7, #20]
 800f8d0:	781b      	ldrb	r3, [r3, #0]
 800f8d2:	b2db      	uxtb	r3, r3
 800f8d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f8d6:	697b      	ldr	r3, [r7, #20]
 800f8d8:	22ff      	movs	r2, #255	@ 0xff
 800f8da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f8dc:	697b      	ldr	r3, [r7, #20]
 800f8de:	781b      	ldrb	r3, [r3, #0]
 800f8e0:	b2db      	uxtb	r3, r3
 800f8e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f8e4:	78fb      	ldrb	r3, [r7, #3]
 800f8e6:	b2db      	uxtb	r3, r3
 800f8e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800f8ec:	b2da      	uxtb	r2, r3
 800f8ee:	4b31      	ldr	r3, [pc, #196]	@ (800f9b4 <xPortStartScheduler+0x134>)
 800f8f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f8f2:	4b31      	ldr	r3, [pc, #196]	@ (800f9b8 <xPortStartScheduler+0x138>)
 800f8f4:	2207      	movs	r2, #7
 800f8f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f8f8:	e009      	b.n	800f90e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800f8fa:	4b2f      	ldr	r3, [pc, #188]	@ (800f9b8 <xPortStartScheduler+0x138>)
 800f8fc:	681b      	ldr	r3, [r3, #0]
 800f8fe:	3b01      	subs	r3, #1
 800f900:	4a2d      	ldr	r2, [pc, #180]	@ (800f9b8 <xPortStartScheduler+0x138>)
 800f902:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f904:	78fb      	ldrb	r3, [r7, #3]
 800f906:	b2db      	uxtb	r3, r3
 800f908:	005b      	lsls	r3, r3, #1
 800f90a:	b2db      	uxtb	r3, r3
 800f90c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f90e:	78fb      	ldrb	r3, [r7, #3]
 800f910:	b2db      	uxtb	r3, r3
 800f912:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f916:	2b80      	cmp	r3, #128	@ 0x80
 800f918:	d0ef      	beq.n	800f8fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f91a:	4b27      	ldr	r3, [pc, #156]	@ (800f9b8 <xPortStartScheduler+0x138>)
 800f91c:	681b      	ldr	r3, [r3, #0]
 800f91e:	f1c3 0307 	rsb	r3, r3, #7
 800f922:	2b04      	cmp	r3, #4
 800f924:	d00b      	beq.n	800f93e <xPortStartScheduler+0xbe>
	__asm volatile
 800f926:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f92a:	f383 8811 	msr	BASEPRI, r3
 800f92e:	f3bf 8f6f 	isb	sy
 800f932:	f3bf 8f4f 	dsb	sy
 800f936:	60bb      	str	r3, [r7, #8]
}
 800f938:	bf00      	nop
 800f93a:	bf00      	nop
 800f93c:	e7fd      	b.n	800f93a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f93e:	4b1e      	ldr	r3, [pc, #120]	@ (800f9b8 <xPortStartScheduler+0x138>)
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	021b      	lsls	r3, r3, #8
 800f944:	4a1c      	ldr	r2, [pc, #112]	@ (800f9b8 <xPortStartScheduler+0x138>)
 800f946:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f948:	4b1b      	ldr	r3, [pc, #108]	@ (800f9b8 <xPortStartScheduler+0x138>)
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f950:	4a19      	ldr	r2, [pc, #100]	@ (800f9b8 <xPortStartScheduler+0x138>)
 800f952:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	b2da      	uxtb	r2, r3
 800f958:	697b      	ldr	r3, [r7, #20]
 800f95a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f95c:	4b17      	ldr	r3, [pc, #92]	@ (800f9bc <xPortStartScheduler+0x13c>)
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	4a16      	ldr	r2, [pc, #88]	@ (800f9bc <xPortStartScheduler+0x13c>)
 800f962:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800f966:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f968:	4b14      	ldr	r3, [pc, #80]	@ (800f9bc <xPortStartScheduler+0x13c>)
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	4a13      	ldr	r2, [pc, #76]	@ (800f9bc <xPortStartScheduler+0x13c>)
 800f96e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800f972:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f974:	f000 f8da 	bl	800fb2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f978:	4b11      	ldr	r3, [pc, #68]	@ (800f9c0 <xPortStartScheduler+0x140>)
 800f97a:	2200      	movs	r2, #0
 800f97c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f97e:	f000 f8f9 	bl	800fb74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f982:	4b10      	ldr	r3, [pc, #64]	@ (800f9c4 <xPortStartScheduler+0x144>)
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	4a0f      	ldr	r2, [pc, #60]	@ (800f9c4 <xPortStartScheduler+0x144>)
 800f988:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800f98c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f98e:	f7ff ff63 	bl	800f858 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f992:	f7fe ff31 	bl	800e7f8 <vTaskSwitchContext>
	prvTaskExitError();
 800f996:	f7ff ff1d 	bl	800f7d4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f99a:	2300      	movs	r3, #0
}
 800f99c:	4618      	mov	r0, r3
 800f99e:	3718      	adds	r7, #24
 800f9a0:	46bd      	mov	sp, r7
 800f9a2:	bd80      	pop	{r7, pc}
 800f9a4:	e000ed00 	.word	0xe000ed00
 800f9a8:	410fc271 	.word	0x410fc271
 800f9ac:	410fc270 	.word	0x410fc270
 800f9b0:	e000e400 	.word	0xe000e400
 800f9b4:	20001a08 	.word	0x20001a08
 800f9b8:	20001a0c 	.word	0x20001a0c
 800f9bc:	e000ed20 	.word	0xe000ed20
 800f9c0:	20000028 	.word	0x20000028
 800f9c4:	e000ef34 	.word	0xe000ef34

0800f9c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f9c8:	b480      	push	{r7}
 800f9ca:	b083      	sub	sp, #12
 800f9cc:	af00      	add	r7, sp, #0
	__asm volatile
 800f9ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9d2:	f383 8811 	msr	BASEPRI, r3
 800f9d6:	f3bf 8f6f 	isb	sy
 800f9da:	f3bf 8f4f 	dsb	sy
 800f9de:	607b      	str	r3, [r7, #4]
}
 800f9e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f9e2:	4b10      	ldr	r3, [pc, #64]	@ (800fa24 <vPortEnterCritical+0x5c>)
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	3301      	adds	r3, #1
 800f9e8:	4a0e      	ldr	r2, [pc, #56]	@ (800fa24 <vPortEnterCritical+0x5c>)
 800f9ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f9ec:	4b0d      	ldr	r3, [pc, #52]	@ (800fa24 <vPortEnterCritical+0x5c>)
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	2b01      	cmp	r3, #1
 800f9f2:	d110      	bne.n	800fa16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f9f4:	4b0c      	ldr	r3, [pc, #48]	@ (800fa28 <vPortEnterCritical+0x60>)
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	b2db      	uxtb	r3, r3
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d00b      	beq.n	800fa16 <vPortEnterCritical+0x4e>
	__asm volatile
 800f9fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa02:	f383 8811 	msr	BASEPRI, r3
 800fa06:	f3bf 8f6f 	isb	sy
 800fa0a:	f3bf 8f4f 	dsb	sy
 800fa0e:	603b      	str	r3, [r7, #0]
}
 800fa10:	bf00      	nop
 800fa12:	bf00      	nop
 800fa14:	e7fd      	b.n	800fa12 <vPortEnterCritical+0x4a>
	}
}
 800fa16:	bf00      	nop
 800fa18:	370c      	adds	r7, #12
 800fa1a:	46bd      	mov	sp, r7
 800fa1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa20:	4770      	bx	lr
 800fa22:	bf00      	nop
 800fa24:	20000028 	.word	0x20000028
 800fa28:	e000ed04 	.word	0xe000ed04

0800fa2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800fa2c:	b480      	push	{r7}
 800fa2e:	b083      	sub	sp, #12
 800fa30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800fa32:	4b12      	ldr	r3, [pc, #72]	@ (800fa7c <vPortExitCritical+0x50>)
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d10b      	bne.n	800fa52 <vPortExitCritical+0x26>
	__asm volatile
 800fa3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa3e:	f383 8811 	msr	BASEPRI, r3
 800fa42:	f3bf 8f6f 	isb	sy
 800fa46:	f3bf 8f4f 	dsb	sy
 800fa4a:	607b      	str	r3, [r7, #4]
}
 800fa4c:	bf00      	nop
 800fa4e:	bf00      	nop
 800fa50:	e7fd      	b.n	800fa4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800fa52:	4b0a      	ldr	r3, [pc, #40]	@ (800fa7c <vPortExitCritical+0x50>)
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	3b01      	subs	r3, #1
 800fa58:	4a08      	ldr	r2, [pc, #32]	@ (800fa7c <vPortExitCritical+0x50>)
 800fa5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800fa5c:	4b07      	ldr	r3, [pc, #28]	@ (800fa7c <vPortExitCritical+0x50>)
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d105      	bne.n	800fa70 <vPortExitCritical+0x44>
 800fa64:	2300      	movs	r3, #0
 800fa66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fa68:	683b      	ldr	r3, [r7, #0]
 800fa6a:	f383 8811 	msr	BASEPRI, r3
}
 800fa6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800fa70:	bf00      	nop
 800fa72:	370c      	adds	r7, #12
 800fa74:	46bd      	mov	sp, r7
 800fa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa7a:	4770      	bx	lr
 800fa7c:	20000028 	.word	0x20000028

0800fa80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fa80:	f3ef 8009 	mrs	r0, PSP
 800fa84:	f3bf 8f6f 	isb	sy
 800fa88:	4b15      	ldr	r3, [pc, #84]	@ (800fae0 <pxCurrentTCBConst>)
 800fa8a:	681a      	ldr	r2, [r3, #0]
 800fa8c:	f01e 0f10 	tst.w	lr, #16
 800fa90:	bf08      	it	eq
 800fa92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800fa96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa9a:	6010      	str	r0, [r2, #0]
 800fa9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800faa0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800faa4:	f380 8811 	msr	BASEPRI, r0
 800faa8:	f3bf 8f4f 	dsb	sy
 800faac:	f3bf 8f6f 	isb	sy
 800fab0:	f7fe fea2 	bl	800e7f8 <vTaskSwitchContext>
 800fab4:	f04f 0000 	mov.w	r0, #0
 800fab8:	f380 8811 	msr	BASEPRI, r0
 800fabc:	bc09      	pop	{r0, r3}
 800fabe:	6819      	ldr	r1, [r3, #0]
 800fac0:	6808      	ldr	r0, [r1, #0]
 800fac2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fac6:	f01e 0f10 	tst.w	lr, #16
 800faca:	bf08      	it	eq
 800facc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800fad0:	f380 8809 	msr	PSP, r0
 800fad4:	f3bf 8f6f 	isb	sy
 800fad8:	4770      	bx	lr
 800fada:	bf00      	nop
 800fadc:	f3af 8000 	nop.w

0800fae0 <pxCurrentTCBConst>:
 800fae0:	200013dc 	.word	0x200013dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fae4:	bf00      	nop
 800fae6:	bf00      	nop

0800fae8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fae8:	b580      	push	{r7, lr}
 800faea:	b082      	sub	sp, #8
 800faec:	af00      	add	r7, sp, #0
	__asm volatile
 800faee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800faf2:	f383 8811 	msr	BASEPRI, r3
 800faf6:	f3bf 8f6f 	isb	sy
 800fafa:	f3bf 8f4f 	dsb	sy
 800fafe:	607b      	str	r3, [r7, #4]
}
 800fb00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800fb02:	f7fe fdbf 	bl	800e684 <xTaskIncrementTick>
 800fb06:	4603      	mov	r3, r0
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d003      	beq.n	800fb14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800fb0c:	4b06      	ldr	r3, [pc, #24]	@ (800fb28 <xPortSysTickHandler+0x40>)
 800fb0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fb12:	601a      	str	r2, [r3, #0]
 800fb14:	2300      	movs	r3, #0
 800fb16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fb18:	683b      	ldr	r3, [r7, #0]
 800fb1a:	f383 8811 	msr	BASEPRI, r3
}
 800fb1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fb20:	bf00      	nop
 800fb22:	3708      	adds	r7, #8
 800fb24:	46bd      	mov	sp, r7
 800fb26:	bd80      	pop	{r7, pc}
 800fb28:	e000ed04 	.word	0xe000ed04

0800fb2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fb2c:	b480      	push	{r7}
 800fb2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fb30:	4b0b      	ldr	r3, [pc, #44]	@ (800fb60 <vPortSetupTimerInterrupt+0x34>)
 800fb32:	2200      	movs	r2, #0
 800fb34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fb36:	4b0b      	ldr	r3, [pc, #44]	@ (800fb64 <vPortSetupTimerInterrupt+0x38>)
 800fb38:	2200      	movs	r2, #0
 800fb3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800fb3c:	4b0a      	ldr	r3, [pc, #40]	@ (800fb68 <vPortSetupTimerInterrupt+0x3c>)
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	4a0a      	ldr	r2, [pc, #40]	@ (800fb6c <vPortSetupTimerInterrupt+0x40>)
 800fb42:	fba2 2303 	umull	r2, r3, r2, r3
 800fb46:	099b      	lsrs	r3, r3, #6
 800fb48:	4a09      	ldr	r2, [pc, #36]	@ (800fb70 <vPortSetupTimerInterrupt+0x44>)
 800fb4a:	3b01      	subs	r3, #1
 800fb4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fb4e:	4b04      	ldr	r3, [pc, #16]	@ (800fb60 <vPortSetupTimerInterrupt+0x34>)
 800fb50:	2207      	movs	r2, #7
 800fb52:	601a      	str	r2, [r3, #0]
}
 800fb54:	bf00      	nop
 800fb56:	46bd      	mov	sp, r7
 800fb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5c:	4770      	bx	lr
 800fb5e:	bf00      	nop
 800fb60:	e000e010 	.word	0xe000e010
 800fb64:	e000e018 	.word	0xe000e018
 800fb68:	20000008 	.word	0x20000008
 800fb6c:	10624dd3 	.word	0x10624dd3
 800fb70:	e000e014 	.word	0xe000e014

0800fb74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800fb74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800fb84 <vPortEnableVFP+0x10>
 800fb78:	6801      	ldr	r1, [r0, #0]
 800fb7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800fb7e:	6001      	str	r1, [r0, #0]
 800fb80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800fb82:	bf00      	nop
 800fb84:	e000ed88 	.word	0xe000ed88

0800fb88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800fb88:	b480      	push	{r7}
 800fb8a:	b085      	sub	sp, #20
 800fb8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800fb8e:	f3ef 8305 	mrs	r3, IPSR
 800fb92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	2b0f      	cmp	r3, #15
 800fb98:	d915      	bls.n	800fbc6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800fb9a:	4a18      	ldr	r2, [pc, #96]	@ (800fbfc <vPortValidateInterruptPriority+0x74>)
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	4413      	add	r3, r2
 800fba0:	781b      	ldrb	r3, [r3, #0]
 800fba2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800fba4:	4b16      	ldr	r3, [pc, #88]	@ (800fc00 <vPortValidateInterruptPriority+0x78>)
 800fba6:	781b      	ldrb	r3, [r3, #0]
 800fba8:	7afa      	ldrb	r2, [r7, #11]
 800fbaa:	429a      	cmp	r2, r3
 800fbac:	d20b      	bcs.n	800fbc6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800fbae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbb2:	f383 8811 	msr	BASEPRI, r3
 800fbb6:	f3bf 8f6f 	isb	sy
 800fbba:	f3bf 8f4f 	dsb	sy
 800fbbe:	607b      	str	r3, [r7, #4]
}
 800fbc0:	bf00      	nop
 800fbc2:	bf00      	nop
 800fbc4:	e7fd      	b.n	800fbc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800fbc6:	4b0f      	ldr	r3, [pc, #60]	@ (800fc04 <vPortValidateInterruptPriority+0x7c>)
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800fbce:	4b0e      	ldr	r3, [pc, #56]	@ (800fc08 <vPortValidateInterruptPriority+0x80>)
 800fbd0:	681b      	ldr	r3, [r3, #0]
 800fbd2:	429a      	cmp	r2, r3
 800fbd4:	d90b      	bls.n	800fbee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800fbd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbda:	f383 8811 	msr	BASEPRI, r3
 800fbde:	f3bf 8f6f 	isb	sy
 800fbe2:	f3bf 8f4f 	dsb	sy
 800fbe6:	603b      	str	r3, [r7, #0]
}
 800fbe8:	bf00      	nop
 800fbea:	bf00      	nop
 800fbec:	e7fd      	b.n	800fbea <vPortValidateInterruptPriority+0x62>
	}
 800fbee:	bf00      	nop
 800fbf0:	3714      	adds	r7, #20
 800fbf2:	46bd      	mov	sp, r7
 800fbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf8:	4770      	bx	lr
 800fbfa:	bf00      	nop
 800fbfc:	e000e3f0 	.word	0xe000e3f0
 800fc00:	20001a08 	.word	0x20001a08
 800fc04:	e000ed0c 	.word	0xe000ed0c
 800fc08:	20001a0c 	.word	0x20001a0c

0800fc0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800fc0c:	b580      	push	{r7, lr}
 800fc0e:	b08a      	sub	sp, #40	@ 0x28
 800fc10:	af00      	add	r7, sp, #0
 800fc12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800fc14:	2300      	movs	r3, #0
 800fc16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800fc18:	f7fe fc78 	bl	800e50c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800fc1c:	4b5c      	ldr	r3, [pc, #368]	@ (800fd90 <pvPortMalloc+0x184>)
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d101      	bne.n	800fc28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800fc24:	f000 f924 	bl	800fe70 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800fc28:	4b5a      	ldr	r3, [pc, #360]	@ (800fd94 <pvPortMalloc+0x188>)
 800fc2a:	681a      	ldr	r2, [r3, #0]
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	4013      	ands	r3, r2
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	f040 8095 	bne.w	800fd60 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	d01e      	beq.n	800fc7a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800fc3c:	2208      	movs	r2, #8
 800fc3e:	687b      	ldr	r3, [r7, #4]
 800fc40:	4413      	add	r3, r2
 800fc42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	f003 0307 	and.w	r3, r3, #7
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d015      	beq.n	800fc7a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	f023 0307 	bic.w	r3, r3, #7
 800fc54:	3308      	adds	r3, #8
 800fc56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	f003 0307 	and.w	r3, r3, #7
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d00b      	beq.n	800fc7a <pvPortMalloc+0x6e>
	__asm volatile
 800fc62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc66:	f383 8811 	msr	BASEPRI, r3
 800fc6a:	f3bf 8f6f 	isb	sy
 800fc6e:	f3bf 8f4f 	dsb	sy
 800fc72:	617b      	str	r3, [r7, #20]
}
 800fc74:	bf00      	nop
 800fc76:	bf00      	nop
 800fc78:	e7fd      	b.n	800fc76 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fc7a:	687b      	ldr	r3, [r7, #4]
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d06f      	beq.n	800fd60 <pvPortMalloc+0x154>
 800fc80:	4b45      	ldr	r3, [pc, #276]	@ (800fd98 <pvPortMalloc+0x18c>)
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	687a      	ldr	r2, [r7, #4]
 800fc86:	429a      	cmp	r2, r3
 800fc88:	d86a      	bhi.n	800fd60 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800fc8a:	4b44      	ldr	r3, [pc, #272]	@ (800fd9c <pvPortMalloc+0x190>)
 800fc8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800fc8e:	4b43      	ldr	r3, [pc, #268]	@ (800fd9c <pvPortMalloc+0x190>)
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fc94:	e004      	b.n	800fca0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800fc96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800fc9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc9c:	681b      	ldr	r3, [r3, #0]
 800fc9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fca2:	685b      	ldr	r3, [r3, #4]
 800fca4:	687a      	ldr	r2, [r7, #4]
 800fca6:	429a      	cmp	r2, r3
 800fca8:	d903      	bls.n	800fcb2 <pvPortMalloc+0xa6>
 800fcaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d1f1      	bne.n	800fc96 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fcb2:	4b37      	ldr	r3, [pc, #220]	@ (800fd90 <pvPortMalloc+0x184>)
 800fcb4:	681b      	ldr	r3, [r3, #0]
 800fcb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fcb8:	429a      	cmp	r2, r3
 800fcba:	d051      	beq.n	800fd60 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fcbc:	6a3b      	ldr	r3, [r7, #32]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	2208      	movs	r2, #8
 800fcc2:	4413      	add	r3, r2
 800fcc4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fcc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcc8:	681a      	ldr	r2, [r3, #0]
 800fcca:	6a3b      	ldr	r3, [r7, #32]
 800fccc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fcce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcd0:	685a      	ldr	r2, [r3, #4]
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	1ad2      	subs	r2, r2, r3
 800fcd6:	2308      	movs	r3, #8
 800fcd8:	005b      	lsls	r3, r3, #1
 800fcda:	429a      	cmp	r2, r3
 800fcdc:	d920      	bls.n	800fd20 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fcde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	4413      	add	r3, r2
 800fce4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fce6:	69bb      	ldr	r3, [r7, #24]
 800fce8:	f003 0307 	and.w	r3, r3, #7
 800fcec:	2b00      	cmp	r3, #0
 800fcee:	d00b      	beq.n	800fd08 <pvPortMalloc+0xfc>
	__asm volatile
 800fcf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcf4:	f383 8811 	msr	BASEPRI, r3
 800fcf8:	f3bf 8f6f 	isb	sy
 800fcfc:	f3bf 8f4f 	dsb	sy
 800fd00:	613b      	str	r3, [r7, #16]
}
 800fd02:	bf00      	nop
 800fd04:	bf00      	nop
 800fd06:	e7fd      	b.n	800fd04 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800fd08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd0a:	685a      	ldr	r2, [r3, #4]
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	1ad2      	subs	r2, r2, r3
 800fd10:	69bb      	ldr	r3, [r7, #24]
 800fd12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fd14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd16:	687a      	ldr	r2, [r7, #4]
 800fd18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800fd1a:	69b8      	ldr	r0, [r7, #24]
 800fd1c:	f000 f90a 	bl	800ff34 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800fd20:	4b1d      	ldr	r3, [pc, #116]	@ (800fd98 <pvPortMalloc+0x18c>)
 800fd22:	681a      	ldr	r2, [r3, #0]
 800fd24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd26:	685b      	ldr	r3, [r3, #4]
 800fd28:	1ad3      	subs	r3, r2, r3
 800fd2a:	4a1b      	ldr	r2, [pc, #108]	@ (800fd98 <pvPortMalloc+0x18c>)
 800fd2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800fd2e:	4b1a      	ldr	r3, [pc, #104]	@ (800fd98 <pvPortMalloc+0x18c>)
 800fd30:	681a      	ldr	r2, [r3, #0]
 800fd32:	4b1b      	ldr	r3, [pc, #108]	@ (800fda0 <pvPortMalloc+0x194>)
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	429a      	cmp	r2, r3
 800fd38:	d203      	bcs.n	800fd42 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800fd3a:	4b17      	ldr	r3, [pc, #92]	@ (800fd98 <pvPortMalloc+0x18c>)
 800fd3c:	681b      	ldr	r3, [r3, #0]
 800fd3e:	4a18      	ldr	r2, [pc, #96]	@ (800fda0 <pvPortMalloc+0x194>)
 800fd40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800fd42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd44:	685a      	ldr	r2, [r3, #4]
 800fd46:	4b13      	ldr	r3, [pc, #76]	@ (800fd94 <pvPortMalloc+0x188>)
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	431a      	orrs	r2, r3
 800fd4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800fd50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd52:	2200      	movs	r2, #0
 800fd54:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800fd56:	4b13      	ldr	r3, [pc, #76]	@ (800fda4 <pvPortMalloc+0x198>)
 800fd58:	681b      	ldr	r3, [r3, #0]
 800fd5a:	3301      	adds	r3, #1
 800fd5c:	4a11      	ldr	r2, [pc, #68]	@ (800fda4 <pvPortMalloc+0x198>)
 800fd5e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fd60:	f7fe fbe2 	bl	800e528 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fd64:	69fb      	ldr	r3, [r7, #28]
 800fd66:	f003 0307 	and.w	r3, r3, #7
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d00b      	beq.n	800fd86 <pvPortMalloc+0x17a>
	__asm volatile
 800fd6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd72:	f383 8811 	msr	BASEPRI, r3
 800fd76:	f3bf 8f6f 	isb	sy
 800fd7a:	f3bf 8f4f 	dsb	sy
 800fd7e:	60fb      	str	r3, [r7, #12]
}
 800fd80:	bf00      	nop
 800fd82:	bf00      	nop
 800fd84:	e7fd      	b.n	800fd82 <pvPortMalloc+0x176>
	return pvReturn;
 800fd86:	69fb      	ldr	r3, [r7, #28]
}
 800fd88:	4618      	mov	r0, r3
 800fd8a:	3728      	adds	r7, #40	@ 0x28
 800fd8c:	46bd      	mov	sp, r7
 800fd8e:	bd80      	pop	{r7, pc}
 800fd90:	20005618 	.word	0x20005618
 800fd94:	2000562c 	.word	0x2000562c
 800fd98:	2000561c 	.word	0x2000561c
 800fd9c:	20005610 	.word	0x20005610
 800fda0:	20005620 	.word	0x20005620
 800fda4:	20005624 	.word	0x20005624

0800fda8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800fda8:	b580      	push	{r7, lr}
 800fdaa:	b086      	sub	sp, #24
 800fdac:	af00      	add	r7, sp, #0
 800fdae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d04f      	beq.n	800fe5a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800fdba:	2308      	movs	r3, #8
 800fdbc:	425b      	negs	r3, r3
 800fdbe:	697a      	ldr	r2, [r7, #20]
 800fdc0:	4413      	add	r3, r2
 800fdc2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800fdc4:	697b      	ldr	r3, [r7, #20]
 800fdc6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800fdc8:	693b      	ldr	r3, [r7, #16]
 800fdca:	685a      	ldr	r2, [r3, #4]
 800fdcc:	4b25      	ldr	r3, [pc, #148]	@ (800fe64 <vPortFree+0xbc>)
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	4013      	ands	r3, r2
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d10b      	bne.n	800fdee <vPortFree+0x46>
	__asm volatile
 800fdd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdda:	f383 8811 	msr	BASEPRI, r3
 800fdde:	f3bf 8f6f 	isb	sy
 800fde2:	f3bf 8f4f 	dsb	sy
 800fde6:	60fb      	str	r3, [r7, #12]
}
 800fde8:	bf00      	nop
 800fdea:	bf00      	nop
 800fdec:	e7fd      	b.n	800fdea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800fdee:	693b      	ldr	r3, [r7, #16]
 800fdf0:	681b      	ldr	r3, [r3, #0]
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d00b      	beq.n	800fe0e <vPortFree+0x66>
	__asm volatile
 800fdf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdfa:	f383 8811 	msr	BASEPRI, r3
 800fdfe:	f3bf 8f6f 	isb	sy
 800fe02:	f3bf 8f4f 	dsb	sy
 800fe06:	60bb      	str	r3, [r7, #8]
}
 800fe08:	bf00      	nop
 800fe0a:	bf00      	nop
 800fe0c:	e7fd      	b.n	800fe0a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fe0e:	693b      	ldr	r3, [r7, #16]
 800fe10:	685a      	ldr	r2, [r3, #4]
 800fe12:	4b14      	ldr	r3, [pc, #80]	@ (800fe64 <vPortFree+0xbc>)
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	4013      	ands	r3, r2
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	d01e      	beq.n	800fe5a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fe1c:	693b      	ldr	r3, [r7, #16]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d11a      	bne.n	800fe5a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fe24:	693b      	ldr	r3, [r7, #16]
 800fe26:	685a      	ldr	r2, [r3, #4]
 800fe28:	4b0e      	ldr	r3, [pc, #56]	@ (800fe64 <vPortFree+0xbc>)
 800fe2a:	681b      	ldr	r3, [r3, #0]
 800fe2c:	43db      	mvns	r3, r3
 800fe2e:	401a      	ands	r2, r3
 800fe30:	693b      	ldr	r3, [r7, #16]
 800fe32:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800fe34:	f7fe fb6a 	bl	800e50c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fe38:	693b      	ldr	r3, [r7, #16]
 800fe3a:	685a      	ldr	r2, [r3, #4]
 800fe3c:	4b0a      	ldr	r3, [pc, #40]	@ (800fe68 <vPortFree+0xc0>)
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	4413      	add	r3, r2
 800fe42:	4a09      	ldr	r2, [pc, #36]	@ (800fe68 <vPortFree+0xc0>)
 800fe44:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800fe46:	6938      	ldr	r0, [r7, #16]
 800fe48:	f000 f874 	bl	800ff34 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800fe4c:	4b07      	ldr	r3, [pc, #28]	@ (800fe6c <vPortFree+0xc4>)
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	3301      	adds	r3, #1
 800fe52:	4a06      	ldr	r2, [pc, #24]	@ (800fe6c <vPortFree+0xc4>)
 800fe54:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800fe56:	f7fe fb67 	bl	800e528 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800fe5a:	bf00      	nop
 800fe5c:	3718      	adds	r7, #24
 800fe5e:	46bd      	mov	sp, r7
 800fe60:	bd80      	pop	{r7, pc}
 800fe62:	bf00      	nop
 800fe64:	2000562c 	.word	0x2000562c
 800fe68:	2000561c 	.word	0x2000561c
 800fe6c:	20005628 	.word	0x20005628

0800fe70 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800fe70:	b480      	push	{r7}
 800fe72:	b085      	sub	sp, #20
 800fe74:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800fe76:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800fe7a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fe7c:	4b27      	ldr	r3, [pc, #156]	@ (800ff1c <prvHeapInit+0xac>)
 800fe7e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	f003 0307 	and.w	r3, r3, #7
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d00c      	beq.n	800fea4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	3307      	adds	r3, #7
 800fe8e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	f023 0307 	bic.w	r3, r3, #7
 800fe96:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fe98:	68ba      	ldr	r2, [r7, #8]
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	1ad3      	subs	r3, r2, r3
 800fe9e:	4a1f      	ldr	r2, [pc, #124]	@ (800ff1c <prvHeapInit+0xac>)
 800fea0:	4413      	add	r3, r2
 800fea2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fea4:	68fb      	ldr	r3, [r7, #12]
 800fea6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800fea8:	4a1d      	ldr	r2, [pc, #116]	@ (800ff20 <prvHeapInit+0xb0>)
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800feae:	4b1c      	ldr	r3, [pc, #112]	@ (800ff20 <prvHeapInit+0xb0>)
 800feb0:	2200      	movs	r2, #0
 800feb2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	68ba      	ldr	r2, [r7, #8]
 800feb8:	4413      	add	r3, r2
 800feba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800febc:	2208      	movs	r2, #8
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	1a9b      	subs	r3, r3, r2
 800fec2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fec4:	68fb      	ldr	r3, [r7, #12]
 800fec6:	f023 0307 	bic.w	r3, r3, #7
 800feca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	4a15      	ldr	r2, [pc, #84]	@ (800ff24 <prvHeapInit+0xb4>)
 800fed0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800fed2:	4b14      	ldr	r3, [pc, #80]	@ (800ff24 <prvHeapInit+0xb4>)
 800fed4:	681b      	ldr	r3, [r3, #0]
 800fed6:	2200      	movs	r2, #0
 800fed8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800feda:	4b12      	ldr	r3, [pc, #72]	@ (800ff24 <prvHeapInit+0xb4>)
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	2200      	movs	r2, #0
 800fee0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fee6:	683b      	ldr	r3, [r7, #0]
 800fee8:	68fa      	ldr	r2, [r7, #12]
 800feea:	1ad2      	subs	r2, r2, r3
 800feec:	683b      	ldr	r3, [r7, #0]
 800feee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fef0:	4b0c      	ldr	r3, [pc, #48]	@ (800ff24 <prvHeapInit+0xb4>)
 800fef2:	681a      	ldr	r2, [r3, #0]
 800fef4:	683b      	ldr	r3, [r7, #0]
 800fef6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fef8:	683b      	ldr	r3, [r7, #0]
 800fefa:	685b      	ldr	r3, [r3, #4]
 800fefc:	4a0a      	ldr	r2, [pc, #40]	@ (800ff28 <prvHeapInit+0xb8>)
 800fefe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ff00:	683b      	ldr	r3, [r7, #0]
 800ff02:	685b      	ldr	r3, [r3, #4]
 800ff04:	4a09      	ldr	r2, [pc, #36]	@ (800ff2c <prvHeapInit+0xbc>)
 800ff06:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ff08:	4b09      	ldr	r3, [pc, #36]	@ (800ff30 <prvHeapInit+0xc0>)
 800ff0a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ff0e:	601a      	str	r2, [r3, #0]
}
 800ff10:	bf00      	nop
 800ff12:	3714      	adds	r7, #20
 800ff14:	46bd      	mov	sp, r7
 800ff16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff1a:	4770      	bx	lr
 800ff1c:	20001a10 	.word	0x20001a10
 800ff20:	20005610 	.word	0x20005610
 800ff24:	20005618 	.word	0x20005618
 800ff28:	20005620 	.word	0x20005620
 800ff2c:	2000561c 	.word	0x2000561c
 800ff30:	2000562c 	.word	0x2000562c

0800ff34 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ff34:	b480      	push	{r7}
 800ff36:	b085      	sub	sp, #20
 800ff38:	af00      	add	r7, sp, #0
 800ff3a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ff3c:	4b28      	ldr	r3, [pc, #160]	@ (800ffe0 <prvInsertBlockIntoFreeList+0xac>)
 800ff3e:	60fb      	str	r3, [r7, #12]
 800ff40:	e002      	b.n	800ff48 <prvInsertBlockIntoFreeList+0x14>
 800ff42:	68fb      	ldr	r3, [r7, #12]
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	60fb      	str	r3, [r7, #12]
 800ff48:	68fb      	ldr	r3, [r7, #12]
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	687a      	ldr	r2, [r7, #4]
 800ff4e:	429a      	cmp	r2, r3
 800ff50:	d8f7      	bhi.n	800ff42 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ff56:	68fb      	ldr	r3, [r7, #12]
 800ff58:	685b      	ldr	r3, [r3, #4]
 800ff5a:	68ba      	ldr	r2, [r7, #8]
 800ff5c:	4413      	add	r3, r2
 800ff5e:	687a      	ldr	r2, [r7, #4]
 800ff60:	429a      	cmp	r2, r3
 800ff62:	d108      	bne.n	800ff76 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ff64:	68fb      	ldr	r3, [r7, #12]
 800ff66:	685a      	ldr	r2, [r3, #4]
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	685b      	ldr	r3, [r3, #4]
 800ff6c:	441a      	add	r2, r3
 800ff6e:	68fb      	ldr	r3, [r7, #12]
 800ff70:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	685b      	ldr	r3, [r3, #4]
 800ff7e:	68ba      	ldr	r2, [r7, #8]
 800ff80:	441a      	add	r2, r3
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	429a      	cmp	r2, r3
 800ff88:	d118      	bne.n	800ffbc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ff8a:	68fb      	ldr	r3, [r7, #12]
 800ff8c:	681a      	ldr	r2, [r3, #0]
 800ff8e:	4b15      	ldr	r3, [pc, #84]	@ (800ffe4 <prvInsertBlockIntoFreeList+0xb0>)
 800ff90:	681b      	ldr	r3, [r3, #0]
 800ff92:	429a      	cmp	r2, r3
 800ff94:	d00d      	beq.n	800ffb2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	685a      	ldr	r2, [r3, #4]
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	685b      	ldr	r3, [r3, #4]
 800ffa0:	441a      	add	r2, r3
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ffa6:	68fb      	ldr	r3, [r7, #12]
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	681a      	ldr	r2, [r3, #0]
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	601a      	str	r2, [r3, #0]
 800ffb0:	e008      	b.n	800ffc4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ffb2:	4b0c      	ldr	r3, [pc, #48]	@ (800ffe4 <prvInsertBlockIntoFreeList+0xb0>)
 800ffb4:	681a      	ldr	r2, [r3, #0]
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	601a      	str	r2, [r3, #0]
 800ffba:	e003      	b.n	800ffc4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	681a      	ldr	r2, [r3, #0]
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ffc4:	68fa      	ldr	r2, [r7, #12]
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	429a      	cmp	r2, r3
 800ffca:	d002      	beq.n	800ffd2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	687a      	ldr	r2, [r7, #4]
 800ffd0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ffd2:	bf00      	nop
 800ffd4:	3714      	adds	r7, #20
 800ffd6:	46bd      	mov	sp, r7
 800ffd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffdc:	4770      	bx	lr
 800ffde:	bf00      	nop
 800ffe0:	20005610 	.word	0x20005610
 800ffe4:	20005618 	.word	0x20005618

0800ffe8 <atof>:
 800ffe8:	2100      	movs	r1, #0
 800ffea:	f000 bec7 	b.w	8010d7c <strtod>

0800ffee <atoi>:
 800ffee:	220a      	movs	r2, #10
 800fff0:	2100      	movs	r1, #0
 800fff2:	f000 bf4b 	b.w	8010e8c <strtol>

0800fff6 <atol>:
 800fff6:	220a      	movs	r2, #10
 800fff8:	2100      	movs	r1, #0
 800fffa:	f000 bf47 	b.w	8010e8c <strtol>
	...

08010000 <malloc>:
 8010000:	4b02      	ldr	r3, [pc, #8]	@ (801000c <malloc+0xc>)
 8010002:	4601      	mov	r1, r0
 8010004:	6818      	ldr	r0, [r3, #0]
 8010006:	f000 b825 	b.w	8010054 <_malloc_r>
 801000a:	bf00      	nop
 801000c:	200001a4 	.word	0x200001a4

08010010 <sbrk_aligned>:
 8010010:	b570      	push	{r4, r5, r6, lr}
 8010012:	4e0f      	ldr	r6, [pc, #60]	@ (8010050 <sbrk_aligned+0x40>)
 8010014:	460c      	mov	r4, r1
 8010016:	6831      	ldr	r1, [r6, #0]
 8010018:	4605      	mov	r5, r0
 801001a:	b911      	cbnz	r1, 8010022 <sbrk_aligned+0x12>
 801001c:	f002 f8c2 	bl	80121a4 <_sbrk_r>
 8010020:	6030      	str	r0, [r6, #0]
 8010022:	4621      	mov	r1, r4
 8010024:	4628      	mov	r0, r5
 8010026:	f002 f8bd 	bl	80121a4 <_sbrk_r>
 801002a:	1c43      	adds	r3, r0, #1
 801002c:	d103      	bne.n	8010036 <sbrk_aligned+0x26>
 801002e:	f04f 34ff 	mov.w	r4, #4294967295
 8010032:	4620      	mov	r0, r4
 8010034:	bd70      	pop	{r4, r5, r6, pc}
 8010036:	1cc4      	adds	r4, r0, #3
 8010038:	f024 0403 	bic.w	r4, r4, #3
 801003c:	42a0      	cmp	r0, r4
 801003e:	d0f8      	beq.n	8010032 <sbrk_aligned+0x22>
 8010040:	1a21      	subs	r1, r4, r0
 8010042:	4628      	mov	r0, r5
 8010044:	f002 f8ae 	bl	80121a4 <_sbrk_r>
 8010048:	3001      	adds	r0, #1
 801004a:	d1f2      	bne.n	8010032 <sbrk_aligned+0x22>
 801004c:	e7ef      	b.n	801002e <sbrk_aligned+0x1e>
 801004e:	bf00      	nop
 8010050:	20005630 	.word	0x20005630

08010054 <_malloc_r>:
 8010054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010058:	1ccd      	adds	r5, r1, #3
 801005a:	f025 0503 	bic.w	r5, r5, #3
 801005e:	3508      	adds	r5, #8
 8010060:	2d0c      	cmp	r5, #12
 8010062:	bf38      	it	cc
 8010064:	250c      	movcc	r5, #12
 8010066:	2d00      	cmp	r5, #0
 8010068:	4606      	mov	r6, r0
 801006a:	db01      	blt.n	8010070 <_malloc_r+0x1c>
 801006c:	42a9      	cmp	r1, r5
 801006e:	d904      	bls.n	801007a <_malloc_r+0x26>
 8010070:	230c      	movs	r3, #12
 8010072:	6033      	str	r3, [r6, #0]
 8010074:	2000      	movs	r0, #0
 8010076:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801007a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010150 <_malloc_r+0xfc>
 801007e:	f000 f869 	bl	8010154 <__malloc_lock>
 8010082:	f8d8 3000 	ldr.w	r3, [r8]
 8010086:	461c      	mov	r4, r3
 8010088:	bb44      	cbnz	r4, 80100dc <_malloc_r+0x88>
 801008a:	4629      	mov	r1, r5
 801008c:	4630      	mov	r0, r6
 801008e:	f7ff ffbf 	bl	8010010 <sbrk_aligned>
 8010092:	1c43      	adds	r3, r0, #1
 8010094:	4604      	mov	r4, r0
 8010096:	d158      	bne.n	801014a <_malloc_r+0xf6>
 8010098:	f8d8 4000 	ldr.w	r4, [r8]
 801009c:	4627      	mov	r7, r4
 801009e:	2f00      	cmp	r7, #0
 80100a0:	d143      	bne.n	801012a <_malloc_r+0xd6>
 80100a2:	2c00      	cmp	r4, #0
 80100a4:	d04b      	beq.n	801013e <_malloc_r+0xea>
 80100a6:	6823      	ldr	r3, [r4, #0]
 80100a8:	4639      	mov	r1, r7
 80100aa:	4630      	mov	r0, r6
 80100ac:	eb04 0903 	add.w	r9, r4, r3
 80100b0:	f002 f878 	bl	80121a4 <_sbrk_r>
 80100b4:	4581      	cmp	r9, r0
 80100b6:	d142      	bne.n	801013e <_malloc_r+0xea>
 80100b8:	6821      	ldr	r1, [r4, #0]
 80100ba:	1a6d      	subs	r5, r5, r1
 80100bc:	4629      	mov	r1, r5
 80100be:	4630      	mov	r0, r6
 80100c0:	f7ff ffa6 	bl	8010010 <sbrk_aligned>
 80100c4:	3001      	adds	r0, #1
 80100c6:	d03a      	beq.n	801013e <_malloc_r+0xea>
 80100c8:	6823      	ldr	r3, [r4, #0]
 80100ca:	442b      	add	r3, r5
 80100cc:	6023      	str	r3, [r4, #0]
 80100ce:	f8d8 3000 	ldr.w	r3, [r8]
 80100d2:	685a      	ldr	r2, [r3, #4]
 80100d4:	bb62      	cbnz	r2, 8010130 <_malloc_r+0xdc>
 80100d6:	f8c8 7000 	str.w	r7, [r8]
 80100da:	e00f      	b.n	80100fc <_malloc_r+0xa8>
 80100dc:	6822      	ldr	r2, [r4, #0]
 80100de:	1b52      	subs	r2, r2, r5
 80100e0:	d420      	bmi.n	8010124 <_malloc_r+0xd0>
 80100e2:	2a0b      	cmp	r2, #11
 80100e4:	d917      	bls.n	8010116 <_malloc_r+0xc2>
 80100e6:	1961      	adds	r1, r4, r5
 80100e8:	42a3      	cmp	r3, r4
 80100ea:	6025      	str	r5, [r4, #0]
 80100ec:	bf18      	it	ne
 80100ee:	6059      	strne	r1, [r3, #4]
 80100f0:	6863      	ldr	r3, [r4, #4]
 80100f2:	bf08      	it	eq
 80100f4:	f8c8 1000 	streq.w	r1, [r8]
 80100f8:	5162      	str	r2, [r4, r5]
 80100fa:	604b      	str	r3, [r1, #4]
 80100fc:	4630      	mov	r0, r6
 80100fe:	f000 f82f 	bl	8010160 <__malloc_unlock>
 8010102:	f104 000b 	add.w	r0, r4, #11
 8010106:	1d23      	adds	r3, r4, #4
 8010108:	f020 0007 	bic.w	r0, r0, #7
 801010c:	1ac2      	subs	r2, r0, r3
 801010e:	bf1c      	itt	ne
 8010110:	1a1b      	subne	r3, r3, r0
 8010112:	50a3      	strne	r3, [r4, r2]
 8010114:	e7af      	b.n	8010076 <_malloc_r+0x22>
 8010116:	6862      	ldr	r2, [r4, #4]
 8010118:	42a3      	cmp	r3, r4
 801011a:	bf0c      	ite	eq
 801011c:	f8c8 2000 	streq.w	r2, [r8]
 8010120:	605a      	strne	r2, [r3, #4]
 8010122:	e7eb      	b.n	80100fc <_malloc_r+0xa8>
 8010124:	4623      	mov	r3, r4
 8010126:	6864      	ldr	r4, [r4, #4]
 8010128:	e7ae      	b.n	8010088 <_malloc_r+0x34>
 801012a:	463c      	mov	r4, r7
 801012c:	687f      	ldr	r7, [r7, #4]
 801012e:	e7b6      	b.n	801009e <_malloc_r+0x4a>
 8010130:	461a      	mov	r2, r3
 8010132:	685b      	ldr	r3, [r3, #4]
 8010134:	42a3      	cmp	r3, r4
 8010136:	d1fb      	bne.n	8010130 <_malloc_r+0xdc>
 8010138:	2300      	movs	r3, #0
 801013a:	6053      	str	r3, [r2, #4]
 801013c:	e7de      	b.n	80100fc <_malloc_r+0xa8>
 801013e:	230c      	movs	r3, #12
 8010140:	6033      	str	r3, [r6, #0]
 8010142:	4630      	mov	r0, r6
 8010144:	f000 f80c 	bl	8010160 <__malloc_unlock>
 8010148:	e794      	b.n	8010074 <_malloc_r+0x20>
 801014a:	6005      	str	r5, [r0, #0]
 801014c:	e7d6      	b.n	80100fc <_malloc_r+0xa8>
 801014e:	bf00      	nop
 8010150:	20005634 	.word	0x20005634

08010154 <__malloc_lock>:
 8010154:	4801      	ldr	r0, [pc, #4]	@ (801015c <__malloc_lock+0x8>)
 8010156:	f002 b872 	b.w	801223e <__retarget_lock_acquire_recursive>
 801015a:	bf00      	nop
 801015c:	20005778 	.word	0x20005778

08010160 <__malloc_unlock>:
 8010160:	4801      	ldr	r0, [pc, #4]	@ (8010168 <__malloc_unlock+0x8>)
 8010162:	f002 b86d 	b.w	8012240 <__retarget_lock_release_recursive>
 8010166:	bf00      	nop
 8010168:	20005778 	.word	0x20005778

0801016c <sulp>:
 801016c:	b570      	push	{r4, r5, r6, lr}
 801016e:	4604      	mov	r4, r0
 8010170:	460d      	mov	r5, r1
 8010172:	ec45 4b10 	vmov	d0, r4, r5
 8010176:	4616      	mov	r6, r2
 8010178:	f003 fdf8 	bl	8013d6c <__ulp>
 801017c:	ec51 0b10 	vmov	r0, r1, d0
 8010180:	b17e      	cbz	r6, 80101a2 <sulp+0x36>
 8010182:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010186:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801018a:	2b00      	cmp	r3, #0
 801018c:	dd09      	ble.n	80101a2 <sulp+0x36>
 801018e:	051b      	lsls	r3, r3, #20
 8010190:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8010194:	2400      	movs	r4, #0
 8010196:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801019a:	4622      	mov	r2, r4
 801019c:	462b      	mov	r3, r5
 801019e:	f7f0 fa33 	bl	8000608 <__aeabi_dmul>
 80101a2:	ec41 0b10 	vmov	d0, r0, r1
 80101a6:	bd70      	pop	{r4, r5, r6, pc}

080101a8 <_strtod_l>:
 80101a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80101ac:	b09f      	sub	sp, #124	@ 0x7c
 80101ae:	460c      	mov	r4, r1
 80101b0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80101b2:	2200      	movs	r2, #0
 80101b4:	921a      	str	r2, [sp, #104]	@ 0x68
 80101b6:	9005      	str	r0, [sp, #20]
 80101b8:	f04f 0a00 	mov.w	sl, #0
 80101bc:	f04f 0b00 	mov.w	fp, #0
 80101c0:	460a      	mov	r2, r1
 80101c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80101c4:	7811      	ldrb	r1, [r2, #0]
 80101c6:	292b      	cmp	r1, #43	@ 0x2b
 80101c8:	d04a      	beq.n	8010260 <_strtod_l+0xb8>
 80101ca:	d838      	bhi.n	801023e <_strtod_l+0x96>
 80101cc:	290d      	cmp	r1, #13
 80101ce:	d832      	bhi.n	8010236 <_strtod_l+0x8e>
 80101d0:	2908      	cmp	r1, #8
 80101d2:	d832      	bhi.n	801023a <_strtod_l+0x92>
 80101d4:	2900      	cmp	r1, #0
 80101d6:	d03b      	beq.n	8010250 <_strtod_l+0xa8>
 80101d8:	2200      	movs	r2, #0
 80101da:	920e      	str	r2, [sp, #56]	@ 0x38
 80101dc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80101de:	782a      	ldrb	r2, [r5, #0]
 80101e0:	2a30      	cmp	r2, #48	@ 0x30
 80101e2:	f040 80b2 	bne.w	801034a <_strtod_l+0x1a2>
 80101e6:	786a      	ldrb	r2, [r5, #1]
 80101e8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80101ec:	2a58      	cmp	r2, #88	@ 0x58
 80101ee:	d16e      	bne.n	80102ce <_strtod_l+0x126>
 80101f0:	9302      	str	r3, [sp, #8]
 80101f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80101f4:	9301      	str	r3, [sp, #4]
 80101f6:	ab1a      	add	r3, sp, #104	@ 0x68
 80101f8:	9300      	str	r3, [sp, #0]
 80101fa:	4a8f      	ldr	r2, [pc, #572]	@ (8010438 <_strtod_l+0x290>)
 80101fc:	9805      	ldr	r0, [sp, #20]
 80101fe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8010200:	a919      	add	r1, sp, #100	@ 0x64
 8010202:	f002 ff63 	bl	80130cc <__gethex>
 8010206:	f010 060f 	ands.w	r6, r0, #15
 801020a:	4604      	mov	r4, r0
 801020c:	d005      	beq.n	801021a <_strtod_l+0x72>
 801020e:	2e06      	cmp	r6, #6
 8010210:	d128      	bne.n	8010264 <_strtod_l+0xbc>
 8010212:	3501      	adds	r5, #1
 8010214:	2300      	movs	r3, #0
 8010216:	9519      	str	r5, [sp, #100]	@ 0x64
 8010218:	930e      	str	r3, [sp, #56]	@ 0x38
 801021a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801021c:	2b00      	cmp	r3, #0
 801021e:	f040 858e 	bne.w	8010d3e <_strtod_l+0xb96>
 8010222:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010224:	b1cb      	cbz	r3, 801025a <_strtod_l+0xb2>
 8010226:	4652      	mov	r2, sl
 8010228:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801022c:	ec43 2b10 	vmov	d0, r2, r3
 8010230:	b01f      	add	sp, #124	@ 0x7c
 8010232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010236:	2920      	cmp	r1, #32
 8010238:	d1ce      	bne.n	80101d8 <_strtod_l+0x30>
 801023a:	3201      	adds	r2, #1
 801023c:	e7c1      	b.n	80101c2 <_strtod_l+0x1a>
 801023e:	292d      	cmp	r1, #45	@ 0x2d
 8010240:	d1ca      	bne.n	80101d8 <_strtod_l+0x30>
 8010242:	2101      	movs	r1, #1
 8010244:	910e      	str	r1, [sp, #56]	@ 0x38
 8010246:	1c51      	adds	r1, r2, #1
 8010248:	9119      	str	r1, [sp, #100]	@ 0x64
 801024a:	7852      	ldrb	r2, [r2, #1]
 801024c:	2a00      	cmp	r2, #0
 801024e:	d1c5      	bne.n	80101dc <_strtod_l+0x34>
 8010250:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010252:	9419      	str	r4, [sp, #100]	@ 0x64
 8010254:	2b00      	cmp	r3, #0
 8010256:	f040 8570 	bne.w	8010d3a <_strtod_l+0xb92>
 801025a:	4652      	mov	r2, sl
 801025c:	465b      	mov	r3, fp
 801025e:	e7e5      	b.n	801022c <_strtod_l+0x84>
 8010260:	2100      	movs	r1, #0
 8010262:	e7ef      	b.n	8010244 <_strtod_l+0x9c>
 8010264:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010266:	b13a      	cbz	r2, 8010278 <_strtod_l+0xd0>
 8010268:	2135      	movs	r1, #53	@ 0x35
 801026a:	a81c      	add	r0, sp, #112	@ 0x70
 801026c:	f003 fe78 	bl	8013f60 <__copybits>
 8010270:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010272:	9805      	ldr	r0, [sp, #20]
 8010274:	f003 fa4e 	bl	8013714 <_Bfree>
 8010278:	3e01      	subs	r6, #1
 801027a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801027c:	2e04      	cmp	r6, #4
 801027e:	d806      	bhi.n	801028e <_strtod_l+0xe6>
 8010280:	e8df f006 	tbb	[pc, r6]
 8010284:	201d0314 	.word	0x201d0314
 8010288:	14          	.byte	0x14
 8010289:	00          	.byte	0x00
 801028a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801028e:	05e1      	lsls	r1, r4, #23
 8010290:	bf48      	it	mi
 8010292:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8010296:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801029a:	0d1b      	lsrs	r3, r3, #20
 801029c:	051b      	lsls	r3, r3, #20
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d1bb      	bne.n	801021a <_strtod_l+0x72>
 80102a2:	f001 ffa1 	bl	80121e8 <__errno>
 80102a6:	2322      	movs	r3, #34	@ 0x22
 80102a8:	6003      	str	r3, [r0, #0]
 80102aa:	e7b6      	b.n	801021a <_strtod_l+0x72>
 80102ac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80102b0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80102b4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80102b8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80102bc:	e7e7      	b.n	801028e <_strtod_l+0xe6>
 80102be:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8010440 <_strtod_l+0x298>
 80102c2:	e7e4      	b.n	801028e <_strtod_l+0xe6>
 80102c4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80102c8:	f04f 3aff 	mov.w	sl, #4294967295
 80102cc:	e7df      	b.n	801028e <_strtod_l+0xe6>
 80102ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80102d0:	1c5a      	adds	r2, r3, #1
 80102d2:	9219      	str	r2, [sp, #100]	@ 0x64
 80102d4:	785b      	ldrb	r3, [r3, #1]
 80102d6:	2b30      	cmp	r3, #48	@ 0x30
 80102d8:	d0f9      	beq.n	80102ce <_strtod_l+0x126>
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d09d      	beq.n	801021a <_strtod_l+0x72>
 80102de:	2301      	movs	r3, #1
 80102e0:	2700      	movs	r7, #0
 80102e2:	9308      	str	r3, [sp, #32]
 80102e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80102e6:	930c      	str	r3, [sp, #48]	@ 0x30
 80102e8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80102ea:	46b9      	mov	r9, r7
 80102ec:	220a      	movs	r2, #10
 80102ee:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80102f0:	7805      	ldrb	r5, [r0, #0]
 80102f2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80102f6:	b2d9      	uxtb	r1, r3
 80102f8:	2909      	cmp	r1, #9
 80102fa:	d928      	bls.n	801034e <_strtod_l+0x1a6>
 80102fc:	494f      	ldr	r1, [pc, #316]	@ (801043c <_strtod_l+0x294>)
 80102fe:	2201      	movs	r2, #1
 8010300:	f001 fe39 	bl	8011f76 <strncmp>
 8010304:	2800      	cmp	r0, #0
 8010306:	d032      	beq.n	801036e <_strtod_l+0x1c6>
 8010308:	2000      	movs	r0, #0
 801030a:	462a      	mov	r2, r5
 801030c:	900a      	str	r0, [sp, #40]	@ 0x28
 801030e:	464d      	mov	r5, r9
 8010310:	4603      	mov	r3, r0
 8010312:	2a65      	cmp	r2, #101	@ 0x65
 8010314:	d001      	beq.n	801031a <_strtod_l+0x172>
 8010316:	2a45      	cmp	r2, #69	@ 0x45
 8010318:	d114      	bne.n	8010344 <_strtod_l+0x19c>
 801031a:	b91d      	cbnz	r5, 8010324 <_strtod_l+0x17c>
 801031c:	9a08      	ldr	r2, [sp, #32]
 801031e:	4302      	orrs	r2, r0
 8010320:	d096      	beq.n	8010250 <_strtod_l+0xa8>
 8010322:	2500      	movs	r5, #0
 8010324:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8010326:	1c62      	adds	r2, r4, #1
 8010328:	9219      	str	r2, [sp, #100]	@ 0x64
 801032a:	7862      	ldrb	r2, [r4, #1]
 801032c:	2a2b      	cmp	r2, #43	@ 0x2b
 801032e:	d07a      	beq.n	8010426 <_strtod_l+0x27e>
 8010330:	2a2d      	cmp	r2, #45	@ 0x2d
 8010332:	d07e      	beq.n	8010432 <_strtod_l+0x28a>
 8010334:	f04f 0c00 	mov.w	ip, #0
 8010338:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801033c:	2909      	cmp	r1, #9
 801033e:	f240 8085 	bls.w	801044c <_strtod_l+0x2a4>
 8010342:	9419      	str	r4, [sp, #100]	@ 0x64
 8010344:	f04f 0800 	mov.w	r8, #0
 8010348:	e0a5      	b.n	8010496 <_strtod_l+0x2ee>
 801034a:	2300      	movs	r3, #0
 801034c:	e7c8      	b.n	80102e0 <_strtod_l+0x138>
 801034e:	f1b9 0f08 	cmp.w	r9, #8
 8010352:	bfd8      	it	le
 8010354:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8010356:	f100 0001 	add.w	r0, r0, #1
 801035a:	bfda      	itte	le
 801035c:	fb02 3301 	mlale	r3, r2, r1, r3
 8010360:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8010362:	fb02 3707 	mlagt	r7, r2, r7, r3
 8010366:	f109 0901 	add.w	r9, r9, #1
 801036a:	9019      	str	r0, [sp, #100]	@ 0x64
 801036c:	e7bf      	b.n	80102ee <_strtod_l+0x146>
 801036e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010370:	1c5a      	adds	r2, r3, #1
 8010372:	9219      	str	r2, [sp, #100]	@ 0x64
 8010374:	785a      	ldrb	r2, [r3, #1]
 8010376:	f1b9 0f00 	cmp.w	r9, #0
 801037a:	d03b      	beq.n	80103f4 <_strtod_l+0x24c>
 801037c:	900a      	str	r0, [sp, #40]	@ 0x28
 801037e:	464d      	mov	r5, r9
 8010380:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8010384:	2b09      	cmp	r3, #9
 8010386:	d912      	bls.n	80103ae <_strtod_l+0x206>
 8010388:	2301      	movs	r3, #1
 801038a:	e7c2      	b.n	8010312 <_strtod_l+0x16a>
 801038c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801038e:	1c5a      	adds	r2, r3, #1
 8010390:	9219      	str	r2, [sp, #100]	@ 0x64
 8010392:	785a      	ldrb	r2, [r3, #1]
 8010394:	3001      	adds	r0, #1
 8010396:	2a30      	cmp	r2, #48	@ 0x30
 8010398:	d0f8      	beq.n	801038c <_strtod_l+0x1e4>
 801039a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801039e:	2b08      	cmp	r3, #8
 80103a0:	f200 84d2 	bhi.w	8010d48 <_strtod_l+0xba0>
 80103a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80103a6:	900a      	str	r0, [sp, #40]	@ 0x28
 80103a8:	2000      	movs	r0, #0
 80103aa:	930c      	str	r3, [sp, #48]	@ 0x30
 80103ac:	4605      	mov	r5, r0
 80103ae:	3a30      	subs	r2, #48	@ 0x30
 80103b0:	f100 0301 	add.w	r3, r0, #1
 80103b4:	d018      	beq.n	80103e8 <_strtod_l+0x240>
 80103b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80103b8:	4419      	add	r1, r3
 80103ba:	910a      	str	r1, [sp, #40]	@ 0x28
 80103bc:	462e      	mov	r6, r5
 80103be:	f04f 0e0a 	mov.w	lr, #10
 80103c2:	1c71      	adds	r1, r6, #1
 80103c4:	eba1 0c05 	sub.w	ip, r1, r5
 80103c8:	4563      	cmp	r3, ip
 80103ca:	dc15      	bgt.n	80103f8 <_strtod_l+0x250>
 80103cc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80103d0:	182b      	adds	r3, r5, r0
 80103d2:	2b08      	cmp	r3, #8
 80103d4:	f105 0501 	add.w	r5, r5, #1
 80103d8:	4405      	add	r5, r0
 80103da:	dc1a      	bgt.n	8010412 <_strtod_l+0x26a>
 80103dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80103de:	230a      	movs	r3, #10
 80103e0:	fb03 2301 	mla	r3, r3, r1, r2
 80103e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80103e6:	2300      	movs	r3, #0
 80103e8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80103ea:	1c51      	adds	r1, r2, #1
 80103ec:	9119      	str	r1, [sp, #100]	@ 0x64
 80103ee:	7852      	ldrb	r2, [r2, #1]
 80103f0:	4618      	mov	r0, r3
 80103f2:	e7c5      	b.n	8010380 <_strtod_l+0x1d8>
 80103f4:	4648      	mov	r0, r9
 80103f6:	e7ce      	b.n	8010396 <_strtod_l+0x1ee>
 80103f8:	2e08      	cmp	r6, #8
 80103fa:	dc05      	bgt.n	8010408 <_strtod_l+0x260>
 80103fc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80103fe:	fb0e f606 	mul.w	r6, lr, r6
 8010402:	960b      	str	r6, [sp, #44]	@ 0x2c
 8010404:	460e      	mov	r6, r1
 8010406:	e7dc      	b.n	80103c2 <_strtod_l+0x21a>
 8010408:	2910      	cmp	r1, #16
 801040a:	bfd8      	it	le
 801040c:	fb0e f707 	mulle.w	r7, lr, r7
 8010410:	e7f8      	b.n	8010404 <_strtod_l+0x25c>
 8010412:	2b0f      	cmp	r3, #15
 8010414:	bfdc      	itt	le
 8010416:	230a      	movle	r3, #10
 8010418:	fb03 2707 	mlale	r7, r3, r7, r2
 801041c:	e7e3      	b.n	80103e6 <_strtod_l+0x23e>
 801041e:	2300      	movs	r3, #0
 8010420:	930a      	str	r3, [sp, #40]	@ 0x28
 8010422:	2301      	movs	r3, #1
 8010424:	e77a      	b.n	801031c <_strtod_l+0x174>
 8010426:	f04f 0c00 	mov.w	ip, #0
 801042a:	1ca2      	adds	r2, r4, #2
 801042c:	9219      	str	r2, [sp, #100]	@ 0x64
 801042e:	78a2      	ldrb	r2, [r4, #2]
 8010430:	e782      	b.n	8010338 <_strtod_l+0x190>
 8010432:	f04f 0c01 	mov.w	ip, #1
 8010436:	e7f8      	b.n	801042a <_strtod_l+0x282>
 8010438:	08015304 	.word	0x08015304
 801043c:	080150c0 	.word	0x080150c0
 8010440:	7ff00000 	.word	0x7ff00000
 8010444:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010446:	1c51      	adds	r1, r2, #1
 8010448:	9119      	str	r1, [sp, #100]	@ 0x64
 801044a:	7852      	ldrb	r2, [r2, #1]
 801044c:	2a30      	cmp	r2, #48	@ 0x30
 801044e:	d0f9      	beq.n	8010444 <_strtod_l+0x29c>
 8010450:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8010454:	2908      	cmp	r1, #8
 8010456:	f63f af75 	bhi.w	8010344 <_strtod_l+0x19c>
 801045a:	3a30      	subs	r2, #48	@ 0x30
 801045c:	9209      	str	r2, [sp, #36]	@ 0x24
 801045e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010460:	920f      	str	r2, [sp, #60]	@ 0x3c
 8010462:	f04f 080a 	mov.w	r8, #10
 8010466:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010468:	1c56      	adds	r6, r2, #1
 801046a:	9619      	str	r6, [sp, #100]	@ 0x64
 801046c:	7852      	ldrb	r2, [r2, #1]
 801046e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8010472:	f1be 0f09 	cmp.w	lr, #9
 8010476:	d939      	bls.n	80104ec <_strtod_l+0x344>
 8010478:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801047a:	1a76      	subs	r6, r6, r1
 801047c:	2e08      	cmp	r6, #8
 801047e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8010482:	dc03      	bgt.n	801048c <_strtod_l+0x2e4>
 8010484:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010486:	4588      	cmp	r8, r1
 8010488:	bfa8      	it	ge
 801048a:	4688      	movge	r8, r1
 801048c:	f1bc 0f00 	cmp.w	ip, #0
 8010490:	d001      	beq.n	8010496 <_strtod_l+0x2ee>
 8010492:	f1c8 0800 	rsb	r8, r8, #0
 8010496:	2d00      	cmp	r5, #0
 8010498:	d14e      	bne.n	8010538 <_strtod_l+0x390>
 801049a:	9908      	ldr	r1, [sp, #32]
 801049c:	4308      	orrs	r0, r1
 801049e:	f47f aebc 	bne.w	801021a <_strtod_l+0x72>
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	f47f aed4 	bne.w	8010250 <_strtod_l+0xa8>
 80104a8:	2a69      	cmp	r2, #105	@ 0x69
 80104aa:	d028      	beq.n	80104fe <_strtod_l+0x356>
 80104ac:	dc25      	bgt.n	80104fa <_strtod_l+0x352>
 80104ae:	2a49      	cmp	r2, #73	@ 0x49
 80104b0:	d025      	beq.n	80104fe <_strtod_l+0x356>
 80104b2:	2a4e      	cmp	r2, #78	@ 0x4e
 80104b4:	f47f aecc 	bne.w	8010250 <_strtod_l+0xa8>
 80104b8:	499a      	ldr	r1, [pc, #616]	@ (8010724 <_strtod_l+0x57c>)
 80104ba:	a819      	add	r0, sp, #100	@ 0x64
 80104bc:	f003 f828 	bl	8013510 <__match>
 80104c0:	2800      	cmp	r0, #0
 80104c2:	f43f aec5 	beq.w	8010250 <_strtod_l+0xa8>
 80104c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80104c8:	781b      	ldrb	r3, [r3, #0]
 80104ca:	2b28      	cmp	r3, #40	@ 0x28
 80104cc:	d12e      	bne.n	801052c <_strtod_l+0x384>
 80104ce:	4996      	ldr	r1, [pc, #600]	@ (8010728 <_strtod_l+0x580>)
 80104d0:	aa1c      	add	r2, sp, #112	@ 0x70
 80104d2:	a819      	add	r0, sp, #100	@ 0x64
 80104d4:	f003 f830 	bl	8013538 <__hexnan>
 80104d8:	2805      	cmp	r0, #5
 80104da:	d127      	bne.n	801052c <_strtod_l+0x384>
 80104dc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80104de:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80104e2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80104e6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80104ea:	e696      	b.n	801021a <_strtod_l+0x72>
 80104ec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80104ee:	fb08 2101 	mla	r1, r8, r1, r2
 80104f2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80104f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80104f8:	e7b5      	b.n	8010466 <_strtod_l+0x2be>
 80104fa:	2a6e      	cmp	r2, #110	@ 0x6e
 80104fc:	e7da      	b.n	80104b4 <_strtod_l+0x30c>
 80104fe:	498b      	ldr	r1, [pc, #556]	@ (801072c <_strtod_l+0x584>)
 8010500:	a819      	add	r0, sp, #100	@ 0x64
 8010502:	f003 f805 	bl	8013510 <__match>
 8010506:	2800      	cmp	r0, #0
 8010508:	f43f aea2 	beq.w	8010250 <_strtod_l+0xa8>
 801050c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801050e:	4988      	ldr	r1, [pc, #544]	@ (8010730 <_strtod_l+0x588>)
 8010510:	3b01      	subs	r3, #1
 8010512:	a819      	add	r0, sp, #100	@ 0x64
 8010514:	9319      	str	r3, [sp, #100]	@ 0x64
 8010516:	f002 fffb 	bl	8013510 <__match>
 801051a:	b910      	cbnz	r0, 8010522 <_strtod_l+0x37a>
 801051c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801051e:	3301      	adds	r3, #1
 8010520:	9319      	str	r3, [sp, #100]	@ 0x64
 8010522:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8010740 <_strtod_l+0x598>
 8010526:	f04f 0a00 	mov.w	sl, #0
 801052a:	e676      	b.n	801021a <_strtod_l+0x72>
 801052c:	4881      	ldr	r0, [pc, #516]	@ (8010734 <_strtod_l+0x58c>)
 801052e:	f001 fe97 	bl	8012260 <nan>
 8010532:	ec5b ab10 	vmov	sl, fp, d0
 8010536:	e670      	b.n	801021a <_strtod_l+0x72>
 8010538:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801053a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801053c:	eba8 0303 	sub.w	r3, r8, r3
 8010540:	f1b9 0f00 	cmp.w	r9, #0
 8010544:	bf08      	it	eq
 8010546:	46a9      	moveq	r9, r5
 8010548:	2d10      	cmp	r5, #16
 801054a:	9309      	str	r3, [sp, #36]	@ 0x24
 801054c:	462c      	mov	r4, r5
 801054e:	bfa8      	it	ge
 8010550:	2410      	movge	r4, #16
 8010552:	f7ef ffdf 	bl	8000514 <__aeabi_ui2d>
 8010556:	2d09      	cmp	r5, #9
 8010558:	4682      	mov	sl, r0
 801055a:	468b      	mov	fp, r1
 801055c:	dc13      	bgt.n	8010586 <_strtod_l+0x3de>
 801055e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010560:	2b00      	cmp	r3, #0
 8010562:	f43f ae5a 	beq.w	801021a <_strtod_l+0x72>
 8010566:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010568:	dd78      	ble.n	801065c <_strtod_l+0x4b4>
 801056a:	2b16      	cmp	r3, #22
 801056c:	dc5f      	bgt.n	801062e <_strtod_l+0x486>
 801056e:	4972      	ldr	r1, [pc, #456]	@ (8010738 <_strtod_l+0x590>)
 8010570:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010574:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010578:	4652      	mov	r2, sl
 801057a:	465b      	mov	r3, fp
 801057c:	f7f0 f844 	bl	8000608 <__aeabi_dmul>
 8010580:	4682      	mov	sl, r0
 8010582:	468b      	mov	fp, r1
 8010584:	e649      	b.n	801021a <_strtod_l+0x72>
 8010586:	4b6c      	ldr	r3, [pc, #432]	@ (8010738 <_strtod_l+0x590>)
 8010588:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801058c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8010590:	f7f0 f83a 	bl	8000608 <__aeabi_dmul>
 8010594:	4682      	mov	sl, r0
 8010596:	4638      	mov	r0, r7
 8010598:	468b      	mov	fp, r1
 801059a:	f7ef ffbb 	bl	8000514 <__aeabi_ui2d>
 801059e:	4602      	mov	r2, r0
 80105a0:	460b      	mov	r3, r1
 80105a2:	4650      	mov	r0, sl
 80105a4:	4659      	mov	r1, fp
 80105a6:	f7ef fe79 	bl	800029c <__adddf3>
 80105aa:	2d0f      	cmp	r5, #15
 80105ac:	4682      	mov	sl, r0
 80105ae:	468b      	mov	fp, r1
 80105b0:	ddd5      	ble.n	801055e <_strtod_l+0x3b6>
 80105b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105b4:	1b2c      	subs	r4, r5, r4
 80105b6:	441c      	add	r4, r3
 80105b8:	2c00      	cmp	r4, #0
 80105ba:	f340 8093 	ble.w	80106e4 <_strtod_l+0x53c>
 80105be:	f014 030f 	ands.w	r3, r4, #15
 80105c2:	d00a      	beq.n	80105da <_strtod_l+0x432>
 80105c4:	495c      	ldr	r1, [pc, #368]	@ (8010738 <_strtod_l+0x590>)
 80105c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80105ca:	4652      	mov	r2, sl
 80105cc:	465b      	mov	r3, fp
 80105ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105d2:	f7f0 f819 	bl	8000608 <__aeabi_dmul>
 80105d6:	4682      	mov	sl, r0
 80105d8:	468b      	mov	fp, r1
 80105da:	f034 040f 	bics.w	r4, r4, #15
 80105de:	d073      	beq.n	80106c8 <_strtod_l+0x520>
 80105e0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80105e4:	dd49      	ble.n	801067a <_strtod_l+0x4d2>
 80105e6:	2400      	movs	r4, #0
 80105e8:	46a0      	mov	r8, r4
 80105ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 80105ec:	46a1      	mov	r9, r4
 80105ee:	9a05      	ldr	r2, [sp, #20]
 80105f0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8010740 <_strtod_l+0x598>
 80105f4:	2322      	movs	r3, #34	@ 0x22
 80105f6:	6013      	str	r3, [r2, #0]
 80105f8:	f04f 0a00 	mov.w	sl, #0
 80105fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80105fe:	2b00      	cmp	r3, #0
 8010600:	f43f ae0b 	beq.w	801021a <_strtod_l+0x72>
 8010604:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010606:	9805      	ldr	r0, [sp, #20]
 8010608:	f003 f884 	bl	8013714 <_Bfree>
 801060c:	9805      	ldr	r0, [sp, #20]
 801060e:	4649      	mov	r1, r9
 8010610:	f003 f880 	bl	8013714 <_Bfree>
 8010614:	9805      	ldr	r0, [sp, #20]
 8010616:	4641      	mov	r1, r8
 8010618:	f003 f87c 	bl	8013714 <_Bfree>
 801061c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801061e:	9805      	ldr	r0, [sp, #20]
 8010620:	f003 f878 	bl	8013714 <_Bfree>
 8010624:	9805      	ldr	r0, [sp, #20]
 8010626:	4621      	mov	r1, r4
 8010628:	f003 f874 	bl	8013714 <_Bfree>
 801062c:	e5f5      	b.n	801021a <_strtod_l+0x72>
 801062e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010630:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8010634:	4293      	cmp	r3, r2
 8010636:	dbbc      	blt.n	80105b2 <_strtod_l+0x40a>
 8010638:	4c3f      	ldr	r4, [pc, #252]	@ (8010738 <_strtod_l+0x590>)
 801063a:	f1c5 050f 	rsb	r5, r5, #15
 801063e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8010642:	4652      	mov	r2, sl
 8010644:	465b      	mov	r3, fp
 8010646:	e9d1 0100 	ldrd	r0, r1, [r1]
 801064a:	f7ef ffdd 	bl	8000608 <__aeabi_dmul>
 801064e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010650:	1b5d      	subs	r5, r3, r5
 8010652:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8010656:	e9d4 2300 	ldrd	r2, r3, [r4]
 801065a:	e78f      	b.n	801057c <_strtod_l+0x3d4>
 801065c:	3316      	adds	r3, #22
 801065e:	dba8      	blt.n	80105b2 <_strtod_l+0x40a>
 8010660:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010662:	eba3 0808 	sub.w	r8, r3, r8
 8010666:	4b34      	ldr	r3, [pc, #208]	@ (8010738 <_strtod_l+0x590>)
 8010668:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801066c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8010670:	4650      	mov	r0, sl
 8010672:	4659      	mov	r1, fp
 8010674:	f7f0 f8f2 	bl	800085c <__aeabi_ddiv>
 8010678:	e782      	b.n	8010580 <_strtod_l+0x3d8>
 801067a:	2300      	movs	r3, #0
 801067c:	4f2f      	ldr	r7, [pc, #188]	@ (801073c <_strtod_l+0x594>)
 801067e:	1124      	asrs	r4, r4, #4
 8010680:	4650      	mov	r0, sl
 8010682:	4659      	mov	r1, fp
 8010684:	461e      	mov	r6, r3
 8010686:	2c01      	cmp	r4, #1
 8010688:	dc21      	bgt.n	80106ce <_strtod_l+0x526>
 801068a:	b10b      	cbz	r3, 8010690 <_strtod_l+0x4e8>
 801068c:	4682      	mov	sl, r0
 801068e:	468b      	mov	fp, r1
 8010690:	492a      	ldr	r1, [pc, #168]	@ (801073c <_strtod_l+0x594>)
 8010692:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8010696:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801069a:	4652      	mov	r2, sl
 801069c:	465b      	mov	r3, fp
 801069e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80106a2:	f7ef ffb1 	bl	8000608 <__aeabi_dmul>
 80106a6:	4b26      	ldr	r3, [pc, #152]	@ (8010740 <_strtod_l+0x598>)
 80106a8:	460a      	mov	r2, r1
 80106aa:	400b      	ands	r3, r1
 80106ac:	4925      	ldr	r1, [pc, #148]	@ (8010744 <_strtod_l+0x59c>)
 80106ae:	428b      	cmp	r3, r1
 80106b0:	4682      	mov	sl, r0
 80106b2:	d898      	bhi.n	80105e6 <_strtod_l+0x43e>
 80106b4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80106b8:	428b      	cmp	r3, r1
 80106ba:	bf86      	itte	hi
 80106bc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8010748 <_strtod_l+0x5a0>
 80106c0:	f04f 3aff 	movhi.w	sl, #4294967295
 80106c4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80106c8:	2300      	movs	r3, #0
 80106ca:	9308      	str	r3, [sp, #32]
 80106cc:	e076      	b.n	80107bc <_strtod_l+0x614>
 80106ce:	07e2      	lsls	r2, r4, #31
 80106d0:	d504      	bpl.n	80106dc <_strtod_l+0x534>
 80106d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80106d6:	f7ef ff97 	bl	8000608 <__aeabi_dmul>
 80106da:	2301      	movs	r3, #1
 80106dc:	3601      	adds	r6, #1
 80106de:	1064      	asrs	r4, r4, #1
 80106e0:	3708      	adds	r7, #8
 80106e2:	e7d0      	b.n	8010686 <_strtod_l+0x4de>
 80106e4:	d0f0      	beq.n	80106c8 <_strtod_l+0x520>
 80106e6:	4264      	negs	r4, r4
 80106e8:	f014 020f 	ands.w	r2, r4, #15
 80106ec:	d00a      	beq.n	8010704 <_strtod_l+0x55c>
 80106ee:	4b12      	ldr	r3, [pc, #72]	@ (8010738 <_strtod_l+0x590>)
 80106f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80106f4:	4650      	mov	r0, sl
 80106f6:	4659      	mov	r1, fp
 80106f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106fc:	f7f0 f8ae 	bl	800085c <__aeabi_ddiv>
 8010700:	4682      	mov	sl, r0
 8010702:	468b      	mov	fp, r1
 8010704:	1124      	asrs	r4, r4, #4
 8010706:	d0df      	beq.n	80106c8 <_strtod_l+0x520>
 8010708:	2c1f      	cmp	r4, #31
 801070a:	dd1f      	ble.n	801074c <_strtod_l+0x5a4>
 801070c:	2400      	movs	r4, #0
 801070e:	46a0      	mov	r8, r4
 8010710:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010712:	46a1      	mov	r9, r4
 8010714:	9a05      	ldr	r2, [sp, #20]
 8010716:	2322      	movs	r3, #34	@ 0x22
 8010718:	f04f 0a00 	mov.w	sl, #0
 801071c:	f04f 0b00 	mov.w	fp, #0
 8010720:	6013      	str	r3, [r2, #0]
 8010722:	e76b      	b.n	80105fc <_strtod_l+0x454>
 8010724:	080150cf 	.word	0x080150cf
 8010728:	080152f0 	.word	0x080152f0
 801072c:	080150c7 	.word	0x080150c7
 8010730:	080151b3 	.word	0x080151b3
 8010734:	080151af 	.word	0x080151af
 8010738:	08015478 	.word	0x08015478
 801073c:	08015450 	.word	0x08015450
 8010740:	7ff00000 	.word	0x7ff00000
 8010744:	7ca00000 	.word	0x7ca00000
 8010748:	7fefffff 	.word	0x7fefffff
 801074c:	f014 0310 	ands.w	r3, r4, #16
 8010750:	bf18      	it	ne
 8010752:	236a      	movne	r3, #106	@ 0x6a
 8010754:	4ea9      	ldr	r6, [pc, #676]	@ (80109fc <_strtod_l+0x854>)
 8010756:	9308      	str	r3, [sp, #32]
 8010758:	4650      	mov	r0, sl
 801075a:	4659      	mov	r1, fp
 801075c:	2300      	movs	r3, #0
 801075e:	07e7      	lsls	r7, r4, #31
 8010760:	d504      	bpl.n	801076c <_strtod_l+0x5c4>
 8010762:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010766:	f7ef ff4f 	bl	8000608 <__aeabi_dmul>
 801076a:	2301      	movs	r3, #1
 801076c:	1064      	asrs	r4, r4, #1
 801076e:	f106 0608 	add.w	r6, r6, #8
 8010772:	d1f4      	bne.n	801075e <_strtod_l+0x5b6>
 8010774:	b10b      	cbz	r3, 801077a <_strtod_l+0x5d2>
 8010776:	4682      	mov	sl, r0
 8010778:	468b      	mov	fp, r1
 801077a:	9b08      	ldr	r3, [sp, #32]
 801077c:	b1b3      	cbz	r3, 80107ac <_strtod_l+0x604>
 801077e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8010782:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8010786:	2b00      	cmp	r3, #0
 8010788:	4659      	mov	r1, fp
 801078a:	dd0f      	ble.n	80107ac <_strtod_l+0x604>
 801078c:	2b1f      	cmp	r3, #31
 801078e:	dd56      	ble.n	801083e <_strtod_l+0x696>
 8010790:	2b34      	cmp	r3, #52	@ 0x34
 8010792:	bfde      	ittt	le
 8010794:	f04f 33ff 	movle.w	r3, #4294967295
 8010798:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801079c:	4093      	lslle	r3, r2
 801079e:	f04f 0a00 	mov.w	sl, #0
 80107a2:	bfcc      	ite	gt
 80107a4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80107a8:	ea03 0b01 	andle.w	fp, r3, r1
 80107ac:	2200      	movs	r2, #0
 80107ae:	2300      	movs	r3, #0
 80107b0:	4650      	mov	r0, sl
 80107b2:	4659      	mov	r1, fp
 80107b4:	f7f0 f990 	bl	8000ad8 <__aeabi_dcmpeq>
 80107b8:	2800      	cmp	r0, #0
 80107ba:	d1a7      	bne.n	801070c <_strtod_l+0x564>
 80107bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80107be:	9300      	str	r3, [sp, #0]
 80107c0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80107c2:	9805      	ldr	r0, [sp, #20]
 80107c4:	462b      	mov	r3, r5
 80107c6:	464a      	mov	r2, r9
 80107c8:	f003 f80c 	bl	80137e4 <__s2b>
 80107cc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80107ce:	2800      	cmp	r0, #0
 80107d0:	f43f af09 	beq.w	80105e6 <_strtod_l+0x43e>
 80107d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80107d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80107d8:	2a00      	cmp	r2, #0
 80107da:	eba3 0308 	sub.w	r3, r3, r8
 80107de:	bfa8      	it	ge
 80107e0:	2300      	movge	r3, #0
 80107e2:	9312      	str	r3, [sp, #72]	@ 0x48
 80107e4:	2400      	movs	r4, #0
 80107e6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80107ea:	9316      	str	r3, [sp, #88]	@ 0x58
 80107ec:	46a0      	mov	r8, r4
 80107ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80107f0:	9805      	ldr	r0, [sp, #20]
 80107f2:	6859      	ldr	r1, [r3, #4]
 80107f4:	f002 ff4e 	bl	8013694 <_Balloc>
 80107f8:	4681      	mov	r9, r0
 80107fa:	2800      	cmp	r0, #0
 80107fc:	f43f aef7 	beq.w	80105ee <_strtod_l+0x446>
 8010800:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010802:	691a      	ldr	r2, [r3, #16]
 8010804:	3202      	adds	r2, #2
 8010806:	f103 010c 	add.w	r1, r3, #12
 801080a:	0092      	lsls	r2, r2, #2
 801080c:	300c      	adds	r0, #12
 801080e:	f001 fd18 	bl	8012242 <memcpy>
 8010812:	ec4b ab10 	vmov	d0, sl, fp
 8010816:	9805      	ldr	r0, [sp, #20]
 8010818:	aa1c      	add	r2, sp, #112	@ 0x70
 801081a:	a91b      	add	r1, sp, #108	@ 0x6c
 801081c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8010820:	f003 fb14 	bl	8013e4c <__d2b>
 8010824:	901a      	str	r0, [sp, #104]	@ 0x68
 8010826:	2800      	cmp	r0, #0
 8010828:	f43f aee1 	beq.w	80105ee <_strtod_l+0x446>
 801082c:	9805      	ldr	r0, [sp, #20]
 801082e:	2101      	movs	r1, #1
 8010830:	f003 f86e 	bl	8013910 <__i2b>
 8010834:	4680      	mov	r8, r0
 8010836:	b948      	cbnz	r0, 801084c <_strtod_l+0x6a4>
 8010838:	f04f 0800 	mov.w	r8, #0
 801083c:	e6d7      	b.n	80105ee <_strtod_l+0x446>
 801083e:	f04f 32ff 	mov.w	r2, #4294967295
 8010842:	fa02 f303 	lsl.w	r3, r2, r3
 8010846:	ea03 0a0a 	and.w	sl, r3, sl
 801084a:	e7af      	b.n	80107ac <_strtod_l+0x604>
 801084c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801084e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8010850:	2d00      	cmp	r5, #0
 8010852:	bfab      	itete	ge
 8010854:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8010856:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8010858:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801085a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801085c:	bfac      	ite	ge
 801085e:	18ef      	addge	r7, r5, r3
 8010860:	1b5e      	sublt	r6, r3, r5
 8010862:	9b08      	ldr	r3, [sp, #32]
 8010864:	1aed      	subs	r5, r5, r3
 8010866:	4415      	add	r5, r2
 8010868:	4b65      	ldr	r3, [pc, #404]	@ (8010a00 <_strtod_l+0x858>)
 801086a:	3d01      	subs	r5, #1
 801086c:	429d      	cmp	r5, r3
 801086e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8010872:	da50      	bge.n	8010916 <_strtod_l+0x76e>
 8010874:	1b5b      	subs	r3, r3, r5
 8010876:	2b1f      	cmp	r3, #31
 8010878:	eba2 0203 	sub.w	r2, r2, r3
 801087c:	f04f 0101 	mov.w	r1, #1
 8010880:	dc3d      	bgt.n	80108fe <_strtod_l+0x756>
 8010882:	fa01 f303 	lsl.w	r3, r1, r3
 8010886:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010888:	2300      	movs	r3, #0
 801088a:	9310      	str	r3, [sp, #64]	@ 0x40
 801088c:	18bd      	adds	r5, r7, r2
 801088e:	9b08      	ldr	r3, [sp, #32]
 8010890:	42af      	cmp	r7, r5
 8010892:	4416      	add	r6, r2
 8010894:	441e      	add	r6, r3
 8010896:	463b      	mov	r3, r7
 8010898:	bfa8      	it	ge
 801089a:	462b      	movge	r3, r5
 801089c:	42b3      	cmp	r3, r6
 801089e:	bfa8      	it	ge
 80108a0:	4633      	movge	r3, r6
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	bfc2      	ittt	gt
 80108a6:	1aed      	subgt	r5, r5, r3
 80108a8:	1af6      	subgt	r6, r6, r3
 80108aa:	1aff      	subgt	r7, r7, r3
 80108ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	dd16      	ble.n	80108e0 <_strtod_l+0x738>
 80108b2:	4641      	mov	r1, r8
 80108b4:	9805      	ldr	r0, [sp, #20]
 80108b6:	461a      	mov	r2, r3
 80108b8:	f003 f8e2 	bl	8013a80 <__pow5mult>
 80108bc:	4680      	mov	r8, r0
 80108be:	2800      	cmp	r0, #0
 80108c0:	d0ba      	beq.n	8010838 <_strtod_l+0x690>
 80108c2:	4601      	mov	r1, r0
 80108c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80108c6:	9805      	ldr	r0, [sp, #20]
 80108c8:	f003 f838 	bl	801393c <__multiply>
 80108cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80108ce:	2800      	cmp	r0, #0
 80108d0:	f43f ae8d 	beq.w	80105ee <_strtod_l+0x446>
 80108d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80108d6:	9805      	ldr	r0, [sp, #20]
 80108d8:	f002 ff1c 	bl	8013714 <_Bfree>
 80108dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80108de:	931a      	str	r3, [sp, #104]	@ 0x68
 80108e0:	2d00      	cmp	r5, #0
 80108e2:	dc1d      	bgt.n	8010920 <_strtod_l+0x778>
 80108e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	dd23      	ble.n	8010932 <_strtod_l+0x78a>
 80108ea:	4649      	mov	r1, r9
 80108ec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80108ee:	9805      	ldr	r0, [sp, #20]
 80108f0:	f003 f8c6 	bl	8013a80 <__pow5mult>
 80108f4:	4681      	mov	r9, r0
 80108f6:	b9e0      	cbnz	r0, 8010932 <_strtod_l+0x78a>
 80108f8:	f04f 0900 	mov.w	r9, #0
 80108fc:	e677      	b.n	80105ee <_strtod_l+0x446>
 80108fe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8010902:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8010906:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801090a:	35e2      	adds	r5, #226	@ 0xe2
 801090c:	fa01 f305 	lsl.w	r3, r1, r5
 8010910:	9310      	str	r3, [sp, #64]	@ 0x40
 8010912:	9113      	str	r1, [sp, #76]	@ 0x4c
 8010914:	e7ba      	b.n	801088c <_strtod_l+0x6e4>
 8010916:	2300      	movs	r3, #0
 8010918:	9310      	str	r3, [sp, #64]	@ 0x40
 801091a:	2301      	movs	r3, #1
 801091c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801091e:	e7b5      	b.n	801088c <_strtod_l+0x6e4>
 8010920:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010922:	9805      	ldr	r0, [sp, #20]
 8010924:	462a      	mov	r2, r5
 8010926:	f003 f905 	bl	8013b34 <__lshift>
 801092a:	901a      	str	r0, [sp, #104]	@ 0x68
 801092c:	2800      	cmp	r0, #0
 801092e:	d1d9      	bne.n	80108e4 <_strtod_l+0x73c>
 8010930:	e65d      	b.n	80105ee <_strtod_l+0x446>
 8010932:	2e00      	cmp	r6, #0
 8010934:	dd07      	ble.n	8010946 <_strtod_l+0x79e>
 8010936:	4649      	mov	r1, r9
 8010938:	9805      	ldr	r0, [sp, #20]
 801093a:	4632      	mov	r2, r6
 801093c:	f003 f8fa 	bl	8013b34 <__lshift>
 8010940:	4681      	mov	r9, r0
 8010942:	2800      	cmp	r0, #0
 8010944:	d0d8      	beq.n	80108f8 <_strtod_l+0x750>
 8010946:	2f00      	cmp	r7, #0
 8010948:	dd08      	ble.n	801095c <_strtod_l+0x7b4>
 801094a:	4641      	mov	r1, r8
 801094c:	9805      	ldr	r0, [sp, #20]
 801094e:	463a      	mov	r2, r7
 8010950:	f003 f8f0 	bl	8013b34 <__lshift>
 8010954:	4680      	mov	r8, r0
 8010956:	2800      	cmp	r0, #0
 8010958:	f43f ae49 	beq.w	80105ee <_strtod_l+0x446>
 801095c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801095e:	9805      	ldr	r0, [sp, #20]
 8010960:	464a      	mov	r2, r9
 8010962:	f003 f96f 	bl	8013c44 <__mdiff>
 8010966:	4604      	mov	r4, r0
 8010968:	2800      	cmp	r0, #0
 801096a:	f43f ae40 	beq.w	80105ee <_strtod_l+0x446>
 801096e:	68c3      	ldr	r3, [r0, #12]
 8010970:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010972:	2300      	movs	r3, #0
 8010974:	60c3      	str	r3, [r0, #12]
 8010976:	4641      	mov	r1, r8
 8010978:	f003 f948 	bl	8013c0c <__mcmp>
 801097c:	2800      	cmp	r0, #0
 801097e:	da45      	bge.n	8010a0c <_strtod_l+0x864>
 8010980:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010982:	ea53 030a 	orrs.w	r3, r3, sl
 8010986:	d16b      	bne.n	8010a60 <_strtod_l+0x8b8>
 8010988:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801098c:	2b00      	cmp	r3, #0
 801098e:	d167      	bne.n	8010a60 <_strtod_l+0x8b8>
 8010990:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010994:	0d1b      	lsrs	r3, r3, #20
 8010996:	051b      	lsls	r3, r3, #20
 8010998:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801099c:	d960      	bls.n	8010a60 <_strtod_l+0x8b8>
 801099e:	6963      	ldr	r3, [r4, #20]
 80109a0:	b913      	cbnz	r3, 80109a8 <_strtod_l+0x800>
 80109a2:	6923      	ldr	r3, [r4, #16]
 80109a4:	2b01      	cmp	r3, #1
 80109a6:	dd5b      	ble.n	8010a60 <_strtod_l+0x8b8>
 80109a8:	4621      	mov	r1, r4
 80109aa:	2201      	movs	r2, #1
 80109ac:	9805      	ldr	r0, [sp, #20]
 80109ae:	f003 f8c1 	bl	8013b34 <__lshift>
 80109b2:	4641      	mov	r1, r8
 80109b4:	4604      	mov	r4, r0
 80109b6:	f003 f929 	bl	8013c0c <__mcmp>
 80109ba:	2800      	cmp	r0, #0
 80109bc:	dd50      	ble.n	8010a60 <_strtod_l+0x8b8>
 80109be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80109c2:	9a08      	ldr	r2, [sp, #32]
 80109c4:	0d1b      	lsrs	r3, r3, #20
 80109c6:	051b      	lsls	r3, r3, #20
 80109c8:	2a00      	cmp	r2, #0
 80109ca:	d06a      	beq.n	8010aa2 <_strtod_l+0x8fa>
 80109cc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80109d0:	d867      	bhi.n	8010aa2 <_strtod_l+0x8fa>
 80109d2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80109d6:	f67f ae9d 	bls.w	8010714 <_strtod_l+0x56c>
 80109da:	4b0a      	ldr	r3, [pc, #40]	@ (8010a04 <_strtod_l+0x85c>)
 80109dc:	4650      	mov	r0, sl
 80109de:	4659      	mov	r1, fp
 80109e0:	2200      	movs	r2, #0
 80109e2:	f7ef fe11 	bl	8000608 <__aeabi_dmul>
 80109e6:	4b08      	ldr	r3, [pc, #32]	@ (8010a08 <_strtod_l+0x860>)
 80109e8:	400b      	ands	r3, r1
 80109ea:	4682      	mov	sl, r0
 80109ec:	468b      	mov	fp, r1
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	f47f ae08 	bne.w	8010604 <_strtod_l+0x45c>
 80109f4:	9a05      	ldr	r2, [sp, #20]
 80109f6:	2322      	movs	r3, #34	@ 0x22
 80109f8:	6013      	str	r3, [r2, #0]
 80109fa:	e603      	b.n	8010604 <_strtod_l+0x45c>
 80109fc:	08015318 	.word	0x08015318
 8010a00:	fffffc02 	.word	0xfffffc02
 8010a04:	39500000 	.word	0x39500000
 8010a08:	7ff00000 	.word	0x7ff00000
 8010a0c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010a10:	d165      	bne.n	8010ade <_strtod_l+0x936>
 8010a12:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010a14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010a18:	b35a      	cbz	r2, 8010a72 <_strtod_l+0x8ca>
 8010a1a:	4a9f      	ldr	r2, [pc, #636]	@ (8010c98 <_strtod_l+0xaf0>)
 8010a1c:	4293      	cmp	r3, r2
 8010a1e:	d12b      	bne.n	8010a78 <_strtod_l+0x8d0>
 8010a20:	9b08      	ldr	r3, [sp, #32]
 8010a22:	4651      	mov	r1, sl
 8010a24:	b303      	cbz	r3, 8010a68 <_strtod_l+0x8c0>
 8010a26:	4b9d      	ldr	r3, [pc, #628]	@ (8010c9c <_strtod_l+0xaf4>)
 8010a28:	465a      	mov	r2, fp
 8010a2a:	4013      	ands	r3, r2
 8010a2c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010a30:	f04f 32ff 	mov.w	r2, #4294967295
 8010a34:	d81b      	bhi.n	8010a6e <_strtod_l+0x8c6>
 8010a36:	0d1b      	lsrs	r3, r3, #20
 8010a38:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8010a40:	4299      	cmp	r1, r3
 8010a42:	d119      	bne.n	8010a78 <_strtod_l+0x8d0>
 8010a44:	4b96      	ldr	r3, [pc, #600]	@ (8010ca0 <_strtod_l+0xaf8>)
 8010a46:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010a48:	429a      	cmp	r2, r3
 8010a4a:	d102      	bne.n	8010a52 <_strtod_l+0x8aa>
 8010a4c:	3101      	adds	r1, #1
 8010a4e:	f43f adce 	beq.w	80105ee <_strtod_l+0x446>
 8010a52:	4b92      	ldr	r3, [pc, #584]	@ (8010c9c <_strtod_l+0xaf4>)
 8010a54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010a56:	401a      	ands	r2, r3
 8010a58:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8010a5c:	f04f 0a00 	mov.w	sl, #0
 8010a60:	9b08      	ldr	r3, [sp, #32]
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d1b9      	bne.n	80109da <_strtod_l+0x832>
 8010a66:	e5cd      	b.n	8010604 <_strtod_l+0x45c>
 8010a68:	f04f 33ff 	mov.w	r3, #4294967295
 8010a6c:	e7e8      	b.n	8010a40 <_strtod_l+0x898>
 8010a6e:	4613      	mov	r3, r2
 8010a70:	e7e6      	b.n	8010a40 <_strtod_l+0x898>
 8010a72:	ea53 030a 	orrs.w	r3, r3, sl
 8010a76:	d0a2      	beq.n	80109be <_strtod_l+0x816>
 8010a78:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010a7a:	b1db      	cbz	r3, 8010ab4 <_strtod_l+0x90c>
 8010a7c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010a7e:	4213      	tst	r3, r2
 8010a80:	d0ee      	beq.n	8010a60 <_strtod_l+0x8b8>
 8010a82:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010a84:	9a08      	ldr	r2, [sp, #32]
 8010a86:	4650      	mov	r0, sl
 8010a88:	4659      	mov	r1, fp
 8010a8a:	b1bb      	cbz	r3, 8010abc <_strtod_l+0x914>
 8010a8c:	f7ff fb6e 	bl	801016c <sulp>
 8010a90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010a94:	ec53 2b10 	vmov	r2, r3, d0
 8010a98:	f7ef fc00 	bl	800029c <__adddf3>
 8010a9c:	4682      	mov	sl, r0
 8010a9e:	468b      	mov	fp, r1
 8010aa0:	e7de      	b.n	8010a60 <_strtod_l+0x8b8>
 8010aa2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010aa6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010aaa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010aae:	f04f 3aff 	mov.w	sl, #4294967295
 8010ab2:	e7d5      	b.n	8010a60 <_strtod_l+0x8b8>
 8010ab4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010ab6:	ea13 0f0a 	tst.w	r3, sl
 8010aba:	e7e1      	b.n	8010a80 <_strtod_l+0x8d8>
 8010abc:	f7ff fb56 	bl	801016c <sulp>
 8010ac0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010ac4:	ec53 2b10 	vmov	r2, r3, d0
 8010ac8:	f7ef fbe6 	bl	8000298 <__aeabi_dsub>
 8010acc:	2200      	movs	r2, #0
 8010ace:	2300      	movs	r3, #0
 8010ad0:	4682      	mov	sl, r0
 8010ad2:	468b      	mov	fp, r1
 8010ad4:	f7f0 f800 	bl	8000ad8 <__aeabi_dcmpeq>
 8010ad8:	2800      	cmp	r0, #0
 8010ada:	d0c1      	beq.n	8010a60 <_strtod_l+0x8b8>
 8010adc:	e61a      	b.n	8010714 <_strtod_l+0x56c>
 8010ade:	4641      	mov	r1, r8
 8010ae0:	4620      	mov	r0, r4
 8010ae2:	f003 fa0b 	bl	8013efc <__ratio>
 8010ae6:	ec57 6b10 	vmov	r6, r7, d0
 8010aea:	2200      	movs	r2, #0
 8010aec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010af0:	4630      	mov	r0, r6
 8010af2:	4639      	mov	r1, r7
 8010af4:	f7f0 f804 	bl	8000b00 <__aeabi_dcmple>
 8010af8:	2800      	cmp	r0, #0
 8010afa:	d06f      	beq.n	8010bdc <_strtod_l+0xa34>
 8010afc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	d17a      	bne.n	8010bf8 <_strtod_l+0xa50>
 8010b02:	f1ba 0f00 	cmp.w	sl, #0
 8010b06:	d158      	bne.n	8010bba <_strtod_l+0xa12>
 8010b08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d15a      	bne.n	8010bc8 <_strtod_l+0xa20>
 8010b12:	4b64      	ldr	r3, [pc, #400]	@ (8010ca4 <_strtod_l+0xafc>)
 8010b14:	2200      	movs	r2, #0
 8010b16:	4630      	mov	r0, r6
 8010b18:	4639      	mov	r1, r7
 8010b1a:	f7ef ffe7 	bl	8000aec <__aeabi_dcmplt>
 8010b1e:	2800      	cmp	r0, #0
 8010b20:	d159      	bne.n	8010bd6 <_strtod_l+0xa2e>
 8010b22:	4630      	mov	r0, r6
 8010b24:	4639      	mov	r1, r7
 8010b26:	4b60      	ldr	r3, [pc, #384]	@ (8010ca8 <_strtod_l+0xb00>)
 8010b28:	2200      	movs	r2, #0
 8010b2a:	f7ef fd6d 	bl	8000608 <__aeabi_dmul>
 8010b2e:	4606      	mov	r6, r0
 8010b30:	460f      	mov	r7, r1
 8010b32:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8010b36:	9606      	str	r6, [sp, #24]
 8010b38:	9307      	str	r3, [sp, #28]
 8010b3a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010b3e:	4d57      	ldr	r5, [pc, #348]	@ (8010c9c <_strtod_l+0xaf4>)
 8010b40:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010b44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b46:	401d      	ands	r5, r3
 8010b48:	4b58      	ldr	r3, [pc, #352]	@ (8010cac <_strtod_l+0xb04>)
 8010b4a:	429d      	cmp	r5, r3
 8010b4c:	f040 80b2 	bne.w	8010cb4 <_strtod_l+0xb0c>
 8010b50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b52:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8010b56:	ec4b ab10 	vmov	d0, sl, fp
 8010b5a:	f003 f907 	bl	8013d6c <__ulp>
 8010b5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010b62:	ec51 0b10 	vmov	r0, r1, d0
 8010b66:	f7ef fd4f 	bl	8000608 <__aeabi_dmul>
 8010b6a:	4652      	mov	r2, sl
 8010b6c:	465b      	mov	r3, fp
 8010b6e:	f7ef fb95 	bl	800029c <__adddf3>
 8010b72:	460b      	mov	r3, r1
 8010b74:	4949      	ldr	r1, [pc, #292]	@ (8010c9c <_strtod_l+0xaf4>)
 8010b76:	4a4e      	ldr	r2, [pc, #312]	@ (8010cb0 <_strtod_l+0xb08>)
 8010b78:	4019      	ands	r1, r3
 8010b7a:	4291      	cmp	r1, r2
 8010b7c:	4682      	mov	sl, r0
 8010b7e:	d942      	bls.n	8010c06 <_strtod_l+0xa5e>
 8010b80:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010b82:	4b47      	ldr	r3, [pc, #284]	@ (8010ca0 <_strtod_l+0xaf8>)
 8010b84:	429a      	cmp	r2, r3
 8010b86:	d103      	bne.n	8010b90 <_strtod_l+0x9e8>
 8010b88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010b8a:	3301      	adds	r3, #1
 8010b8c:	f43f ad2f 	beq.w	80105ee <_strtod_l+0x446>
 8010b90:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8010ca0 <_strtod_l+0xaf8>
 8010b94:	f04f 3aff 	mov.w	sl, #4294967295
 8010b98:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010b9a:	9805      	ldr	r0, [sp, #20]
 8010b9c:	f002 fdba 	bl	8013714 <_Bfree>
 8010ba0:	9805      	ldr	r0, [sp, #20]
 8010ba2:	4649      	mov	r1, r9
 8010ba4:	f002 fdb6 	bl	8013714 <_Bfree>
 8010ba8:	9805      	ldr	r0, [sp, #20]
 8010baa:	4641      	mov	r1, r8
 8010bac:	f002 fdb2 	bl	8013714 <_Bfree>
 8010bb0:	9805      	ldr	r0, [sp, #20]
 8010bb2:	4621      	mov	r1, r4
 8010bb4:	f002 fdae 	bl	8013714 <_Bfree>
 8010bb8:	e619      	b.n	80107ee <_strtod_l+0x646>
 8010bba:	f1ba 0f01 	cmp.w	sl, #1
 8010bbe:	d103      	bne.n	8010bc8 <_strtod_l+0xa20>
 8010bc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	f43f ada6 	beq.w	8010714 <_strtod_l+0x56c>
 8010bc8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8010c78 <_strtod_l+0xad0>
 8010bcc:	4f35      	ldr	r7, [pc, #212]	@ (8010ca4 <_strtod_l+0xafc>)
 8010bce:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010bd2:	2600      	movs	r6, #0
 8010bd4:	e7b1      	b.n	8010b3a <_strtod_l+0x992>
 8010bd6:	4f34      	ldr	r7, [pc, #208]	@ (8010ca8 <_strtod_l+0xb00>)
 8010bd8:	2600      	movs	r6, #0
 8010bda:	e7aa      	b.n	8010b32 <_strtod_l+0x98a>
 8010bdc:	4b32      	ldr	r3, [pc, #200]	@ (8010ca8 <_strtod_l+0xb00>)
 8010bde:	4630      	mov	r0, r6
 8010be0:	4639      	mov	r1, r7
 8010be2:	2200      	movs	r2, #0
 8010be4:	f7ef fd10 	bl	8000608 <__aeabi_dmul>
 8010be8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010bea:	4606      	mov	r6, r0
 8010bec:	460f      	mov	r7, r1
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d09f      	beq.n	8010b32 <_strtod_l+0x98a>
 8010bf2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010bf6:	e7a0      	b.n	8010b3a <_strtod_l+0x992>
 8010bf8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8010c80 <_strtod_l+0xad8>
 8010bfc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010c00:	ec57 6b17 	vmov	r6, r7, d7
 8010c04:	e799      	b.n	8010b3a <_strtod_l+0x992>
 8010c06:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8010c0a:	9b08      	ldr	r3, [sp, #32]
 8010c0c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d1c1      	bne.n	8010b98 <_strtod_l+0x9f0>
 8010c14:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010c18:	0d1b      	lsrs	r3, r3, #20
 8010c1a:	051b      	lsls	r3, r3, #20
 8010c1c:	429d      	cmp	r5, r3
 8010c1e:	d1bb      	bne.n	8010b98 <_strtod_l+0x9f0>
 8010c20:	4630      	mov	r0, r6
 8010c22:	4639      	mov	r1, r7
 8010c24:	f7f0 f850 	bl	8000cc8 <__aeabi_d2lz>
 8010c28:	f7ef fcc0 	bl	80005ac <__aeabi_l2d>
 8010c2c:	4602      	mov	r2, r0
 8010c2e:	460b      	mov	r3, r1
 8010c30:	4630      	mov	r0, r6
 8010c32:	4639      	mov	r1, r7
 8010c34:	f7ef fb30 	bl	8000298 <__aeabi_dsub>
 8010c38:	460b      	mov	r3, r1
 8010c3a:	4602      	mov	r2, r0
 8010c3c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8010c40:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8010c44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010c46:	ea46 060a 	orr.w	r6, r6, sl
 8010c4a:	431e      	orrs	r6, r3
 8010c4c:	d06f      	beq.n	8010d2e <_strtod_l+0xb86>
 8010c4e:	a30e      	add	r3, pc, #56	@ (adr r3, 8010c88 <_strtod_l+0xae0>)
 8010c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c54:	f7ef ff4a 	bl	8000aec <__aeabi_dcmplt>
 8010c58:	2800      	cmp	r0, #0
 8010c5a:	f47f acd3 	bne.w	8010604 <_strtod_l+0x45c>
 8010c5e:	a30c      	add	r3, pc, #48	@ (adr r3, 8010c90 <_strtod_l+0xae8>)
 8010c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010c68:	f7ef ff5e 	bl	8000b28 <__aeabi_dcmpgt>
 8010c6c:	2800      	cmp	r0, #0
 8010c6e:	d093      	beq.n	8010b98 <_strtod_l+0x9f0>
 8010c70:	e4c8      	b.n	8010604 <_strtod_l+0x45c>
 8010c72:	bf00      	nop
 8010c74:	f3af 8000 	nop.w
 8010c78:	00000000 	.word	0x00000000
 8010c7c:	bff00000 	.word	0xbff00000
 8010c80:	00000000 	.word	0x00000000
 8010c84:	3ff00000 	.word	0x3ff00000
 8010c88:	94a03595 	.word	0x94a03595
 8010c8c:	3fdfffff 	.word	0x3fdfffff
 8010c90:	35afe535 	.word	0x35afe535
 8010c94:	3fe00000 	.word	0x3fe00000
 8010c98:	000fffff 	.word	0x000fffff
 8010c9c:	7ff00000 	.word	0x7ff00000
 8010ca0:	7fefffff 	.word	0x7fefffff
 8010ca4:	3ff00000 	.word	0x3ff00000
 8010ca8:	3fe00000 	.word	0x3fe00000
 8010cac:	7fe00000 	.word	0x7fe00000
 8010cb0:	7c9fffff 	.word	0x7c9fffff
 8010cb4:	9b08      	ldr	r3, [sp, #32]
 8010cb6:	b323      	cbz	r3, 8010d02 <_strtod_l+0xb5a>
 8010cb8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8010cbc:	d821      	bhi.n	8010d02 <_strtod_l+0xb5a>
 8010cbe:	a328      	add	r3, pc, #160	@ (adr r3, 8010d60 <_strtod_l+0xbb8>)
 8010cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cc4:	4630      	mov	r0, r6
 8010cc6:	4639      	mov	r1, r7
 8010cc8:	f7ef ff1a 	bl	8000b00 <__aeabi_dcmple>
 8010ccc:	b1a0      	cbz	r0, 8010cf8 <_strtod_l+0xb50>
 8010cce:	4639      	mov	r1, r7
 8010cd0:	4630      	mov	r0, r6
 8010cd2:	f7ef ff71 	bl	8000bb8 <__aeabi_d2uiz>
 8010cd6:	2801      	cmp	r0, #1
 8010cd8:	bf38      	it	cc
 8010cda:	2001      	movcc	r0, #1
 8010cdc:	f7ef fc1a 	bl	8000514 <__aeabi_ui2d>
 8010ce0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010ce2:	4606      	mov	r6, r0
 8010ce4:	460f      	mov	r7, r1
 8010ce6:	b9fb      	cbnz	r3, 8010d28 <_strtod_l+0xb80>
 8010ce8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010cec:	9014      	str	r0, [sp, #80]	@ 0x50
 8010cee:	9315      	str	r3, [sp, #84]	@ 0x54
 8010cf0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8010cf4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010cf8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010cfa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8010cfe:	1b5b      	subs	r3, r3, r5
 8010d00:	9311      	str	r3, [sp, #68]	@ 0x44
 8010d02:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8010d06:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8010d0a:	f003 f82f 	bl	8013d6c <__ulp>
 8010d0e:	4650      	mov	r0, sl
 8010d10:	ec53 2b10 	vmov	r2, r3, d0
 8010d14:	4659      	mov	r1, fp
 8010d16:	f7ef fc77 	bl	8000608 <__aeabi_dmul>
 8010d1a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8010d1e:	f7ef fabd 	bl	800029c <__adddf3>
 8010d22:	4682      	mov	sl, r0
 8010d24:	468b      	mov	fp, r1
 8010d26:	e770      	b.n	8010c0a <_strtod_l+0xa62>
 8010d28:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8010d2c:	e7e0      	b.n	8010cf0 <_strtod_l+0xb48>
 8010d2e:	a30e      	add	r3, pc, #56	@ (adr r3, 8010d68 <_strtod_l+0xbc0>)
 8010d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d34:	f7ef feda 	bl	8000aec <__aeabi_dcmplt>
 8010d38:	e798      	b.n	8010c6c <_strtod_l+0xac4>
 8010d3a:	2300      	movs	r3, #0
 8010d3c:	930e      	str	r3, [sp, #56]	@ 0x38
 8010d3e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8010d40:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010d42:	6013      	str	r3, [r2, #0]
 8010d44:	f7ff ba6d 	b.w	8010222 <_strtod_l+0x7a>
 8010d48:	2a65      	cmp	r2, #101	@ 0x65
 8010d4a:	f43f ab68 	beq.w	801041e <_strtod_l+0x276>
 8010d4e:	2a45      	cmp	r2, #69	@ 0x45
 8010d50:	f43f ab65 	beq.w	801041e <_strtod_l+0x276>
 8010d54:	2301      	movs	r3, #1
 8010d56:	f7ff bba0 	b.w	801049a <_strtod_l+0x2f2>
 8010d5a:	bf00      	nop
 8010d5c:	f3af 8000 	nop.w
 8010d60:	ffc00000 	.word	0xffc00000
 8010d64:	41dfffff 	.word	0x41dfffff
 8010d68:	94a03595 	.word	0x94a03595
 8010d6c:	3fcfffff 	.word	0x3fcfffff

08010d70 <_strtod_r>:
 8010d70:	4b01      	ldr	r3, [pc, #4]	@ (8010d78 <_strtod_r+0x8>)
 8010d72:	f7ff ba19 	b.w	80101a8 <_strtod_l>
 8010d76:	bf00      	nop
 8010d78:	20000038 	.word	0x20000038

08010d7c <strtod>:
 8010d7c:	460a      	mov	r2, r1
 8010d7e:	4601      	mov	r1, r0
 8010d80:	4802      	ldr	r0, [pc, #8]	@ (8010d8c <strtod+0x10>)
 8010d82:	4b03      	ldr	r3, [pc, #12]	@ (8010d90 <strtod+0x14>)
 8010d84:	6800      	ldr	r0, [r0, #0]
 8010d86:	f7ff ba0f 	b.w	80101a8 <_strtod_l>
 8010d8a:	bf00      	nop
 8010d8c:	200001a4 	.word	0x200001a4
 8010d90:	20000038 	.word	0x20000038

08010d94 <_strtol_l.isra.0>:
 8010d94:	2b24      	cmp	r3, #36	@ 0x24
 8010d96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d9a:	4686      	mov	lr, r0
 8010d9c:	4690      	mov	r8, r2
 8010d9e:	d801      	bhi.n	8010da4 <_strtol_l.isra.0+0x10>
 8010da0:	2b01      	cmp	r3, #1
 8010da2:	d106      	bne.n	8010db2 <_strtol_l.isra.0+0x1e>
 8010da4:	f001 fa20 	bl	80121e8 <__errno>
 8010da8:	2316      	movs	r3, #22
 8010daa:	6003      	str	r3, [r0, #0]
 8010dac:	2000      	movs	r0, #0
 8010dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010db2:	4834      	ldr	r0, [pc, #208]	@ (8010e84 <_strtol_l.isra.0+0xf0>)
 8010db4:	460d      	mov	r5, r1
 8010db6:	462a      	mov	r2, r5
 8010db8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010dbc:	5d06      	ldrb	r6, [r0, r4]
 8010dbe:	f016 0608 	ands.w	r6, r6, #8
 8010dc2:	d1f8      	bne.n	8010db6 <_strtol_l.isra.0+0x22>
 8010dc4:	2c2d      	cmp	r4, #45	@ 0x2d
 8010dc6:	d110      	bne.n	8010dea <_strtol_l.isra.0+0x56>
 8010dc8:	782c      	ldrb	r4, [r5, #0]
 8010dca:	2601      	movs	r6, #1
 8010dcc:	1c95      	adds	r5, r2, #2
 8010dce:	f033 0210 	bics.w	r2, r3, #16
 8010dd2:	d115      	bne.n	8010e00 <_strtol_l.isra.0+0x6c>
 8010dd4:	2c30      	cmp	r4, #48	@ 0x30
 8010dd6:	d10d      	bne.n	8010df4 <_strtol_l.isra.0+0x60>
 8010dd8:	782a      	ldrb	r2, [r5, #0]
 8010dda:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010dde:	2a58      	cmp	r2, #88	@ 0x58
 8010de0:	d108      	bne.n	8010df4 <_strtol_l.isra.0+0x60>
 8010de2:	786c      	ldrb	r4, [r5, #1]
 8010de4:	3502      	adds	r5, #2
 8010de6:	2310      	movs	r3, #16
 8010de8:	e00a      	b.n	8010e00 <_strtol_l.isra.0+0x6c>
 8010dea:	2c2b      	cmp	r4, #43	@ 0x2b
 8010dec:	bf04      	itt	eq
 8010dee:	782c      	ldrbeq	r4, [r5, #0]
 8010df0:	1c95      	addeq	r5, r2, #2
 8010df2:	e7ec      	b.n	8010dce <_strtol_l.isra.0+0x3a>
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d1f6      	bne.n	8010de6 <_strtol_l.isra.0+0x52>
 8010df8:	2c30      	cmp	r4, #48	@ 0x30
 8010dfa:	bf14      	ite	ne
 8010dfc:	230a      	movne	r3, #10
 8010dfe:	2308      	moveq	r3, #8
 8010e00:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8010e04:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010e08:	2200      	movs	r2, #0
 8010e0a:	fbbc f9f3 	udiv	r9, ip, r3
 8010e0e:	4610      	mov	r0, r2
 8010e10:	fb03 ca19 	mls	sl, r3, r9, ip
 8010e14:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010e18:	2f09      	cmp	r7, #9
 8010e1a:	d80f      	bhi.n	8010e3c <_strtol_l.isra.0+0xa8>
 8010e1c:	463c      	mov	r4, r7
 8010e1e:	42a3      	cmp	r3, r4
 8010e20:	dd1b      	ble.n	8010e5a <_strtol_l.isra.0+0xc6>
 8010e22:	1c57      	adds	r7, r2, #1
 8010e24:	d007      	beq.n	8010e36 <_strtol_l.isra.0+0xa2>
 8010e26:	4581      	cmp	r9, r0
 8010e28:	d314      	bcc.n	8010e54 <_strtol_l.isra.0+0xc0>
 8010e2a:	d101      	bne.n	8010e30 <_strtol_l.isra.0+0x9c>
 8010e2c:	45a2      	cmp	sl, r4
 8010e2e:	db11      	blt.n	8010e54 <_strtol_l.isra.0+0xc0>
 8010e30:	fb00 4003 	mla	r0, r0, r3, r4
 8010e34:	2201      	movs	r2, #1
 8010e36:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010e3a:	e7eb      	b.n	8010e14 <_strtol_l.isra.0+0x80>
 8010e3c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010e40:	2f19      	cmp	r7, #25
 8010e42:	d801      	bhi.n	8010e48 <_strtol_l.isra.0+0xb4>
 8010e44:	3c37      	subs	r4, #55	@ 0x37
 8010e46:	e7ea      	b.n	8010e1e <_strtol_l.isra.0+0x8a>
 8010e48:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010e4c:	2f19      	cmp	r7, #25
 8010e4e:	d804      	bhi.n	8010e5a <_strtol_l.isra.0+0xc6>
 8010e50:	3c57      	subs	r4, #87	@ 0x57
 8010e52:	e7e4      	b.n	8010e1e <_strtol_l.isra.0+0x8a>
 8010e54:	f04f 32ff 	mov.w	r2, #4294967295
 8010e58:	e7ed      	b.n	8010e36 <_strtol_l.isra.0+0xa2>
 8010e5a:	1c53      	adds	r3, r2, #1
 8010e5c:	d108      	bne.n	8010e70 <_strtol_l.isra.0+0xdc>
 8010e5e:	2322      	movs	r3, #34	@ 0x22
 8010e60:	f8ce 3000 	str.w	r3, [lr]
 8010e64:	4660      	mov	r0, ip
 8010e66:	f1b8 0f00 	cmp.w	r8, #0
 8010e6a:	d0a0      	beq.n	8010dae <_strtol_l.isra.0+0x1a>
 8010e6c:	1e69      	subs	r1, r5, #1
 8010e6e:	e006      	b.n	8010e7e <_strtol_l.isra.0+0xea>
 8010e70:	b106      	cbz	r6, 8010e74 <_strtol_l.isra.0+0xe0>
 8010e72:	4240      	negs	r0, r0
 8010e74:	f1b8 0f00 	cmp.w	r8, #0
 8010e78:	d099      	beq.n	8010dae <_strtol_l.isra.0+0x1a>
 8010e7a:	2a00      	cmp	r2, #0
 8010e7c:	d1f6      	bne.n	8010e6c <_strtol_l.isra.0+0xd8>
 8010e7e:	f8c8 1000 	str.w	r1, [r8]
 8010e82:	e794      	b.n	8010dae <_strtol_l.isra.0+0x1a>
 8010e84:	08015341 	.word	0x08015341

08010e88 <_strtol_r>:
 8010e88:	f7ff bf84 	b.w	8010d94 <_strtol_l.isra.0>

08010e8c <strtol>:
 8010e8c:	4613      	mov	r3, r2
 8010e8e:	460a      	mov	r2, r1
 8010e90:	4601      	mov	r1, r0
 8010e92:	4802      	ldr	r0, [pc, #8]	@ (8010e9c <strtol+0x10>)
 8010e94:	6800      	ldr	r0, [r0, #0]
 8010e96:	f7ff bf7d 	b.w	8010d94 <_strtol_l.isra.0>
 8010e9a:	bf00      	nop
 8010e9c:	200001a4 	.word	0x200001a4

08010ea0 <__cvt>:
 8010ea0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010ea4:	ec57 6b10 	vmov	r6, r7, d0
 8010ea8:	2f00      	cmp	r7, #0
 8010eaa:	460c      	mov	r4, r1
 8010eac:	4619      	mov	r1, r3
 8010eae:	463b      	mov	r3, r7
 8010eb0:	bfbb      	ittet	lt
 8010eb2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010eb6:	461f      	movlt	r7, r3
 8010eb8:	2300      	movge	r3, #0
 8010eba:	232d      	movlt	r3, #45	@ 0x2d
 8010ebc:	700b      	strb	r3, [r1, #0]
 8010ebe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010ec0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010ec4:	4691      	mov	r9, r2
 8010ec6:	f023 0820 	bic.w	r8, r3, #32
 8010eca:	bfbc      	itt	lt
 8010ecc:	4632      	movlt	r2, r6
 8010ece:	4616      	movlt	r6, r2
 8010ed0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010ed4:	d005      	beq.n	8010ee2 <__cvt+0x42>
 8010ed6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8010eda:	d100      	bne.n	8010ede <__cvt+0x3e>
 8010edc:	3401      	adds	r4, #1
 8010ede:	2102      	movs	r1, #2
 8010ee0:	e000      	b.n	8010ee4 <__cvt+0x44>
 8010ee2:	2103      	movs	r1, #3
 8010ee4:	ab03      	add	r3, sp, #12
 8010ee6:	9301      	str	r3, [sp, #4]
 8010ee8:	ab02      	add	r3, sp, #8
 8010eea:	9300      	str	r3, [sp, #0]
 8010eec:	ec47 6b10 	vmov	d0, r6, r7
 8010ef0:	4653      	mov	r3, sl
 8010ef2:	4622      	mov	r2, r4
 8010ef4:	f001 fa68 	bl	80123c8 <_dtoa_r>
 8010ef8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8010efc:	4605      	mov	r5, r0
 8010efe:	d119      	bne.n	8010f34 <__cvt+0x94>
 8010f00:	f019 0f01 	tst.w	r9, #1
 8010f04:	d00e      	beq.n	8010f24 <__cvt+0x84>
 8010f06:	eb00 0904 	add.w	r9, r0, r4
 8010f0a:	2200      	movs	r2, #0
 8010f0c:	2300      	movs	r3, #0
 8010f0e:	4630      	mov	r0, r6
 8010f10:	4639      	mov	r1, r7
 8010f12:	f7ef fde1 	bl	8000ad8 <__aeabi_dcmpeq>
 8010f16:	b108      	cbz	r0, 8010f1c <__cvt+0x7c>
 8010f18:	f8cd 900c 	str.w	r9, [sp, #12]
 8010f1c:	2230      	movs	r2, #48	@ 0x30
 8010f1e:	9b03      	ldr	r3, [sp, #12]
 8010f20:	454b      	cmp	r3, r9
 8010f22:	d31e      	bcc.n	8010f62 <__cvt+0xc2>
 8010f24:	9b03      	ldr	r3, [sp, #12]
 8010f26:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010f28:	1b5b      	subs	r3, r3, r5
 8010f2a:	4628      	mov	r0, r5
 8010f2c:	6013      	str	r3, [r2, #0]
 8010f2e:	b004      	add	sp, #16
 8010f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010f34:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010f38:	eb00 0904 	add.w	r9, r0, r4
 8010f3c:	d1e5      	bne.n	8010f0a <__cvt+0x6a>
 8010f3e:	7803      	ldrb	r3, [r0, #0]
 8010f40:	2b30      	cmp	r3, #48	@ 0x30
 8010f42:	d10a      	bne.n	8010f5a <__cvt+0xba>
 8010f44:	2200      	movs	r2, #0
 8010f46:	2300      	movs	r3, #0
 8010f48:	4630      	mov	r0, r6
 8010f4a:	4639      	mov	r1, r7
 8010f4c:	f7ef fdc4 	bl	8000ad8 <__aeabi_dcmpeq>
 8010f50:	b918      	cbnz	r0, 8010f5a <__cvt+0xba>
 8010f52:	f1c4 0401 	rsb	r4, r4, #1
 8010f56:	f8ca 4000 	str.w	r4, [sl]
 8010f5a:	f8da 3000 	ldr.w	r3, [sl]
 8010f5e:	4499      	add	r9, r3
 8010f60:	e7d3      	b.n	8010f0a <__cvt+0x6a>
 8010f62:	1c59      	adds	r1, r3, #1
 8010f64:	9103      	str	r1, [sp, #12]
 8010f66:	701a      	strb	r2, [r3, #0]
 8010f68:	e7d9      	b.n	8010f1e <__cvt+0x7e>

08010f6a <__exponent>:
 8010f6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010f6c:	2900      	cmp	r1, #0
 8010f6e:	bfba      	itte	lt
 8010f70:	4249      	neglt	r1, r1
 8010f72:	232d      	movlt	r3, #45	@ 0x2d
 8010f74:	232b      	movge	r3, #43	@ 0x2b
 8010f76:	2909      	cmp	r1, #9
 8010f78:	7002      	strb	r2, [r0, #0]
 8010f7a:	7043      	strb	r3, [r0, #1]
 8010f7c:	dd29      	ble.n	8010fd2 <__exponent+0x68>
 8010f7e:	f10d 0307 	add.w	r3, sp, #7
 8010f82:	461d      	mov	r5, r3
 8010f84:	270a      	movs	r7, #10
 8010f86:	461a      	mov	r2, r3
 8010f88:	fbb1 f6f7 	udiv	r6, r1, r7
 8010f8c:	fb07 1416 	mls	r4, r7, r6, r1
 8010f90:	3430      	adds	r4, #48	@ 0x30
 8010f92:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010f96:	460c      	mov	r4, r1
 8010f98:	2c63      	cmp	r4, #99	@ 0x63
 8010f9a:	f103 33ff 	add.w	r3, r3, #4294967295
 8010f9e:	4631      	mov	r1, r6
 8010fa0:	dcf1      	bgt.n	8010f86 <__exponent+0x1c>
 8010fa2:	3130      	adds	r1, #48	@ 0x30
 8010fa4:	1e94      	subs	r4, r2, #2
 8010fa6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8010faa:	1c41      	adds	r1, r0, #1
 8010fac:	4623      	mov	r3, r4
 8010fae:	42ab      	cmp	r3, r5
 8010fb0:	d30a      	bcc.n	8010fc8 <__exponent+0x5e>
 8010fb2:	f10d 0309 	add.w	r3, sp, #9
 8010fb6:	1a9b      	subs	r3, r3, r2
 8010fb8:	42ac      	cmp	r4, r5
 8010fba:	bf88      	it	hi
 8010fbc:	2300      	movhi	r3, #0
 8010fbe:	3302      	adds	r3, #2
 8010fc0:	4403      	add	r3, r0
 8010fc2:	1a18      	subs	r0, r3, r0
 8010fc4:	b003      	add	sp, #12
 8010fc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010fc8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8010fcc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8010fd0:	e7ed      	b.n	8010fae <__exponent+0x44>
 8010fd2:	2330      	movs	r3, #48	@ 0x30
 8010fd4:	3130      	adds	r1, #48	@ 0x30
 8010fd6:	7083      	strb	r3, [r0, #2]
 8010fd8:	70c1      	strb	r1, [r0, #3]
 8010fda:	1d03      	adds	r3, r0, #4
 8010fdc:	e7f1      	b.n	8010fc2 <__exponent+0x58>
	...

08010fe0 <_printf_float>:
 8010fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fe4:	b08d      	sub	sp, #52	@ 0x34
 8010fe6:	460c      	mov	r4, r1
 8010fe8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8010fec:	4616      	mov	r6, r2
 8010fee:	461f      	mov	r7, r3
 8010ff0:	4605      	mov	r5, r0
 8010ff2:	f001 f841 	bl	8012078 <_localeconv_r>
 8010ff6:	6803      	ldr	r3, [r0, #0]
 8010ff8:	9304      	str	r3, [sp, #16]
 8010ffa:	4618      	mov	r0, r3
 8010ffc:	f7ef f940 	bl	8000280 <strlen>
 8011000:	2300      	movs	r3, #0
 8011002:	930a      	str	r3, [sp, #40]	@ 0x28
 8011004:	f8d8 3000 	ldr.w	r3, [r8]
 8011008:	9005      	str	r0, [sp, #20]
 801100a:	3307      	adds	r3, #7
 801100c:	f023 0307 	bic.w	r3, r3, #7
 8011010:	f103 0208 	add.w	r2, r3, #8
 8011014:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011018:	f8d4 b000 	ldr.w	fp, [r4]
 801101c:	f8c8 2000 	str.w	r2, [r8]
 8011020:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011024:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011028:	9307      	str	r3, [sp, #28]
 801102a:	f8cd 8018 	str.w	r8, [sp, #24]
 801102e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011032:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011036:	4b9c      	ldr	r3, [pc, #624]	@ (80112a8 <_printf_float+0x2c8>)
 8011038:	f04f 32ff 	mov.w	r2, #4294967295
 801103c:	f7ef fd7e 	bl	8000b3c <__aeabi_dcmpun>
 8011040:	bb70      	cbnz	r0, 80110a0 <_printf_float+0xc0>
 8011042:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011046:	4b98      	ldr	r3, [pc, #608]	@ (80112a8 <_printf_float+0x2c8>)
 8011048:	f04f 32ff 	mov.w	r2, #4294967295
 801104c:	f7ef fd58 	bl	8000b00 <__aeabi_dcmple>
 8011050:	bb30      	cbnz	r0, 80110a0 <_printf_float+0xc0>
 8011052:	2200      	movs	r2, #0
 8011054:	2300      	movs	r3, #0
 8011056:	4640      	mov	r0, r8
 8011058:	4649      	mov	r1, r9
 801105a:	f7ef fd47 	bl	8000aec <__aeabi_dcmplt>
 801105e:	b110      	cbz	r0, 8011066 <_printf_float+0x86>
 8011060:	232d      	movs	r3, #45	@ 0x2d
 8011062:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011066:	4a91      	ldr	r2, [pc, #580]	@ (80112ac <_printf_float+0x2cc>)
 8011068:	4b91      	ldr	r3, [pc, #580]	@ (80112b0 <_printf_float+0x2d0>)
 801106a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801106e:	bf8c      	ite	hi
 8011070:	4690      	movhi	r8, r2
 8011072:	4698      	movls	r8, r3
 8011074:	2303      	movs	r3, #3
 8011076:	6123      	str	r3, [r4, #16]
 8011078:	f02b 0304 	bic.w	r3, fp, #4
 801107c:	6023      	str	r3, [r4, #0]
 801107e:	f04f 0900 	mov.w	r9, #0
 8011082:	9700      	str	r7, [sp, #0]
 8011084:	4633      	mov	r3, r6
 8011086:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011088:	4621      	mov	r1, r4
 801108a:	4628      	mov	r0, r5
 801108c:	f000 f9d2 	bl	8011434 <_printf_common>
 8011090:	3001      	adds	r0, #1
 8011092:	f040 808d 	bne.w	80111b0 <_printf_float+0x1d0>
 8011096:	f04f 30ff 	mov.w	r0, #4294967295
 801109a:	b00d      	add	sp, #52	@ 0x34
 801109c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110a0:	4642      	mov	r2, r8
 80110a2:	464b      	mov	r3, r9
 80110a4:	4640      	mov	r0, r8
 80110a6:	4649      	mov	r1, r9
 80110a8:	f7ef fd48 	bl	8000b3c <__aeabi_dcmpun>
 80110ac:	b140      	cbz	r0, 80110c0 <_printf_float+0xe0>
 80110ae:	464b      	mov	r3, r9
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	bfbc      	itt	lt
 80110b4:	232d      	movlt	r3, #45	@ 0x2d
 80110b6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80110ba:	4a7e      	ldr	r2, [pc, #504]	@ (80112b4 <_printf_float+0x2d4>)
 80110bc:	4b7e      	ldr	r3, [pc, #504]	@ (80112b8 <_printf_float+0x2d8>)
 80110be:	e7d4      	b.n	801106a <_printf_float+0x8a>
 80110c0:	6863      	ldr	r3, [r4, #4]
 80110c2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80110c6:	9206      	str	r2, [sp, #24]
 80110c8:	1c5a      	adds	r2, r3, #1
 80110ca:	d13b      	bne.n	8011144 <_printf_float+0x164>
 80110cc:	2306      	movs	r3, #6
 80110ce:	6063      	str	r3, [r4, #4]
 80110d0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80110d4:	2300      	movs	r3, #0
 80110d6:	6022      	str	r2, [r4, #0]
 80110d8:	9303      	str	r3, [sp, #12]
 80110da:	ab0a      	add	r3, sp, #40	@ 0x28
 80110dc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80110e0:	ab09      	add	r3, sp, #36	@ 0x24
 80110e2:	9300      	str	r3, [sp, #0]
 80110e4:	6861      	ldr	r1, [r4, #4]
 80110e6:	ec49 8b10 	vmov	d0, r8, r9
 80110ea:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80110ee:	4628      	mov	r0, r5
 80110f0:	f7ff fed6 	bl	8010ea0 <__cvt>
 80110f4:	9b06      	ldr	r3, [sp, #24]
 80110f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80110f8:	2b47      	cmp	r3, #71	@ 0x47
 80110fa:	4680      	mov	r8, r0
 80110fc:	d129      	bne.n	8011152 <_printf_float+0x172>
 80110fe:	1cc8      	adds	r0, r1, #3
 8011100:	db02      	blt.n	8011108 <_printf_float+0x128>
 8011102:	6863      	ldr	r3, [r4, #4]
 8011104:	4299      	cmp	r1, r3
 8011106:	dd41      	ble.n	801118c <_printf_float+0x1ac>
 8011108:	f1aa 0a02 	sub.w	sl, sl, #2
 801110c:	fa5f fa8a 	uxtb.w	sl, sl
 8011110:	3901      	subs	r1, #1
 8011112:	4652      	mov	r2, sl
 8011114:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011118:	9109      	str	r1, [sp, #36]	@ 0x24
 801111a:	f7ff ff26 	bl	8010f6a <__exponent>
 801111e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011120:	1813      	adds	r3, r2, r0
 8011122:	2a01      	cmp	r2, #1
 8011124:	4681      	mov	r9, r0
 8011126:	6123      	str	r3, [r4, #16]
 8011128:	dc02      	bgt.n	8011130 <_printf_float+0x150>
 801112a:	6822      	ldr	r2, [r4, #0]
 801112c:	07d2      	lsls	r2, r2, #31
 801112e:	d501      	bpl.n	8011134 <_printf_float+0x154>
 8011130:	3301      	adds	r3, #1
 8011132:	6123      	str	r3, [r4, #16]
 8011134:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011138:	2b00      	cmp	r3, #0
 801113a:	d0a2      	beq.n	8011082 <_printf_float+0xa2>
 801113c:	232d      	movs	r3, #45	@ 0x2d
 801113e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011142:	e79e      	b.n	8011082 <_printf_float+0xa2>
 8011144:	9a06      	ldr	r2, [sp, #24]
 8011146:	2a47      	cmp	r2, #71	@ 0x47
 8011148:	d1c2      	bne.n	80110d0 <_printf_float+0xf0>
 801114a:	2b00      	cmp	r3, #0
 801114c:	d1c0      	bne.n	80110d0 <_printf_float+0xf0>
 801114e:	2301      	movs	r3, #1
 8011150:	e7bd      	b.n	80110ce <_printf_float+0xee>
 8011152:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011156:	d9db      	bls.n	8011110 <_printf_float+0x130>
 8011158:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801115c:	d118      	bne.n	8011190 <_printf_float+0x1b0>
 801115e:	2900      	cmp	r1, #0
 8011160:	6863      	ldr	r3, [r4, #4]
 8011162:	dd0b      	ble.n	801117c <_printf_float+0x19c>
 8011164:	6121      	str	r1, [r4, #16]
 8011166:	b913      	cbnz	r3, 801116e <_printf_float+0x18e>
 8011168:	6822      	ldr	r2, [r4, #0]
 801116a:	07d0      	lsls	r0, r2, #31
 801116c:	d502      	bpl.n	8011174 <_printf_float+0x194>
 801116e:	3301      	adds	r3, #1
 8011170:	440b      	add	r3, r1
 8011172:	6123      	str	r3, [r4, #16]
 8011174:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011176:	f04f 0900 	mov.w	r9, #0
 801117a:	e7db      	b.n	8011134 <_printf_float+0x154>
 801117c:	b913      	cbnz	r3, 8011184 <_printf_float+0x1a4>
 801117e:	6822      	ldr	r2, [r4, #0]
 8011180:	07d2      	lsls	r2, r2, #31
 8011182:	d501      	bpl.n	8011188 <_printf_float+0x1a8>
 8011184:	3302      	adds	r3, #2
 8011186:	e7f4      	b.n	8011172 <_printf_float+0x192>
 8011188:	2301      	movs	r3, #1
 801118a:	e7f2      	b.n	8011172 <_printf_float+0x192>
 801118c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011190:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011192:	4299      	cmp	r1, r3
 8011194:	db05      	blt.n	80111a2 <_printf_float+0x1c2>
 8011196:	6823      	ldr	r3, [r4, #0]
 8011198:	6121      	str	r1, [r4, #16]
 801119a:	07d8      	lsls	r0, r3, #31
 801119c:	d5ea      	bpl.n	8011174 <_printf_float+0x194>
 801119e:	1c4b      	adds	r3, r1, #1
 80111a0:	e7e7      	b.n	8011172 <_printf_float+0x192>
 80111a2:	2900      	cmp	r1, #0
 80111a4:	bfd4      	ite	le
 80111a6:	f1c1 0202 	rsble	r2, r1, #2
 80111aa:	2201      	movgt	r2, #1
 80111ac:	4413      	add	r3, r2
 80111ae:	e7e0      	b.n	8011172 <_printf_float+0x192>
 80111b0:	6823      	ldr	r3, [r4, #0]
 80111b2:	055a      	lsls	r2, r3, #21
 80111b4:	d407      	bmi.n	80111c6 <_printf_float+0x1e6>
 80111b6:	6923      	ldr	r3, [r4, #16]
 80111b8:	4642      	mov	r2, r8
 80111ba:	4631      	mov	r1, r6
 80111bc:	4628      	mov	r0, r5
 80111be:	47b8      	blx	r7
 80111c0:	3001      	adds	r0, #1
 80111c2:	d12b      	bne.n	801121c <_printf_float+0x23c>
 80111c4:	e767      	b.n	8011096 <_printf_float+0xb6>
 80111c6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80111ca:	f240 80dd 	bls.w	8011388 <_printf_float+0x3a8>
 80111ce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80111d2:	2200      	movs	r2, #0
 80111d4:	2300      	movs	r3, #0
 80111d6:	f7ef fc7f 	bl	8000ad8 <__aeabi_dcmpeq>
 80111da:	2800      	cmp	r0, #0
 80111dc:	d033      	beq.n	8011246 <_printf_float+0x266>
 80111de:	4a37      	ldr	r2, [pc, #220]	@ (80112bc <_printf_float+0x2dc>)
 80111e0:	2301      	movs	r3, #1
 80111e2:	4631      	mov	r1, r6
 80111e4:	4628      	mov	r0, r5
 80111e6:	47b8      	blx	r7
 80111e8:	3001      	adds	r0, #1
 80111ea:	f43f af54 	beq.w	8011096 <_printf_float+0xb6>
 80111ee:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80111f2:	4543      	cmp	r3, r8
 80111f4:	db02      	blt.n	80111fc <_printf_float+0x21c>
 80111f6:	6823      	ldr	r3, [r4, #0]
 80111f8:	07d8      	lsls	r0, r3, #31
 80111fa:	d50f      	bpl.n	801121c <_printf_float+0x23c>
 80111fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011200:	4631      	mov	r1, r6
 8011202:	4628      	mov	r0, r5
 8011204:	47b8      	blx	r7
 8011206:	3001      	adds	r0, #1
 8011208:	f43f af45 	beq.w	8011096 <_printf_float+0xb6>
 801120c:	f04f 0900 	mov.w	r9, #0
 8011210:	f108 38ff 	add.w	r8, r8, #4294967295
 8011214:	f104 0a1a 	add.w	sl, r4, #26
 8011218:	45c8      	cmp	r8, r9
 801121a:	dc09      	bgt.n	8011230 <_printf_float+0x250>
 801121c:	6823      	ldr	r3, [r4, #0]
 801121e:	079b      	lsls	r3, r3, #30
 8011220:	f100 8103 	bmi.w	801142a <_printf_float+0x44a>
 8011224:	68e0      	ldr	r0, [r4, #12]
 8011226:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011228:	4298      	cmp	r0, r3
 801122a:	bfb8      	it	lt
 801122c:	4618      	movlt	r0, r3
 801122e:	e734      	b.n	801109a <_printf_float+0xba>
 8011230:	2301      	movs	r3, #1
 8011232:	4652      	mov	r2, sl
 8011234:	4631      	mov	r1, r6
 8011236:	4628      	mov	r0, r5
 8011238:	47b8      	blx	r7
 801123a:	3001      	adds	r0, #1
 801123c:	f43f af2b 	beq.w	8011096 <_printf_float+0xb6>
 8011240:	f109 0901 	add.w	r9, r9, #1
 8011244:	e7e8      	b.n	8011218 <_printf_float+0x238>
 8011246:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011248:	2b00      	cmp	r3, #0
 801124a:	dc39      	bgt.n	80112c0 <_printf_float+0x2e0>
 801124c:	4a1b      	ldr	r2, [pc, #108]	@ (80112bc <_printf_float+0x2dc>)
 801124e:	2301      	movs	r3, #1
 8011250:	4631      	mov	r1, r6
 8011252:	4628      	mov	r0, r5
 8011254:	47b8      	blx	r7
 8011256:	3001      	adds	r0, #1
 8011258:	f43f af1d 	beq.w	8011096 <_printf_float+0xb6>
 801125c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011260:	ea59 0303 	orrs.w	r3, r9, r3
 8011264:	d102      	bne.n	801126c <_printf_float+0x28c>
 8011266:	6823      	ldr	r3, [r4, #0]
 8011268:	07d9      	lsls	r1, r3, #31
 801126a:	d5d7      	bpl.n	801121c <_printf_float+0x23c>
 801126c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011270:	4631      	mov	r1, r6
 8011272:	4628      	mov	r0, r5
 8011274:	47b8      	blx	r7
 8011276:	3001      	adds	r0, #1
 8011278:	f43f af0d 	beq.w	8011096 <_printf_float+0xb6>
 801127c:	f04f 0a00 	mov.w	sl, #0
 8011280:	f104 0b1a 	add.w	fp, r4, #26
 8011284:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011286:	425b      	negs	r3, r3
 8011288:	4553      	cmp	r3, sl
 801128a:	dc01      	bgt.n	8011290 <_printf_float+0x2b0>
 801128c:	464b      	mov	r3, r9
 801128e:	e793      	b.n	80111b8 <_printf_float+0x1d8>
 8011290:	2301      	movs	r3, #1
 8011292:	465a      	mov	r2, fp
 8011294:	4631      	mov	r1, r6
 8011296:	4628      	mov	r0, r5
 8011298:	47b8      	blx	r7
 801129a:	3001      	adds	r0, #1
 801129c:	f43f aefb 	beq.w	8011096 <_printf_float+0xb6>
 80112a0:	f10a 0a01 	add.w	sl, sl, #1
 80112a4:	e7ee      	b.n	8011284 <_printf_float+0x2a4>
 80112a6:	bf00      	nop
 80112a8:	7fefffff 	.word	0x7fefffff
 80112ac:	080150c6 	.word	0x080150c6
 80112b0:	080150c2 	.word	0x080150c2
 80112b4:	080150ce 	.word	0x080150ce
 80112b8:	080150ca 	.word	0x080150ca
 80112bc:	080150d2 	.word	0x080150d2
 80112c0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80112c2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80112c6:	4553      	cmp	r3, sl
 80112c8:	bfa8      	it	ge
 80112ca:	4653      	movge	r3, sl
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	4699      	mov	r9, r3
 80112d0:	dc36      	bgt.n	8011340 <_printf_float+0x360>
 80112d2:	f04f 0b00 	mov.w	fp, #0
 80112d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80112da:	f104 021a 	add.w	r2, r4, #26
 80112de:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80112e0:	9306      	str	r3, [sp, #24]
 80112e2:	eba3 0309 	sub.w	r3, r3, r9
 80112e6:	455b      	cmp	r3, fp
 80112e8:	dc31      	bgt.n	801134e <_printf_float+0x36e>
 80112ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80112ec:	459a      	cmp	sl, r3
 80112ee:	dc3a      	bgt.n	8011366 <_printf_float+0x386>
 80112f0:	6823      	ldr	r3, [r4, #0]
 80112f2:	07da      	lsls	r2, r3, #31
 80112f4:	d437      	bmi.n	8011366 <_printf_float+0x386>
 80112f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80112f8:	ebaa 0903 	sub.w	r9, sl, r3
 80112fc:	9b06      	ldr	r3, [sp, #24]
 80112fe:	ebaa 0303 	sub.w	r3, sl, r3
 8011302:	4599      	cmp	r9, r3
 8011304:	bfa8      	it	ge
 8011306:	4699      	movge	r9, r3
 8011308:	f1b9 0f00 	cmp.w	r9, #0
 801130c:	dc33      	bgt.n	8011376 <_printf_float+0x396>
 801130e:	f04f 0800 	mov.w	r8, #0
 8011312:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011316:	f104 0b1a 	add.w	fp, r4, #26
 801131a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801131c:	ebaa 0303 	sub.w	r3, sl, r3
 8011320:	eba3 0309 	sub.w	r3, r3, r9
 8011324:	4543      	cmp	r3, r8
 8011326:	f77f af79 	ble.w	801121c <_printf_float+0x23c>
 801132a:	2301      	movs	r3, #1
 801132c:	465a      	mov	r2, fp
 801132e:	4631      	mov	r1, r6
 8011330:	4628      	mov	r0, r5
 8011332:	47b8      	blx	r7
 8011334:	3001      	adds	r0, #1
 8011336:	f43f aeae 	beq.w	8011096 <_printf_float+0xb6>
 801133a:	f108 0801 	add.w	r8, r8, #1
 801133e:	e7ec      	b.n	801131a <_printf_float+0x33a>
 8011340:	4642      	mov	r2, r8
 8011342:	4631      	mov	r1, r6
 8011344:	4628      	mov	r0, r5
 8011346:	47b8      	blx	r7
 8011348:	3001      	adds	r0, #1
 801134a:	d1c2      	bne.n	80112d2 <_printf_float+0x2f2>
 801134c:	e6a3      	b.n	8011096 <_printf_float+0xb6>
 801134e:	2301      	movs	r3, #1
 8011350:	4631      	mov	r1, r6
 8011352:	4628      	mov	r0, r5
 8011354:	9206      	str	r2, [sp, #24]
 8011356:	47b8      	blx	r7
 8011358:	3001      	adds	r0, #1
 801135a:	f43f ae9c 	beq.w	8011096 <_printf_float+0xb6>
 801135e:	9a06      	ldr	r2, [sp, #24]
 8011360:	f10b 0b01 	add.w	fp, fp, #1
 8011364:	e7bb      	b.n	80112de <_printf_float+0x2fe>
 8011366:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801136a:	4631      	mov	r1, r6
 801136c:	4628      	mov	r0, r5
 801136e:	47b8      	blx	r7
 8011370:	3001      	adds	r0, #1
 8011372:	d1c0      	bne.n	80112f6 <_printf_float+0x316>
 8011374:	e68f      	b.n	8011096 <_printf_float+0xb6>
 8011376:	9a06      	ldr	r2, [sp, #24]
 8011378:	464b      	mov	r3, r9
 801137a:	4442      	add	r2, r8
 801137c:	4631      	mov	r1, r6
 801137e:	4628      	mov	r0, r5
 8011380:	47b8      	blx	r7
 8011382:	3001      	adds	r0, #1
 8011384:	d1c3      	bne.n	801130e <_printf_float+0x32e>
 8011386:	e686      	b.n	8011096 <_printf_float+0xb6>
 8011388:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801138c:	f1ba 0f01 	cmp.w	sl, #1
 8011390:	dc01      	bgt.n	8011396 <_printf_float+0x3b6>
 8011392:	07db      	lsls	r3, r3, #31
 8011394:	d536      	bpl.n	8011404 <_printf_float+0x424>
 8011396:	2301      	movs	r3, #1
 8011398:	4642      	mov	r2, r8
 801139a:	4631      	mov	r1, r6
 801139c:	4628      	mov	r0, r5
 801139e:	47b8      	blx	r7
 80113a0:	3001      	adds	r0, #1
 80113a2:	f43f ae78 	beq.w	8011096 <_printf_float+0xb6>
 80113a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80113aa:	4631      	mov	r1, r6
 80113ac:	4628      	mov	r0, r5
 80113ae:	47b8      	blx	r7
 80113b0:	3001      	adds	r0, #1
 80113b2:	f43f ae70 	beq.w	8011096 <_printf_float+0xb6>
 80113b6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80113ba:	2200      	movs	r2, #0
 80113bc:	2300      	movs	r3, #0
 80113be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80113c2:	f7ef fb89 	bl	8000ad8 <__aeabi_dcmpeq>
 80113c6:	b9c0      	cbnz	r0, 80113fa <_printf_float+0x41a>
 80113c8:	4653      	mov	r3, sl
 80113ca:	f108 0201 	add.w	r2, r8, #1
 80113ce:	4631      	mov	r1, r6
 80113d0:	4628      	mov	r0, r5
 80113d2:	47b8      	blx	r7
 80113d4:	3001      	adds	r0, #1
 80113d6:	d10c      	bne.n	80113f2 <_printf_float+0x412>
 80113d8:	e65d      	b.n	8011096 <_printf_float+0xb6>
 80113da:	2301      	movs	r3, #1
 80113dc:	465a      	mov	r2, fp
 80113de:	4631      	mov	r1, r6
 80113e0:	4628      	mov	r0, r5
 80113e2:	47b8      	blx	r7
 80113e4:	3001      	adds	r0, #1
 80113e6:	f43f ae56 	beq.w	8011096 <_printf_float+0xb6>
 80113ea:	f108 0801 	add.w	r8, r8, #1
 80113ee:	45d0      	cmp	r8, sl
 80113f0:	dbf3      	blt.n	80113da <_printf_float+0x3fa>
 80113f2:	464b      	mov	r3, r9
 80113f4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80113f8:	e6df      	b.n	80111ba <_printf_float+0x1da>
 80113fa:	f04f 0800 	mov.w	r8, #0
 80113fe:	f104 0b1a 	add.w	fp, r4, #26
 8011402:	e7f4      	b.n	80113ee <_printf_float+0x40e>
 8011404:	2301      	movs	r3, #1
 8011406:	4642      	mov	r2, r8
 8011408:	e7e1      	b.n	80113ce <_printf_float+0x3ee>
 801140a:	2301      	movs	r3, #1
 801140c:	464a      	mov	r2, r9
 801140e:	4631      	mov	r1, r6
 8011410:	4628      	mov	r0, r5
 8011412:	47b8      	blx	r7
 8011414:	3001      	adds	r0, #1
 8011416:	f43f ae3e 	beq.w	8011096 <_printf_float+0xb6>
 801141a:	f108 0801 	add.w	r8, r8, #1
 801141e:	68e3      	ldr	r3, [r4, #12]
 8011420:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011422:	1a5b      	subs	r3, r3, r1
 8011424:	4543      	cmp	r3, r8
 8011426:	dcf0      	bgt.n	801140a <_printf_float+0x42a>
 8011428:	e6fc      	b.n	8011224 <_printf_float+0x244>
 801142a:	f04f 0800 	mov.w	r8, #0
 801142e:	f104 0919 	add.w	r9, r4, #25
 8011432:	e7f4      	b.n	801141e <_printf_float+0x43e>

08011434 <_printf_common>:
 8011434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011438:	4616      	mov	r6, r2
 801143a:	4698      	mov	r8, r3
 801143c:	688a      	ldr	r2, [r1, #8]
 801143e:	690b      	ldr	r3, [r1, #16]
 8011440:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011444:	4293      	cmp	r3, r2
 8011446:	bfb8      	it	lt
 8011448:	4613      	movlt	r3, r2
 801144a:	6033      	str	r3, [r6, #0]
 801144c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011450:	4607      	mov	r7, r0
 8011452:	460c      	mov	r4, r1
 8011454:	b10a      	cbz	r2, 801145a <_printf_common+0x26>
 8011456:	3301      	adds	r3, #1
 8011458:	6033      	str	r3, [r6, #0]
 801145a:	6823      	ldr	r3, [r4, #0]
 801145c:	0699      	lsls	r1, r3, #26
 801145e:	bf42      	ittt	mi
 8011460:	6833      	ldrmi	r3, [r6, #0]
 8011462:	3302      	addmi	r3, #2
 8011464:	6033      	strmi	r3, [r6, #0]
 8011466:	6825      	ldr	r5, [r4, #0]
 8011468:	f015 0506 	ands.w	r5, r5, #6
 801146c:	d106      	bne.n	801147c <_printf_common+0x48>
 801146e:	f104 0a19 	add.w	sl, r4, #25
 8011472:	68e3      	ldr	r3, [r4, #12]
 8011474:	6832      	ldr	r2, [r6, #0]
 8011476:	1a9b      	subs	r3, r3, r2
 8011478:	42ab      	cmp	r3, r5
 801147a:	dc26      	bgt.n	80114ca <_printf_common+0x96>
 801147c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011480:	6822      	ldr	r2, [r4, #0]
 8011482:	3b00      	subs	r3, #0
 8011484:	bf18      	it	ne
 8011486:	2301      	movne	r3, #1
 8011488:	0692      	lsls	r2, r2, #26
 801148a:	d42b      	bmi.n	80114e4 <_printf_common+0xb0>
 801148c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011490:	4641      	mov	r1, r8
 8011492:	4638      	mov	r0, r7
 8011494:	47c8      	blx	r9
 8011496:	3001      	adds	r0, #1
 8011498:	d01e      	beq.n	80114d8 <_printf_common+0xa4>
 801149a:	6823      	ldr	r3, [r4, #0]
 801149c:	6922      	ldr	r2, [r4, #16]
 801149e:	f003 0306 	and.w	r3, r3, #6
 80114a2:	2b04      	cmp	r3, #4
 80114a4:	bf02      	ittt	eq
 80114a6:	68e5      	ldreq	r5, [r4, #12]
 80114a8:	6833      	ldreq	r3, [r6, #0]
 80114aa:	1aed      	subeq	r5, r5, r3
 80114ac:	68a3      	ldr	r3, [r4, #8]
 80114ae:	bf0c      	ite	eq
 80114b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80114b4:	2500      	movne	r5, #0
 80114b6:	4293      	cmp	r3, r2
 80114b8:	bfc4      	itt	gt
 80114ba:	1a9b      	subgt	r3, r3, r2
 80114bc:	18ed      	addgt	r5, r5, r3
 80114be:	2600      	movs	r6, #0
 80114c0:	341a      	adds	r4, #26
 80114c2:	42b5      	cmp	r5, r6
 80114c4:	d11a      	bne.n	80114fc <_printf_common+0xc8>
 80114c6:	2000      	movs	r0, #0
 80114c8:	e008      	b.n	80114dc <_printf_common+0xa8>
 80114ca:	2301      	movs	r3, #1
 80114cc:	4652      	mov	r2, sl
 80114ce:	4641      	mov	r1, r8
 80114d0:	4638      	mov	r0, r7
 80114d2:	47c8      	blx	r9
 80114d4:	3001      	adds	r0, #1
 80114d6:	d103      	bne.n	80114e0 <_printf_common+0xac>
 80114d8:	f04f 30ff 	mov.w	r0, #4294967295
 80114dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114e0:	3501      	adds	r5, #1
 80114e2:	e7c6      	b.n	8011472 <_printf_common+0x3e>
 80114e4:	18e1      	adds	r1, r4, r3
 80114e6:	1c5a      	adds	r2, r3, #1
 80114e8:	2030      	movs	r0, #48	@ 0x30
 80114ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80114ee:	4422      	add	r2, r4
 80114f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80114f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80114f8:	3302      	adds	r3, #2
 80114fa:	e7c7      	b.n	801148c <_printf_common+0x58>
 80114fc:	2301      	movs	r3, #1
 80114fe:	4622      	mov	r2, r4
 8011500:	4641      	mov	r1, r8
 8011502:	4638      	mov	r0, r7
 8011504:	47c8      	blx	r9
 8011506:	3001      	adds	r0, #1
 8011508:	d0e6      	beq.n	80114d8 <_printf_common+0xa4>
 801150a:	3601      	adds	r6, #1
 801150c:	e7d9      	b.n	80114c2 <_printf_common+0x8e>
	...

08011510 <_printf_i>:
 8011510:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011514:	7e0f      	ldrb	r7, [r1, #24]
 8011516:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011518:	2f78      	cmp	r7, #120	@ 0x78
 801151a:	4691      	mov	r9, r2
 801151c:	4680      	mov	r8, r0
 801151e:	460c      	mov	r4, r1
 8011520:	469a      	mov	sl, r3
 8011522:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011526:	d807      	bhi.n	8011538 <_printf_i+0x28>
 8011528:	2f62      	cmp	r7, #98	@ 0x62
 801152a:	d80a      	bhi.n	8011542 <_printf_i+0x32>
 801152c:	2f00      	cmp	r7, #0
 801152e:	f000 80d1 	beq.w	80116d4 <_printf_i+0x1c4>
 8011532:	2f58      	cmp	r7, #88	@ 0x58
 8011534:	f000 80b8 	beq.w	80116a8 <_printf_i+0x198>
 8011538:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801153c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011540:	e03a      	b.n	80115b8 <_printf_i+0xa8>
 8011542:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011546:	2b15      	cmp	r3, #21
 8011548:	d8f6      	bhi.n	8011538 <_printf_i+0x28>
 801154a:	a101      	add	r1, pc, #4	@ (adr r1, 8011550 <_printf_i+0x40>)
 801154c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011550:	080115a9 	.word	0x080115a9
 8011554:	080115bd 	.word	0x080115bd
 8011558:	08011539 	.word	0x08011539
 801155c:	08011539 	.word	0x08011539
 8011560:	08011539 	.word	0x08011539
 8011564:	08011539 	.word	0x08011539
 8011568:	080115bd 	.word	0x080115bd
 801156c:	08011539 	.word	0x08011539
 8011570:	08011539 	.word	0x08011539
 8011574:	08011539 	.word	0x08011539
 8011578:	08011539 	.word	0x08011539
 801157c:	080116bb 	.word	0x080116bb
 8011580:	080115e7 	.word	0x080115e7
 8011584:	08011675 	.word	0x08011675
 8011588:	08011539 	.word	0x08011539
 801158c:	08011539 	.word	0x08011539
 8011590:	080116dd 	.word	0x080116dd
 8011594:	08011539 	.word	0x08011539
 8011598:	080115e7 	.word	0x080115e7
 801159c:	08011539 	.word	0x08011539
 80115a0:	08011539 	.word	0x08011539
 80115a4:	0801167d 	.word	0x0801167d
 80115a8:	6833      	ldr	r3, [r6, #0]
 80115aa:	1d1a      	adds	r2, r3, #4
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	6032      	str	r2, [r6, #0]
 80115b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80115b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80115b8:	2301      	movs	r3, #1
 80115ba:	e09c      	b.n	80116f6 <_printf_i+0x1e6>
 80115bc:	6833      	ldr	r3, [r6, #0]
 80115be:	6820      	ldr	r0, [r4, #0]
 80115c0:	1d19      	adds	r1, r3, #4
 80115c2:	6031      	str	r1, [r6, #0]
 80115c4:	0606      	lsls	r6, r0, #24
 80115c6:	d501      	bpl.n	80115cc <_printf_i+0xbc>
 80115c8:	681d      	ldr	r5, [r3, #0]
 80115ca:	e003      	b.n	80115d4 <_printf_i+0xc4>
 80115cc:	0645      	lsls	r5, r0, #25
 80115ce:	d5fb      	bpl.n	80115c8 <_printf_i+0xb8>
 80115d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80115d4:	2d00      	cmp	r5, #0
 80115d6:	da03      	bge.n	80115e0 <_printf_i+0xd0>
 80115d8:	232d      	movs	r3, #45	@ 0x2d
 80115da:	426d      	negs	r5, r5
 80115dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80115e0:	4858      	ldr	r0, [pc, #352]	@ (8011744 <_printf_i+0x234>)
 80115e2:	230a      	movs	r3, #10
 80115e4:	e011      	b.n	801160a <_printf_i+0xfa>
 80115e6:	6821      	ldr	r1, [r4, #0]
 80115e8:	6833      	ldr	r3, [r6, #0]
 80115ea:	0608      	lsls	r0, r1, #24
 80115ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80115f0:	d402      	bmi.n	80115f8 <_printf_i+0xe8>
 80115f2:	0649      	lsls	r1, r1, #25
 80115f4:	bf48      	it	mi
 80115f6:	b2ad      	uxthmi	r5, r5
 80115f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80115fa:	4852      	ldr	r0, [pc, #328]	@ (8011744 <_printf_i+0x234>)
 80115fc:	6033      	str	r3, [r6, #0]
 80115fe:	bf14      	ite	ne
 8011600:	230a      	movne	r3, #10
 8011602:	2308      	moveq	r3, #8
 8011604:	2100      	movs	r1, #0
 8011606:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801160a:	6866      	ldr	r6, [r4, #4]
 801160c:	60a6      	str	r6, [r4, #8]
 801160e:	2e00      	cmp	r6, #0
 8011610:	db05      	blt.n	801161e <_printf_i+0x10e>
 8011612:	6821      	ldr	r1, [r4, #0]
 8011614:	432e      	orrs	r6, r5
 8011616:	f021 0104 	bic.w	r1, r1, #4
 801161a:	6021      	str	r1, [r4, #0]
 801161c:	d04b      	beq.n	80116b6 <_printf_i+0x1a6>
 801161e:	4616      	mov	r6, r2
 8011620:	fbb5 f1f3 	udiv	r1, r5, r3
 8011624:	fb03 5711 	mls	r7, r3, r1, r5
 8011628:	5dc7      	ldrb	r7, [r0, r7]
 801162a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801162e:	462f      	mov	r7, r5
 8011630:	42bb      	cmp	r3, r7
 8011632:	460d      	mov	r5, r1
 8011634:	d9f4      	bls.n	8011620 <_printf_i+0x110>
 8011636:	2b08      	cmp	r3, #8
 8011638:	d10b      	bne.n	8011652 <_printf_i+0x142>
 801163a:	6823      	ldr	r3, [r4, #0]
 801163c:	07df      	lsls	r7, r3, #31
 801163e:	d508      	bpl.n	8011652 <_printf_i+0x142>
 8011640:	6923      	ldr	r3, [r4, #16]
 8011642:	6861      	ldr	r1, [r4, #4]
 8011644:	4299      	cmp	r1, r3
 8011646:	bfde      	ittt	le
 8011648:	2330      	movle	r3, #48	@ 0x30
 801164a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801164e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011652:	1b92      	subs	r2, r2, r6
 8011654:	6122      	str	r2, [r4, #16]
 8011656:	f8cd a000 	str.w	sl, [sp]
 801165a:	464b      	mov	r3, r9
 801165c:	aa03      	add	r2, sp, #12
 801165e:	4621      	mov	r1, r4
 8011660:	4640      	mov	r0, r8
 8011662:	f7ff fee7 	bl	8011434 <_printf_common>
 8011666:	3001      	adds	r0, #1
 8011668:	d14a      	bne.n	8011700 <_printf_i+0x1f0>
 801166a:	f04f 30ff 	mov.w	r0, #4294967295
 801166e:	b004      	add	sp, #16
 8011670:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011674:	6823      	ldr	r3, [r4, #0]
 8011676:	f043 0320 	orr.w	r3, r3, #32
 801167a:	6023      	str	r3, [r4, #0]
 801167c:	4832      	ldr	r0, [pc, #200]	@ (8011748 <_printf_i+0x238>)
 801167e:	2778      	movs	r7, #120	@ 0x78
 8011680:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011684:	6823      	ldr	r3, [r4, #0]
 8011686:	6831      	ldr	r1, [r6, #0]
 8011688:	061f      	lsls	r7, r3, #24
 801168a:	f851 5b04 	ldr.w	r5, [r1], #4
 801168e:	d402      	bmi.n	8011696 <_printf_i+0x186>
 8011690:	065f      	lsls	r7, r3, #25
 8011692:	bf48      	it	mi
 8011694:	b2ad      	uxthmi	r5, r5
 8011696:	6031      	str	r1, [r6, #0]
 8011698:	07d9      	lsls	r1, r3, #31
 801169a:	bf44      	itt	mi
 801169c:	f043 0320 	orrmi.w	r3, r3, #32
 80116a0:	6023      	strmi	r3, [r4, #0]
 80116a2:	b11d      	cbz	r5, 80116ac <_printf_i+0x19c>
 80116a4:	2310      	movs	r3, #16
 80116a6:	e7ad      	b.n	8011604 <_printf_i+0xf4>
 80116a8:	4826      	ldr	r0, [pc, #152]	@ (8011744 <_printf_i+0x234>)
 80116aa:	e7e9      	b.n	8011680 <_printf_i+0x170>
 80116ac:	6823      	ldr	r3, [r4, #0]
 80116ae:	f023 0320 	bic.w	r3, r3, #32
 80116b2:	6023      	str	r3, [r4, #0]
 80116b4:	e7f6      	b.n	80116a4 <_printf_i+0x194>
 80116b6:	4616      	mov	r6, r2
 80116b8:	e7bd      	b.n	8011636 <_printf_i+0x126>
 80116ba:	6833      	ldr	r3, [r6, #0]
 80116bc:	6825      	ldr	r5, [r4, #0]
 80116be:	6961      	ldr	r1, [r4, #20]
 80116c0:	1d18      	adds	r0, r3, #4
 80116c2:	6030      	str	r0, [r6, #0]
 80116c4:	062e      	lsls	r6, r5, #24
 80116c6:	681b      	ldr	r3, [r3, #0]
 80116c8:	d501      	bpl.n	80116ce <_printf_i+0x1be>
 80116ca:	6019      	str	r1, [r3, #0]
 80116cc:	e002      	b.n	80116d4 <_printf_i+0x1c4>
 80116ce:	0668      	lsls	r0, r5, #25
 80116d0:	d5fb      	bpl.n	80116ca <_printf_i+0x1ba>
 80116d2:	8019      	strh	r1, [r3, #0]
 80116d4:	2300      	movs	r3, #0
 80116d6:	6123      	str	r3, [r4, #16]
 80116d8:	4616      	mov	r6, r2
 80116da:	e7bc      	b.n	8011656 <_printf_i+0x146>
 80116dc:	6833      	ldr	r3, [r6, #0]
 80116de:	1d1a      	adds	r2, r3, #4
 80116e0:	6032      	str	r2, [r6, #0]
 80116e2:	681e      	ldr	r6, [r3, #0]
 80116e4:	6862      	ldr	r2, [r4, #4]
 80116e6:	2100      	movs	r1, #0
 80116e8:	4630      	mov	r0, r6
 80116ea:	f7ee fd79 	bl	80001e0 <memchr>
 80116ee:	b108      	cbz	r0, 80116f4 <_printf_i+0x1e4>
 80116f0:	1b80      	subs	r0, r0, r6
 80116f2:	6060      	str	r0, [r4, #4]
 80116f4:	6863      	ldr	r3, [r4, #4]
 80116f6:	6123      	str	r3, [r4, #16]
 80116f8:	2300      	movs	r3, #0
 80116fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80116fe:	e7aa      	b.n	8011656 <_printf_i+0x146>
 8011700:	6923      	ldr	r3, [r4, #16]
 8011702:	4632      	mov	r2, r6
 8011704:	4649      	mov	r1, r9
 8011706:	4640      	mov	r0, r8
 8011708:	47d0      	blx	sl
 801170a:	3001      	adds	r0, #1
 801170c:	d0ad      	beq.n	801166a <_printf_i+0x15a>
 801170e:	6823      	ldr	r3, [r4, #0]
 8011710:	079b      	lsls	r3, r3, #30
 8011712:	d413      	bmi.n	801173c <_printf_i+0x22c>
 8011714:	68e0      	ldr	r0, [r4, #12]
 8011716:	9b03      	ldr	r3, [sp, #12]
 8011718:	4298      	cmp	r0, r3
 801171a:	bfb8      	it	lt
 801171c:	4618      	movlt	r0, r3
 801171e:	e7a6      	b.n	801166e <_printf_i+0x15e>
 8011720:	2301      	movs	r3, #1
 8011722:	4632      	mov	r2, r6
 8011724:	4649      	mov	r1, r9
 8011726:	4640      	mov	r0, r8
 8011728:	47d0      	blx	sl
 801172a:	3001      	adds	r0, #1
 801172c:	d09d      	beq.n	801166a <_printf_i+0x15a>
 801172e:	3501      	adds	r5, #1
 8011730:	68e3      	ldr	r3, [r4, #12]
 8011732:	9903      	ldr	r1, [sp, #12]
 8011734:	1a5b      	subs	r3, r3, r1
 8011736:	42ab      	cmp	r3, r5
 8011738:	dcf2      	bgt.n	8011720 <_printf_i+0x210>
 801173a:	e7eb      	b.n	8011714 <_printf_i+0x204>
 801173c:	2500      	movs	r5, #0
 801173e:	f104 0619 	add.w	r6, r4, #25
 8011742:	e7f5      	b.n	8011730 <_printf_i+0x220>
 8011744:	080150d4 	.word	0x080150d4
 8011748:	080150e5 	.word	0x080150e5

0801174c <_scanf_float>:
 801174c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011750:	b087      	sub	sp, #28
 8011752:	4691      	mov	r9, r2
 8011754:	9303      	str	r3, [sp, #12]
 8011756:	688b      	ldr	r3, [r1, #8]
 8011758:	1e5a      	subs	r2, r3, #1
 801175a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801175e:	bf81      	itttt	hi
 8011760:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8011764:	eb03 0b05 	addhi.w	fp, r3, r5
 8011768:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801176c:	608b      	strhi	r3, [r1, #8]
 801176e:	680b      	ldr	r3, [r1, #0]
 8011770:	460a      	mov	r2, r1
 8011772:	f04f 0500 	mov.w	r5, #0
 8011776:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801177a:	f842 3b1c 	str.w	r3, [r2], #28
 801177e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8011782:	4680      	mov	r8, r0
 8011784:	460c      	mov	r4, r1
 8011786:	bf98      	it	ls
 8011788:	f04f 0b00 	movls.w	fp, #0
 801178c:	9201      	str	r2, [sp, #4]
 801178e:	4616      	mov	r6, r2
 8011790:	46aa      	mov	sl, r5
 8011792:	462f      	mov	r7, r5
 8011794:	9502      	str	r5, [sp, #8]
 8011796:	68a2      	ldr	r2, [r4, #8]
 8011798:	b15a      	cbz	r2, 80117b2 <_scanf_float+0x66>
 801179a:	f8d9 3000 	ldr.w	r3, [r9]
 801179e:	781b      	ldrb	r3, [r3, #0]
 80117a0:	2b4e      	cmp	r3, #78	@ 0x4e
 80117a2:	d863      	bhi.n	801186c <_scanf_float+0x120>
 80117a4:	2b40      	cmp	r3, #64	@ 0x40
 80117a6:	d83b      	bhi.n	8011820 <_scanf_float+0xd4>
 80117a8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80117ac:	b2c8      	uxtb	r0, r1
 80117ae:	280e      	cmp	r0, #14
 80117b0:	d939      	bls.n	8011826 <_scanf_float+0xda>
 80117b2:	b11f      	cbz	r7, 80117bc <_scanf_float+0x70>
 80117b4:	6823      	ldr	r3, [r4, #0]
 80117b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80117ba:	6023      	str	r3, [r4, #0]
 80117bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80117c0:	f1ba 0f01 	cmp.w	sl, #1
 80117c4:	f200 8114 	bhi.w	80119f0 <_scanf_float+0x2a4>
 80117c8:	9b01      	ldr	r3, [sp, #4]
 80117ca:	429e      	cmp	r6, r3
 80117cc:	f200 8105 	bhi.w	80119da <_scanf_float+0x28e>
 80117d0:	2001      	movs	r0, #1
 80117d2:	b007      	add	sp, #28
 80117d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117d8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80117dc:	2a0d      	cmp	r2, #13
 80117de:	d8e8      	bhi.n	80117b2 <_scanf_float+0x66>
 80117e0:	a101      	add	r1, pc, #4	@ (adr r1, 80117e8 <_scanf_float+0x9c>)
 80117e2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80117e6:	bf00      	nop
 80117e8:	08011931 	.word	0x08011931
 80117ec:	080117b3 	.word	0x080117b3
 80117f0:	080117b3 	.word	0x080117b3
 80117f4:	080117b3 	.word	0x080117b3
 80117f8:	0801198d 	.word	0x0801198d
 80117fc:	08011967 	.word	0x08011967
 8011800:	080117b3 	.word	0x080117b3
 8011804:	080117b3 	.word	0x080117b3
 8011808:	0801193f 	.word	0x0801193f
 801180c:	080117b3 	.word	0x080117b3
 8011810:	080117b3 	.word	0x080117b3
 8011814:	080117b3 	.word	0x080117b3
 8011818:	080117b3 	.word	0x080117b3
 801181c:	080118fb 	.word	0x080118fb
 8011820:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8011824:	e7da      	b.n	80117dc <_scanf_float+0x90>
 8011826:	290e      	cmp	r1, #14
 8011828:	d8c3      	bhi.n	80117b2 <_scanf_float+0x66>
 801182a:	a001      	add	r0, pc, #4	@ (adr r0, 8011830 <_scanf_float+0xe4>)
 801182c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8011830:	080118eb 	.word	0x080118eb
 8011834:	080117b3 	.word	0x080117b3
 8011838:	080118eb 	.word	0x080118eb
 801183c:	0801197b 	.word	0x0801197b
 8011840:	080117b3 	.word	0x080117b3
 8011844:	0801188d 	.word	0x0801188d
 8011848:	080118d1 	.word	0x080118d1
 801184c:	080118d1 	.word	0x080118d1
 8011850:	080118d1 	.word	0x080118d1
 8011854:	080118d1 	.word	0x080118d1
 8011858:	080118d1 	.word	0x080118d1
 801185c:	080118d1 	.word	0x080118d1
 8011860:	080118d1 	.word	0x080118d1
 8011864:	080118d1 	.word	0x080118d1
 8011868:	080118d1 	.word	0x080118d1
 801186c:	2b6e      	cmp	r3, #110	@ 0x6e
 801186e:	d809      	bhi.n	8011884 <_scanf_float+0x138>
 8011870:	2b60      	cmp	r3, #96	@ 0x60
 8011872:	d8b1      	bhi.n	80117d8 <_scanf_float+0x8c>
 8011874:	2b54      	cmp	r3, #84	@ 0x54
 8011876:	d07b      	beq.n	8011970 <_scanf_float+0x224>
 8011878:	2b59      	cmp	r3, #89	@ 0x59
 801187a:	d19a      	bne.n	80117b2 <_scanf_float+0x66>
 801187c:	2d07      	cmp	r5, #7
 801187e:	d198      	bne.n	80117b2 <_scanf_float+0x66>
 8011880:	2508      	movs	r5, #8
 8011882:	e02f      	b.n	80118e4 <_scanf_float+0x198>
 8011884:	2b74      	cmp	r3, #116	@ 0x74
 8011886:	d073      	beq.n	8011970 <_scanf_float+0x224>
 8011888:	2b79      	cmp	r3, #121	@ 0x79
 801188a:	e7f6      	b.n	801187a <_scanf_float+0x12e>
 801188c:	6821      	ldr	r1, [r4, #0]
 801188e:	05c8      	lsls	r0, r1, #23
 8011890:	d51e      	bpl.n	80118d0 <_scanf_float+0x184>
 8011892:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8011896:	6021      	str	r1, [r4, #0]
 8011898:	3701      	adds	r7, #1
 801189a:	f1bb 0f00 	cmp.w	fp, #0
 801189e:	d003      	beq.n	80118a8 <_scanf_float+0x15c>
 80118a0:	3201      	adds	r2, #1
 80118a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80118a6:	60a2      	str	r2, [r4, #8]
 80118a8:	68a3      	ldr	r3, [r4, #8]
 80118aa:	3b01      	subs	r3, #1
 80118ac:	60a3      	str	r3, [r4, #8]
 80118ae:	6923      	ldr	r3, [r4, #16]
 80118b0:	3301      	adds	r3, #1
 80118b2:	6123      	str	r3, [r4, #16]
 80118b4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80118b8:	3b01      	subs	r3, #1
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	f8c9 3004 	str.w	r3, [r9, #4]
 80118c0:	f340 8082 	ble.w	80119c8 <_scanf_float+0x27c>
 80118c4:	f8d9 3000 	ldr.w	r3, [r9]
 80118c8:	3301      	adds	r3, #1
 80118ca:	f8c9 3000 	str.w	r3, [r9]
 80118ce:	e762      	b.n	8011796 <_scanf_float+0x4a>
 80118d0:	eb1a 0105 	adds.w	r1, sl, r5
 80118d4:	f47f af6d 	bne.w	80117b2 <_scanf_float+0x66>
 80118d8:	6822      	ldr	r2, [r4, #0]
 80118da:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80118de:	6022      	str	r2, [r4, #0]
 80118e0:	460d      	mov	r5, r1
 80118e2:	468a      	mov	sl, r1
 80118e4:	f806 3b01 	strb.w	r3, [r6], #1
 80118e8:	e7de      	b.n	80118a8 <_scanf_float+0x15c>
 80118ea:	6822      	ldr	r2, [r4, #0]
 80118ec:	0610      	lsls	r0, r2, #24
 80118ee:	f57f af60 	bpl.w	80117b2 <_scanf_float+0x66>
 80118f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80118f6:	6022      	str	r2, [r4, #0]
 80118f8:	e7f4      	b.n	80118e4 <_scanf_float+0x198>
 80118fa:	f1ba 0f00 	cmp.w	sl, #0
 80118fe:	d10c      	bne.n	801191a <_scanf_float+0x1ce>
 8011900:	b977      	cbnz	r7, 8011920 <_scanf_float+0x1d4>
 8011902:	6822      	ldr	r2, [r4, #0]
 8011904:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8011908:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801190c:	d108      	bne.n	8011920 <_scanf_float+0x1d4>
 801190e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011912:	6022      	str	r2, [r4, #0]
 8011914:	f04f 0a01 	mov.w	sl, #1
 8011918:	e7e4      	b.n	80118e4 <_scanf_float+0x198>
 801191a:	f1ba 0f02 	cmp.w	sl, #2
 801191e:	d050      	beq.n	80119c2 <_scanf_float+0x276>
 8011920:	2d01      	cmp	r5, #1
 8011922:	d002      	beq.n	801192a <_scanf_float+0x1de>
 8011924:	2d04      	cmp	r5, #4
 8011926:	f47f af44 	bne.w	80117b2 <_scanf_float+0x66>
 801192a:	3501      	adds	r5, #1
 801192c:	b2ed      	uxtb	r5, r5
 801192e:	e7d9      	b.n	80118e4 <_scanf_float+0x198>
 8011930:	f1ba 0f01 	cmp.w	sl, #1
 8011934:	f47f af3d 	bne.w	80117b2 <_scanf_float+0x66>
 8011938:	f04f 0a02 	mov.w	sl, #2
 801193c:	e7d2      	b.n	80118e4 <_scanf_float+0x198>
 801193e:	b975      	cbnz	r5, 801195e <_scanf_float+0x212>
 8011940:	2f00      	cmp	r7, #0
 8011942:	f47f af37 	bne.w	80117b4 <_scanf_float+0x68>
 8011946:	6822      	ldr	r2, [r4, #0]
 8011948:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801194c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011950:	f040 8103 	bne.w	8011b5a <_scanf_float+0x40e>
 8011954:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011958:	6022      	str	r2, [r4, #0]
 801195a:	2501      	movs	r5, #1
 801195c:	e7c2      	b.n	80118e4 <_scanf_float+0x198>
 801195e:	2d03      	cmp	r5, #3
 8011960:	d0e3      	beq.n	801192a <_scanf_float+0x1de>
 8011962:	2d05      	cmp	r5, #5
 8011964:	e7df      	b.n	8011926 <_scanf_float+0x1da>
 8011966:	2d02      	cmp	r5, #2
 8011968:	f47f af23 	bne.w	80117b2 <_scanf_float+0x66>
 801196c:	2503      	movs	r5, #3
 801196e:	e7b9      	b.n	80118e4 <_scanf_float+0x198>
 8011970:	2d06      	cmp	r5, #6
 8011972:	f47f af1e 	bne.w	80117b2 <_scanf_float+0x66>
 8011976:	2507      	movs	r5, #7
 8011978:	e7b4      	b.n	80118e4 <_scanf_float+0x198>
 801197a:	6822      	ldr	r2, [r4, #0]
 801197c:	0591      	lsls	r1, r2, #22
 801197e:	f57f af18 	bpl.w	80117b2 <_scanf_float+0x66>
 8011982:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8011986:	6022      	str	r2, [r4, #0]
 8011988:	9702      	str	r7, [sp, #8]
 801198a:	e7ab      	b.n	80118e4 <_scanf_float+0x198>
 801198c:	6822      	ldr	r2, [r4, #0]
 801198e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8011992:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8011996:	d005      	beq.n	80119a4 <_scanf_float+0x258>
 8011998:	0550      	lsls	r0, r2, #21
 801199a:	f57f af0a 	bpl.w	80117b2 <_scanf_float+0x66>
 801199e:	2f00      	cmp	r7, #0
 80119a0:	f000 80db 	beq.w	8011b5a <_scanf_float+0x40e>
 80119a4:	0591      	lsls	r1, r2, #22
 80119a6:	bf58      	it	pl
 80119a8:	9902      	ldrpl	r1, [sp, #8]
 80119aa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80119ae:	bf58      	it	pl
 80119b0:	1a79      	subpl	r1, r7, r1
 80119b2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80119b6:	bf58      	it	pl
 80119b8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80119bc:	6022      	str	r2, [r4, #0]
 80119be:	2700      	movs	r7, #0
 80119c0:	e790      	b.n	80118e4 <_scanf_float+0x198>
 80119c2:	f04f 0a03 	mov.w	sl, #3
 80119c6:	e78d      	b.n	80118e4 <_scanf_float+0x198>
 80119c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80119cc:	4649      	mov	r1, r9
 80119ce:	4640      	mov	r0, r8
 80119d0:	4798      	blx	r3
 80119d2:	2800      	cmp	r0, #0
 80119d4:	f43f aedf 	beq.w	8011796 <_scanf_float+0x4a>
 80119d8:	e6eb      	b.n	80117b2 <_scanf_float+0x66>
 80119da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80119de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80119e2:	464a      	mov	r2, r9
 80119e4:	4640      	mov	r0, r8
 80119e6:	4798      	blx	r3
 80119e8:	6923      	ldr	r3, [r4, #16]
 80119ea:	3b01      	subs	r3, #1
 80119ec:	6123      	str	r3, [r4, #16]
 80119ee:	e6eb      	b.n	80117c8 <_scanf_float+0x7c>
 80119f0:	1e6b      	subs	r3, r5, #1
 80119f2:	2b06      	cmp	r3, #6
 80119f4:	d824      	bhi.n	8011a40 <_scanf_float+0x2f4>
 80119f6:	2d02      	cmp	r5, #2
 80119f8:	d836      	bhi.n	8011a68 <_scanf_float+0x31c>
 80119fa:	9b01      	ldr	r3, [sp, #4]
 80119fc:	429e      	cmp	r6, r3
 80119fe:	f67f aee7 	bls.w	80117d0 <_scanf_float+0x84>
 8011a02:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011a06:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011a0a:	464a      	mov	r2, r9
 8011a0c:	4640      	mov	r0, r8
 8011a0e:	4798      	blx	r3
 8011a10:	6923      	ldr	r3, [r4, #16]
 8011a12:	3b01      	subs	r3, #1
 8011a14:	6123      	str	r3, [r4, #16]
 8011a16:	e7f0      	b.n	80119fa <_scanf_float+0x2ae>
 8011a18:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011a1c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8011a20:	464a      	mov	r2, r9
 8011a22:	4640      	mov	r0, r8
 8011a24:	4798      	blx	r3
 8011a26:	6923      	ldr	r3, [r4, #16]
 8011a28:	3b01      	subs	r3, #1
 8011a2a:	6123      	str	r3, [r4, #16]
 8011a2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011a30:	fa5f fa8a 	uxtb.w	sl, sl
 8011a34:	f1ba 0f02 	cmp.w	sl, #2
 8011a38:	d1ee      	bne.n	8011a18 <_scanf_float+0x2cc>
 8011a3a:	3d03      	subs	r5, #3
 8011a3c:	b2ed      	uxtb	r5, r5
 8011a3e:	1b76      	subs	r6, r6, r5
 8011a40:	6823      	ldr	r3, [r4, #0]
 8011a42:	05da      	lsls	r2, r3, #23
 8011a44:	d530      	bpl.n	8011aa8 <_scanf_float+0x35c>
 8011a46:	055b      	lsls	r3, r3, #21
 8011a48:	d511      	bpl.n	8011a6e <_scanf_float+0x322>
 8011a4a:	9b01      	ldr	r3, [sp, #4]
 8011a4c:	429e      	cmp	r6, r3
 8011a4e:	f67f aebf 	bls.w	80117d0 <_scanf_float+0x84>
 8011a52:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011a56:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011a5a:	464a      	mov	r2, r9
 8011a5c:	4640      	mov	r0, r8
 8011a5e:	4798      	blx	r3
 8011a60:	6923      	ldr	r3, [r4, #16]
 8011a62:	3b01      	subs	r3, #1
 8011a64:	6123      	str	r3, [r4, #16]
 8011a66:	e7f0      	b.n	8011a4a <_scanf_float+0x2fe>
 8011a68:	46aa      	mov	sl, r5
 8011a6a:	46b3      	mov	fp, r6
 8011a6c:	e7de      	b.n	8011a2c <_scanf_float+0x2e0>
 8011a6e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8011a72:	6923      	ldr	r3, [r4, #16]
 8011a74:	2965      	cmp	r1, #101	@ 0x65
 8011a76:	f103 33ff 	add.w	r3, r3, #4294967295
 8011a7a:	f106 35ff 	add.w	r5, r6, #4294967295
 8011a7e:	6123      	str	r3, [r4, #16]
 8011a80:	d00c      	beq.n	8011a9c <_scanf_float+0x350>
 8011a82:	2945      	cmp	r1, #69	@ 0x45
 8011a84:	d00a      	beq.n	8011a9c <_scanf_float+0x350>
 8011a86:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011a8a:	464a      	mov	r2, r9
 8011a8c:	4640      	mov	r0, r8
 8011a8e:	4798      	blx	r3
 8011a90:	6923      	ldr	r3, [r4, #16]
 8011a92:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8011a96:	3b01      	subs	r3, #1
 8011a98:	1eb5      	subs	r5, r6, #2
 8011a9a:	6123      	str	r3, [r4, #16]
 8011a9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011aa0:	464a      	mov	r2, r9
 8011aa2:	4640      	mov	r0, r8
 8011aa4:	4798      	blx	r3
 8011aa6:	462e      	mov	r6, r5
 8011aa8:	6822      	ldr	r2, [r4, #0]
 8011aaa:	f012 0210 	ands.w	r2, r2, #16
 8011aae:	d001      	beq.n	8011ab4 <_scanf_float+0x368>
 8011ab0:	2000      	movs	r0, #0
 8011ab2:	e68e      	b.n	80117d2 <_scanf_float+0x86>
 8011ab4:	7032      	strb	r2, [r6, #0]
 8011ab6:	6823      	ldr	r3, [r4, #0]
 8011ab8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8011abc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011ac0:	d125      	bne.n	8011b0e <_scanf_float+0x3c2>
 8011ac2:	9b02      	ldr	r3, [sp, #8]
 8011ac4:	429f      	cmp	r7, r3
 8011ac6:	d00a      	beq.n	8011ade <_scanf_float+0x392>
 8011ac8:	1bda      	subs	r2, r3, r7
 8011aca:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8011ace:	429e      	cmp	r6, r3
 8011ad0:	bf28      	it	cs
 8011ad2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8011ad6:	4922      	ldr	r1, [pc, #136]	@ (8011b60 <_scanf_float+0x414>)
 8011ad8:	4630      	mov	r0, r6
 8011ada:	f000 f93d 	bl	8011d58 <siprintf>
 8011ade:	9901      	ldr	r1, [sp, #4]
 8011ae0:	2200      	movs	r2, #0
 8011ae2:	4640      	mov	r0, r8
 8011ae4:	f7ff f944 	bl	8010d70 <_strtod_r>
 8011ae8:	9b03      	ldr	r3, [sp, #12]
 8011aea:	6821      	ldr	r1, [r4, #0]
 8011aec:	681b      	ldr	r3, [r3, #0]
 8011aee:	f011 0f02 	tst.w	r1, #2
 8011af2:	ec57 6b10 	vmov	r6, r7, d0
 8011af6:	f103 0204 	add.w	r2, r3, #4
 8011afa:	d015      	beq.n	8011b28 <_scanf_float+0x3dc>
 8011afc:	9903      	ldr	r1, [sp, #12]
 8011afe:	600a      	str	r2, [r1, #0]
 8011b00:	681b      	ldr	r3, [r3, #0]
 8011b02:	e9c3 6700 	strd	r6, r7, [r3]
 8011b06:	68e3      	ldr	r3, [r4, #12]
 8011b08:	3301      	adds	r3, #1
 8011b0a:	60e3      	str	r3, [r4, #12]
 8011b0c:	e7d0      	b.n	8011ab0 <_scanf_float+0x364>
 8011b0e:	9b04      	ldr	r3, [sp, #16]
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	d0e4      	beq.n	8011ade <_scanf_float+0x392>
 8011b14:	9905      	ldr	r1, [sp, #20]
 8011b16:	230a      	movs	r3, #10
 8011b18:	3101      	adds	r1, #1
 8011b1a:	4640      	mov	r0, r8
 8011b1c:	f7ff f9b4 	bl	8010e88 <_strtol_r>
 8011b20:	9b04      	ldr	r3, [sp, #16]
 8011b22:	9e05      	ldr	r6, [sp, #20]
 8011b24:	1ac2      	subs	r2, r0, r3
 8011b26:	e7d0      	b.n	8011aca <_scanf_float+0x37e>
 8011b28:	f011 0f04 	tst.w	r1, #4
 8011b2c:	9903      	ldr	r1, [sp, #12]
 8011b2e:	600a      	str	r2, [r1, #0]
 8011b30:	d1e6      	bne.n	8011b00 <_scanf_float+0x3b4>
 8011b32:	681d      	ldr	r5, [r3, #0]
 8011b34:	4632      	mov	r2, r6
 8011b36:	463b      	mov	r3, r7
 8011b38:	4630      	mov	r0, r6
 8011b3a:	4639      	mov	r1, r7
 8011b3c:	f7ee fffe 	bl	8000b3c <__aeabi_dcmpun>
 8011b40:	b128      	cbz	r0, 8011b4e <_scanf_float+0x402>
 8011b42:	4808      	ldr	r0, [pc, #32]	@ (8011b64 <_scanf_float+0x418>)
 8011b44:	f000 fb94 	bl	8012270 <nanf>
 8011b48:	ed85 0a00 	vstr	s0, [r5]
 8011b4c:	e7db      	b.n	8011b06 <_scanf_float+0x3ba>
 8011b4e:	4630      	mov	r0, r6
 8011b50:	4639      	mov	r1, r7
 8011b52:	f7ef f851 	bl	8000bf8 <__aeabi_d2f>
 8011b56:	6028      	str	r0, [r5, #0]
 8011b58:	e7d5      	b.n	8011b06 <_scanf_float+0x3ba>
 8011b5a:	2700      	movs	r7, #0
 8011b5c:	e62e      	b.n	80117bc <_scanf_float+0x70>
 8011b5e:	bf00      	nop
 8011b60:	080150f6 	.word	0x080150f6
 8011b64:	080151af 	.word	0x080151af

08011b68 <std>:
 8011b68:	2300      	movs	r3, #0
 8011b6a:	b510      	push	{r4, lr}
 8011b6c:	4604      	mov	r4, r0
 8011b6e:	e9c0 3300 	strd	r3, r3, [r0]
 8011b72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011b76:	6083      	str	r3, [r0, #8]
 8011b78:	8181      	strh	r1, [r0, #12]
 8011b7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8011b7c:	81c2      	strh	r2, [r0, #14]
 8011b7e:	6183      	str	r3, [r0, #24]
 8011b80:	4619      	mov	r1, r3
 8011b82:	2208      	movs	r2, #8
 8011b84:	305c      	adds	r0, #92	@ 0x5c
 8011b86:	f000 f9e1 	bl	8011f4c <memset>
 8011b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8011bc0 <std+0x58>)
 8011b8c:	6263      	str	r3, [r4, #36]	@ 0x24
 8011b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8011bc4 <std+0x5c>)
 8011b90:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011b92:	4b0d      	ldr	r3, [pc, #52]	@ (8011bc8 <std+0x60>)
 8011b94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011b96:	4b0d      	ldr	r3, [pc, #52]	@ (8011bcc <std+0x64>)
 8011b98:	6323      	str	r3, [r4, #48]	@ 0x30
 8011b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8011bd0 <std+0x68>)
 8011b9c:	6224      	str	r4, [r4, #32]
 8011b9e:	429c      	cmp	r4, r3
 8011ba0:	d006      	beq.n	8011bb0 <std+0x48>
 8011ba2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011ba6:	4294      	cmp	r4, r2
 8011ba8:	d002      	beq.n	8011bb0 <std+0x48>
 8011baa:	33d0      	adds	r3, #208	@ 0xd0
 8011bac:	429c      	cmp	r4, r3
 8011bae:	d105      	bne.n	8011bbc <std+0x54>
 8011bb0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011bb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011bb8:	f000 bb40 	b.w	801223c <__retarget_lock_init_recursive>
 8011bbc:	bd10      	pop	{r4, pc}
 8011bbe:	bf00      	nop
 8011bc0:	08011d9d 	.word	0x08011d9d
 8011bc4:	08011dbf 	.word	0x08011dbf
 8011bc8:	08011df7 	.word	0x08011df7
 8011bcc:	08011e1b 	.word	0x08011e1b
 8011bd0:	20005638 	.word	0x20005638

08011bd4 <stdio_exit_handler>:
 8011bd4:	4a02      	ldr	r2, [pc, #8]	@ (8011be0 <stdio_exit_handler+0xc>)
 8011bd6:	4903      	ldr	r1, [pc, #12]	@ (8011be4 <stdio_exit_handler+0x10>)
 8011bd8:	4803      	ldr	r0, [pc, #12]	@ (8011be8 <stdio_exit_handler+0x14>)
 8011bda:	f000 b869 	b.w	8011cb0 <_fwalk_sglue>
 8011bde:	bf00      	nop
 8011be0:	2000002c 	.word	0x2000002c
 8011be4:	0801463d 	.word	0x0801463d
 8011be8:	200001a8 	.word	0x200001a8

08011bec <cleanup_stdio>:
 8011bec:	6841      	ldr	r1, [r0, #4]
 8011bee:	4b0c      	ldr	r3, [pc, #48]	@ (8011c20 <cleanup_stdio+0x34>)
 8011bf0:	4299      	cmp	r1, r3
 8011bf2:	b510      	push	{r4, lr}
 8011bf4:	4604      	mov	r4, r0
 8011bf6:	d001      	beq.n	8011bfc <cleanup_stdio+0x10>
 8011bf8:	f002 fd20 	bl	801463c <_fflush_r>
 8011bfc:	68a1      	ldr	r1, [r4, #8]
 8011bfe:	4b09      	ldr	r3, [pc, #36]	@ (8011c24 <cleanup_stdio+0x38>)
 8011c00:	4299      	cmp	r1, r3
 8011c02:	d002      	beq.n	8011c0a <cleanup_stdio+0x1e>
 8011c04:	4620      	mov	r0, r4
 8011c06:	f002 fd19 	bl	801463c <_fflush_r>
 8011c0a:	68e1      	ldr	r1, [r4, #12]
 8011c0c:	4b06      	ldr	r3, [pc, #24]	@ (8011c28 <cleanup_stdio+0x3c>)
 8011c0e:	4299      	cmp	r1, r3
 8011c10:	d004      	beq.n	8011c1c <cleanup_stdio+0x30>
 8011c12:	4620      	mov	r0, r4
 8011c14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c18:	f002 bd10 	b.w	801463c <_fflush_r>
 8011c1c:	bd10      	pop	{r4, pc}
 8011c1e:	bf00      	nop
 8011c20:	20005638 	.word	0x20005638
 8011c24:	200056a0 	.word	0x200056a0
 8011c28:	20005708 	.word	0x20005708

08011c2c <global_stdio_init.part.0>:
 8011c2c:	b510      	push	{r4, lr}
 8011c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8011c5c <global_stdio_init.part.0+0x30>)
 8011c30:	4c0b      	ldr	r4, [pc, #44]	@ (8011c60 <global_stdio_init.part.0+0x34>)
 8011c32:	4a0c      	ldr	r2, [pc, #48]	@ (8011c64 <global_stdio_init.part.0+0x38>)
 8011c34:	601a      	str	r2, [r3, #0]
 8011c36:	4620      	mov	r0, r4
 8011c38:	2200      	movs	r2, #0
 8011c3a:	2104      	movs	r1, #4
 8011c3c:	f7ff ff94 	bl	8011b68 <std>
 8011c40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011c44:	2201      	movs	r2, #1
 8011c46:	2109      	movs	r1, #9
 8011c48:	f7ff ff8e 	bl	8011b68 <std>
 8011c4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011c50:	2202      	movs	r2, #2
 8011c52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c56:	2112      	movs	r1, #18
 8011c58:	f7ff bf86 	b.w	8011b68 <std>
 8011c5c:	20005770 	.word	0x20005770
 8011c60:	20005638 	.word	0x20005638
 8011c64:	08011bd5 	.word	0x08011bd5

08011c68 <__sfp_lock_acquire>:
 8011c68:	4801      	ldr	r0, [pc, #4]	@ (8011c70 <__sfp_lock_acquire+0x8>)
 8011c6a:	f000 bae8 	b.w	801223e <__retarget_lock_acquire_recursive>
 8011c6e:	bf00      	nop
 8011c70:	20005779 	.word	0x20005779

08011c74 <__sfp_lock_release>:
 8011c74:	4801      	ldr	r0, [pc, #4]	@ (8011c7c <__sfp_lock_release+0x8>)
 8011c76:	f000 bae3 	b.w	8012240 <__retarget_lock_release_recursive>
 8011c7a:	bf00      	nop
 8011c7c:	20005779 	.word	0x20005779

08011c80 <__sinit>:
 8011c80:	b510      	push	{r4, lr}
 8011c82:	4604      	mov	r4, r0
 8011c84:	f7ff fff0 	bl	8011c68 <__sfp_lock_acquire>
 8011c88:	6a23      	ldr	r3, [r4, #32]
 8011c8a:	b11b      	cbz	r3, 8011c94 <__sinit+0x14>
 8011c8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c90:	f7ff bff0 	b.w	8011c74 <__sfp_lock_release>
 8011c94:	4b04      	ldr	r3, [pc, #16]	@ (8011ca8 <__sinit+0x28>)
 8011c96:	6223      	str	r3, [r4, #32]
 8011c98:	4b04      	ldr	r3, [pc, #16]	@ (8011cac <__sinit+0x2c>)
 8011c9a:	681b      	ldr	r3, [r3, #0]
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d1f5      	bne.n	8011c8c <__sinit+0xc>
 8011ca0:	f7ff ffc4 	bl	8011c2c <global_stdio_init.part.0>
 8011ca4:	e7f2      	b.n	8011c8c <__sinit+0xc>
 8011ca6:	bf00      	nop
 8011ca8:	08011bed 	.word	0x08011bed
 8011cac:	20005770 	.word	0x20005770

08011cb0 <_fwalk_sglue>:
 8011cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011cb4:	4607      	mov	r7, r0
 8011cb6:	4688      	mov	r8, r1
 8011cb8:	4614      	mov	r4, r2
 8011cba:	2600      	movs	r6, #0
 8011cbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011cc0:	f1b9 0901 	subs.w	r9, r9, #1
 8011cc4:	d505      	bpl.n	8011cd2 <_fwalk_sglue+0x22>
 8011cc6:	6824      	ldr	r4, [r4, #0]
 8011cc8:	2c00      	cmp	r4, #0
 8011cca:	d1f7      	bne.n	8011cbc <_fwalk_sglue+0xc>
 8011ccc:	4630      	mov	r0, r6
 8011cce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011cd2:	89ab      	ldrh	r3, [r5, #12]
 8011cd4:	2b01      	cmp	r3, #1
 8011cd6:	d907      	bls.n	8011ce8 <_fwalk_sglue+0x38>
 8011cd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011cdc:	3301      	adds	r3, #1
 8011cde:	d003      	beq.n	8011ce8 <_fwalk_sglue+0x38>
 8011ce0:	4629      	mov	r1, r5
 8011ce2:	4638      	mov	r0, r7
 8011ce4:	47c0      	blx	r8
 8011ce6:	4306      	orrs	r6, r0
 8011ce8:	3568      	adds	r5, #104	@ 0x68
 8011cea:	e7e9      	b.n	8011cc0 <_fwalk_sglue+0x10>

08011cec <sniprintf>:
 8011cec:	b40c      	push	{r2, r3}
 8011cee:	b530      	push	{r4, r5, lr}
 8011cf0:	4b18      	ldr	r3, [pc, #96]	@ (8011d54 <sniprintf+0x68>)
 8011cf2:	1e0c      	subs	r4, r1, #0
 8011cf4:	681d      	ldr	r5, [r3, #0]
 8011cf6:	b09d      	sub	sp, #116	@ 0x74
 8011cf8:	da08      	bge.n	8011d0c <sniprintf+0x20>
 8011cfa:	238b      	movs	r3, #139	@ 0x8b
 8011cfc:	602b      	str	r3, [r5, #0]
 8011cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8011d02:	b01d      	add	sp, #116	@ 0x74
 8011d04:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011d08:	b002      	add	sp, #8
 8011d0a:	4770      	bx	lr
 8011d0c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8011d10:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011d14:	f04f 0300 	mov.w	r3, #0
 8011d18:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011d1a:	bf14      	ite	ne
 8011d1c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8011d20:	4623      	moveq	r3, r4
 8011d22:	9304      	str	r3, [sp, #16]
 8011d24:	9307      	str	r3, [sp, #28]
 8011d26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011d2a:	9002      	str	r0, [sp, #8]
 8011d2c:	9006      	str	r0, [sp, #24]
 8011d2e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011d32:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011d34:	ab21      	add	r3, sp, #132	@ 0x84
 8011d36:	a902      	add	r1, sp, #8
 8011d38:	4628      	mov	r0, r5
 8011d3a:	9301      	str	r3, [sp, #4]
 8011d3c:	f002 f9bc 	bl	80140b8 <_svfiprintf_r>
 8011d40:	1c43      	adds	r3, r0, #1
 8011d42:	bfbc      	itt	lt
 8011d44:	238b      	movlt	r3, #139	@ 0x8b
 8011d46:	602b      	strlt	r3, [r5, #0]
 8011d48:	2c00      	cmp	r4, #0
 8011d4a:	d0da      	beq.n	8011d02 <sniprintf+0x16>
 8011d4c:	9b02      	ldr	r3, [sp, #8]
 8011d4e:	2200      	movs	r2, #0
 8011d50:	701a      	strb	r2, [r3, #0]
 8011d52:	e7d6      	b.n	8011d02 <sniprintf+0x16>
 8011d54:	200001a4 	.word	0x200001a4

08011d58 <siprintf>:
 8011d58:	b40e      	push	{r1, r2, r3}
 8011d5a:	b510      	push	{r4, lr}
 8011d5c:	b09d      	sub	sp, #116	@ 0x74
 8011d5e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8011d60:	9002      	str	r0, [sp, #8]
 8011d62:	9006      	str	r0, [sp, #24]
 8011d64:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011d68:	480a      	ldr	r0, [pc, #40]	@ (8011d94 <siprintf+0x3c>)
 8011d6a:	9107      	str	r1, [sp, #28]
 8011d6c:	9104      	str	r1, [sp, #16]
 8011d6e:	490a      	ldr	r1, [pc, #40]	@ (8011d98 <siprintf+0x40>)
 8011d70:	f853 2b04 	ldr.w	r2, [r3], #4
 8011d74:	9105      	str	r1, [sp, #20]
 8011d76:	2400      	movs	r4, #0
 8011d78:	a902      	add	r1, sp, #8
 8011d7a:	6800      	ldr	r0, [r0, #0]
 8011d7c:	9301      	str	r3, [sp, #4]
 8011d7e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011d80:	f002 f99a 	bl	80140b8 <_svfiprintf_r>
 8011d84:	9b02      	ldr	r3, [sp, #8]
 8011d86:	701c      	strb	r4, [r3, #0]
 8011d88:	b01d      	add	sp, #116	@ 0x74
 8011d8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d8e:	b003      	add	sp, #12
 8011d90:	4770      	bx	lr
 8011d92:	bf00      	nop
 8011d94:	200001a4 	.word	0x200001a4
 8011d98:	ffff0208 	.word	0xffff0208

08011d9c <__sread>:
 8011d9c:	b510      	push	{r4, lr}
 8011d9e:	460c      	mov	r4, r1
 8011da0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011da4:	f000 f9ec 	bl	8012180 <_read_r>
 8011da8:	2800      	cmp	r0, #0
 8011daa:	bfab      	itete	ge
 8011dac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011dae:	89a3      	ldrhlt	r3, [r4, #12]
 8011db0:	181b      	addge	r3, r3, r0
 8011db2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011db6:	bfac      	ite	ge
 8011db8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011dba:	81a3      	strhlt	r3, [r4, #12]
 8011dbc:	bd10      	pop	{r4, pc}

08011dbe <__swrite>:
 8011dbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011dc2:	461f      	mov	r7, r3
 8011dc4:	898b      	ldrh	r3, [r1, #12]
 8011dc6:	05db      	lsls	r3, r3, #23
 8011dc8:	4605      	mov	r5, r0
 8011dca:	460c      	mov	r4, r1
 8011dcc:	4616      	mov	r6, r2
 8011dce:	d505      	bpl.n	8011ddc <__swrite+0x1e>
 8011dd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011dd4:	2302      	movs	r3, #2
 8011dd6:	2200      	movs	r2, #0
 8011dd8:	f000 f9c0 	bl	801215c <_lseek_r>
 8011ddc:	89a3      	ldrh	r3, [r4, #12]
 8011dde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011de2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011de6:	81a3      	strh	r3, [r4, #12]
 8011de8:	4632      	mov	r2, r6
 8011dea:	463b      	mov	r3, r7
 8011dec:	4628      	mov	r0, r5
 8011dee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011df2:	f000 b9e7 	b.w	80121c4 <_write_r>

08011df6 <__sseek>:
 8011df6:	b510      	push	{r4, lr}
 8011df8:	460c      	mov	r4, r1
 8011dfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011dfe:	f000 f9ad 	bl	801215c <_lseek_r>
 8011e02:	1c43      	adds	r3, r0, #1
 8011e04:	89a3      	ldrh	r3, [r4, #12]
 8011e06:	bf15      	itete	ne
 8011e08:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011e0a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011e0e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011e12:	81a3      	strheq	r3, [r4, #12]
 8011e14:	bf18      	it	ne
 8011e16:	81a3      	strhne	r3, [r4, #12]
 8011e18:	bd10      	pop	{r4, pc}

08011e1a <__sclose>:
 8011e1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e1e:	f000 b92f 	b.w	8012080 <_close_r>

08011e22 <__swbuf_r>:
 8011e22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e24:	460e      	mov	r6, r1
 8011e26:	4614      	mov	r4, r2
 8011e28:	4605      	mov	r5, r0
 8011e2a:	b118      	cbz	r0, 8011e34 <__swbuf_r+0x12>
 8011e2c:	6a03      	ldr	r3, [r0, #32]
 8011e2e:	b90b      	cbnz	r3, 8011e34 <__swbuf_r+0x12>
 8011e30:	f7ff ff26 	bl	8011c80 <__sinit>
 8011e34:	69a3      	ldr	r3, [r4, #24]
 8011e36:	60a3      	str	r3, [r4, #8]
 8011e38:	89a3      	ldrh	r3, [r4, #12]
 8011e3a:	071a      	lsls	r2, r3, #28
 8011e3c:	d501      	bpl.n	8011e42 <__swbuf_r+0x20>
 8011e3e:	6923      	ldr	r3, [r4, #16]
 8011e40:	b943      	cbnz	r3, 8011e54 <__swbuf_r+0x32>
 8011e42:	4621      	mov	r1, r4
 8011e44:	4628      	mov	r0, r5
 8011e46:	f000 f82b 	bl	8011ea0 <__swsetup_r>
 8011e4a:	b118      	cbz	r0, 8011e54 <__swbuf_r+0x32>
 8011e4c:	f04f 37ff 	mov.w	r7, #4294967295
 8011e50:	4638      	mov	r0, r7
 8011e52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011e54:	6823      	ldr	r3, [r4, #0]
 8011e56:	6922      	ldr	r2, [r4, #16]
 8011e58:	1a98      	subs	r0, r3, r2
 8011e5a:	6963      	ldr	r3, [r4, #20]
 8011e5c:	b2f6      	uxtb	r6, r6
 8011e5e:	4283      	cmp	r3, r0
 8011e60:	4637      	mov	r7, r6
 8011e62:	dc05      	bgt.n	8011e70 <__swbuf_r+0x4e>
 8011e64:	4621      	mov	r1, r4
 8011e66:	4628      	mov	r0, r5
 8011e68:	f002 fbe8 	bl	801463c <_fflush_r>
 8011e6c:	2800      	cmp	r0, #0
 8011e6e:	d1ed      	bne.n	8011e4c <__swbuf_r+0x2a>
 8011e70:	68a3      	ldr	r3, [r4, #8]
 8011e72:	3b01      	subs	r3, #1
 8011e74:	60a3      	str	r3, [r4, #8]
 8011e76:	6823      	ldr	r3, [r4, #0]
 8011e78:	1c5a      	adds	r2, r3, #1
 8011e7a:	6022      	str	r2, [r4, #0]
 8011e7c:	701e      	strb	r6, [r3, #0]
 8011e7e:	6962      	ldr	r2, [r4, #20]
 8011e80:	1c43      	adds	r3, r0, #1
 8011e82:	429a      	cmp	r2, r3
 8011e84:	d004      	beq.n	8011e90 <__swbuf_r+0x6e>
 8011e86:	89a3      	ldrh	r3, [r4, #12]
 8011e88:	07db      	lsls	r3, r3, #31
 8011e8a:	d5e1      	bpl.n	8011e50 <__swbuf_r+0x2e>
 8011e8c:	2e0a      	cmp	r6, #10
 8011e8e:	d1df      	bne.n	8011e50 <__swbuf_r+0x2e>
 8011e90:	4621      	mov	r1, r4
 8011e92:	4628      	mov	r0, r5
 8011e94:	f002 fbd2 	bl	801463c <_fflush_r>
 8011e98:	2800      	cmp	r0, #0
 8011e9a:	d0d9      	beq.n	8011e50 <__swbuf_r+0x2e>
 8011e9c:	e7d6      	b.n	8011e4c <__swbuf_r+0x2a>
	...

08011ea0 <__swsetup_r>:
 8011ea0:	b538      	push	{r3, r4, r5, lr}
 8011ea2:	4b29      	ldr	r3, [pc, #164]	@ (8011f48 <__swsetup_r+0xa8>)
 8011ea4:	4605      	mov	r5, r0
 8011ea6:	6818      	ldr	r0, [r3, #0]
 8011ea8:	460c      	mov	r4, r1
 8011eaa:	b118      	cbz	r0, 8011eb4 <__swsetup_r+0x14>
 8011eac:	6a03      	ldr	r3, [r0, #32]
 8011eae:	b90b      	cbnz	r3, 8011eb4 <__swsetup_r+0x14>
 8011eb0:	f7ff fee6 	bl	8011c80 <__sinit>
 8011eb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011eb8:	0719      	lsls	r1, r3, #28
 8011eba:	d422      	bmi.n	8011f02 <__swsetup_r+0x62>
 8011ebc:	06da      	lsls	r2, r3, #27
 8011ebe:	d407      	bmi.n	8011ed0 <__swsetup_r+0x30>
 8011ec0:	2209      	movs	r2, #9
 8011ec2:	602a      	str	r2, [r5, #0]
 8011ec4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011ec8:	81a3      	strh	r3, [r4, #12]
 8011eca:	f04f 30ff 	mov.w	r0, #4294967295
 8011ece:	e033      	b.n	8011f38 <__swsetup_r+0x98>
 8011ed0:	0758      	lsls	r0, r3, #29
 8011ed2:	d512      	bpl.n	8011efa <__swsetup_r+0x5a>
 8011ed4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011ed6:	b141      	cbz	r1, 8011eea <__swsetup_r+0x4a>
 8011ed8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011edc:	4299      	cmp	r1, r3
 8011ede:	d002      	beq.n	8011ee6 <__swsetup_r+0x46>
 8011ee0:	4628      	mov	r0, r5
 8011ee2:	f001 f841 	bl	8012f68 <_free_r>
 8011ee6:	2300      	movs	r3, #0
 8011ee8:	6363      	str	r3, [r4, #52]	@ 0x34
 8011eea:	89a3      	ldrh	r3, [r4, #12]
 8011eec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011ef0:	81a3      	strh	r3, [r4, #12]
 8011ef2:	2300      	movs	r3, #0
 8011ef4:	6063      	str	r3, [r4, #4]
 8011ef6:	6923      	ldr	r3, [r4, #16]
 8011ef8:	6023      	str	r3, [r4, #0]
 8011efa:	89a3      	ldrh	r3, [r4, #12]
 8011efc:	f043 0308 	orr.w	r3, r3, #8
 8011f00:	81a3      	strh	r3, [r4, #12]
 8011f02:	6923      	ldr	r3, [r4, #16]
 8011f04:	b94b      	cbnz	r3, 8011f1a <__swsetup_r+0x7a>
 8011f06:	89a3      	ldrh	r3, [r4, #12]
 8011f08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011f0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011f10:	d003      	beq.n	8011f1a <__swsetup_r+0x7a>
 8011f12:	4621      	mov	r1, r4
 8011f14:	4628      	mov	r0, r5
 8011f16:	f002 fbf1 	bl	80146fc <__smakebuf_r>
 8011f1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f1e:	f013 0201 	ands.w	r2, r3, #1
 8011f22:	d00a      	beq.n	8011f3a <__swsetup_r+0x9a>
 8011f24:	2200      	movs	r2, #0
 8011f26:	60a2      	str	r2, [r4, #8]
 8011f28:	6962      	ldr	r2, [r4, #20]
 8011f2a:	4252      	negs	r2, r2
 8011f2c:	61a2      	str	r2, [r4, #24]
 8011f2e:	6922      	ldr	r2, [r4, #16]
 8011f30:	b942      	cbnz	r2, 8011f44 <__swsetup_r+0xa4>
 8011f32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011f36:	d1c5      	bne.n	8011ec4 <__swsetup_r+0x24>
 8011f38:	bd38      	pop	{r3, r4, r5, pc}
 8011f3a:	0799      	lsls	r1, r3, #30
 8011f3c:	bf58      	it	pl
 8011f3e:	6962      	ldrpl	r2, [r4, #20]
 8011f40:	60a2      	str	r2, [r4, #8]
 8011f42:	e7f4      	b.n	8011f2e <__swsetup_r+0x8e>
 8011f44:	2000      	movs	r0, #0
 8011f46:	e7f7      	b.n	8011f38 <__swsetup_r+0x98>
 8011f48:	200001a4 	.word	0x200001a4

08011f4c <memset>:
 8011f4c:	4402      	add	r2, r0
 8011f4e:	4603      	mov	r3, r0
 8011f50:	4293      	cmp	r3, r2
 8011f52:	d100      	bne.n	8011f56 <memset+0xa>
 8011f54:	4770      	bx	lr
 8011f56:	f803 1b01 	strb.w	r1, [r3], #1
 8011f5a:	e7f9      	b.n	8011f50 <memset+0x4>

08011f5c <strchr>:
 8011f5c:	b2c9      	uxtb	r1, r1
 8011f5e:	4603      	mov	r3, r0
 8011f60:	4618      	mov	r0, r3
 8011f62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f66:	b112      	cbz	r2, 8011f6e <strchr+0x12>
 8011f68:	428a      	cmp	r2, r1
 8011f6a:	d1f9      	bne.n	8011f60 <strchr+0x4>
 8011f6c:	4770      	bx	lr
 8011f6e:	2900      	cmp	r1, #0
 8011f70:	bf18      	it	ne
 8011f72:	2000      	movne	r0, #0
 8011f74:	4770      	bx	lr

08011f76 <strncmp>:
 8011f76:	b510      	push	{r4, lr}
 8011f78:	b16a      	cbz	r2, 8011f96 <strncmp+0x20>
 8011f7a:	3901      	subs	r1, #1
 8011f7c:	1884      	adds	r4, r0, r2
 8011f7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011f82:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011f86:	429a      	cmp	r2, r3
 8011f88:	d103      	bne.n	8011f92 <strncmp+0x1c>
 8011f8a:	42a0      	cmp	r0, r4
 8011f8c:	d001      	beq.n	8011f92 <strncmp+0x1c>
 8011f8e:	2a00      	cmp	r2, #0
 8011f90:	d1f5      	bne.n	8011f7e <strncmp+0x8>
 8011f92:	1ad0      	subs	r0, r2, r3
 8011f94:	bd10      	pop	{r4, pc}
 8011f96:	4610      	mov	r0, r2
 8011f98:	e7fc      	b.n	8011f94 <strncmp+0x1e>

08011f9a <strncpy>:
 8011f9a:	b510      	push	{r4, lr}
 8011f9c:	3901      	subs	r1, #1
 8011f9e:	4603      	mov	r3, r0
 8011fa0:	b132      	cbz	r2, 8011fb0 <strncpy+0x16>
 8011fa2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8011fa6:	f803 4b01 	strb.w	r4, [r3], #1
 8011faa:	3a01      	subs	r2, #1
 8011fac:	2c00      	cmp	r4, #0
 8011fae:	d1f7      	bne.n	8011fa0 <strncpy+0x6>
 8011fb0:	441a      	add	r2, r3
 8011fb2:	2100      	movs	r1, #0
 8011fb4:	4293      	cmp	r3, r2
 8011fb6:	d100      	bne.n	8011fba <strncpy+0x20>
 8011fb8:	bd10      	pop	{r4, pc}
 8011fba:	f803 1b01 	strb.w	r1, [r3], #1
 8011fbe:	e7f9      	b.n	8011fb4 <strncpy+0x1a>

08011fc0 <strtok>:
 8011fc0:	4b16      	ldr	r3, [pc, #88]	@ (801201c <strtok+0x5c>)
 8011fc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011fc6:	681f      	ldr	r7, [r3, #0]
 8011fc8:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8011fca:	4605      	mov	r5, r0
 8011fcc:	460e      	mov	r6, r1
 8011fce:	b9ec      	cbnz	r4, 801200c <strtok+0x4c>
 8011fd0:	2050      	movs	r0, #80	@ 0x50
 8011fd2:	f7fe f815 	bl	8010000 <malloc>
 8011fd6:	4602      	mov	r2, r0
 8011fd8:	6478      	str	r0, [r7, #68]	@ 0x44
 8011fda:	b920      	cbnz	r0, 8011fe6 <strtok+0x26>
 8011fdc:	4b10      	ldr	r3, [pc, #64]	@ (8012020 <strtok+0x60>)
 8011fde:	4811      	ldr	r0, [pc, #68]	@ (8012024 <strtok+0x64>)
 8011fe0:	215b      	movs	r1, #91	@ 0x5b
 8011fe2:	f000 f94b 	bl	801227c <__assert_func>
 8011fe6:	e9c0 4400 	strd	r4, r4, [r0]
 8011fea:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8011fee:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8011ff2:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8011ff6:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8011ffa:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8011ffe:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8012002:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8012006:	6184      	str	r4, [r0, #24]
 8012008:	7704      	strb	r4, [r0, #28]
 801200a:	6244      	str	r4, [r0, #36]	@ 0x24
 801200c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801200e:	4631      	mov	r1, r6
 8012010:	4628      	mov	r0, r5
 8012012:	2301      	movs	r3, #1
 8012014:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012018:	f000 b806 	b.w	8012028 <__strtok_r>
 801201c:	200001a4 	.word	0x200001a4
 8012020:	080150fb 	.word	0x080150fb
 8012024:	08015112 	.word	0x08015112

08012028 <__strtok_r>:
 8012028:	b5f0      	push	{r4, r5, r6, r7, lr}
 801202a:	4604      	mov	r4, r0
 801202c:	b908      	cbnz	r0, 8012032 <__strtok_r+0xa>
 801202e:	6814      	ldr	r4, [r2, #0]
 8012030:	b144      	cbz	r4, 8012044 <__strtok_r+0x1c>
 8012032:	4620      	mov	r0, r4
 8012034:	f814 5b01 	ldrb.w	r5, [r4], #1
 8012038:	460f      	mov	r7, r1
 801203a:	f817 6b01 	ldrb.w	r6, [r7], #1
 801203e:	b91e      	cbnz	r6, 8012048 <__strtok_r+0x20>
 8012040:	b965      	cbnz	r5, 801205c <__strtok_r+0x34>
 8012042:	6015      	str	r5, [r2, #0]
 8012044:	2000      	movs	r0, #0
 8012046:	e005      	b.n	8012054 <__strtok_r+0x2c>
 8012048:	42b5      	cmp	r5, r6
 801204a:	d1f6      	bne.n	801203a <__strtok_r+0x12>
 801204c:	2b00      	cmp	r3, #0
 801204e:	d1f0      	bne.n	8012032 <__strtok_r+0xa>
 8012050:	6014      	str	r4, [r2, #0]
 8012052:	7003      	strb	r3, [r0, #0]
 8012054:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012056:	461c      	mov	r4, r3
 8012058:	e00c      	b.n	8012074 <__strtok_r+0x4c>
 801205a:	b91d      	cbnz	r5, 8012064 <__strtok_r+0x3c>
 801205c:	4627      	mov	r7, r4
 801205e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012062:	460e      	mov	r6, r1
 8012064:	f816 5b01 	ldrb.w	r5, [r6], #1
 8012068:	42ab      	cmp	r3, r5
 801206a:	d1f6      	bne.n	801205a <__strtok_r+0x32>
 801206c:	2b00      	cmp	r3, #0
 801206e:	d0f2      	beq.n	8012056 <__strtok_r+0x2e>
 8012070:	2300      	movs	r3, #0
 8012072:	703b      	strb	r3, [r7, #0]
 8012074:	6014      	str	r4, [r2, #0]
 8012076:	e7ed      	b.n	8012054 <__strtok_r+0x2c>

08012078 <_localeconv_r>:
 8012078:	4800      	ldr	r0, [pc, #0]	@ (801207c <_localeconv_r+0x4>)
 801207a:	4770      	bx	lr
 801207c:	20000128 	.word	0x20000128

08012080 <_close_r>:
 8012080:	b538      	push	{r3, r4, r5, lr}
 8012082:	4d06      	ldr	r5, [pc, #24]	@ (801209c <_close_r+0x1c>)
 8012084:	2300      	movs	r3, #0
 8012086:	4604      	mov	r4, r0
 8012088:	4608      	mov	r0, r1
 801208a:	602b      	str	r3, [r5, #0]
 801208c:	f7f1 faa4 	bl	80035d8 <_close>
 8012090:	1c43      	adds	r3, r0, #1
 8012092:	d102      	bne.n	801209a <_close_r+0x1a>
 8012094:	682b      	ldr	r3, [r5, #0]
 8012096:	b103      	cbz	r3, 801209a <_close_r+0x1a>
 8012098:	6023      	str	r3, [r4, #0]
 801209a:	bd38      	pop	{r3, r4, r5, pc}
 801209c:	20005774 	.word	0x20005774

080120a0 <_reclaim_reent>:
 80120a0:	4b2d      	ldr	r3, [pc, #180]	@ (8012158 <_reclaim_reent+0xb8>)
 80120a2:	681b      	ldr	r3, [r3, #0]
 80120a4:	4283      	cmp	r3, r0
 80120a6:	b570      	push	{r4, r5, r6, lr}
 80120a8:	4604      	mov	r4, r0
 80120aa:	d053      	beq.n	8012154 <_reclaim_reent+0xb4>
 80120ac:	69c3      	ldr	r3, [r0, #28]
 80120ae:	b31b      	cbz	r3, 80120f8 <_reclaim_reent+0x58>
 80120b0:	68db      	ldr	r3, [r3, #12]
 80120b2:	b163      	cbz	r3, 80120ce <_reclaim_reent+0x2e>
 80120b4:	2500      	movs	r5, #0
 80120b6:	69e3      	ldr	r3, [r4, #28]
 80120b8:	68db      	ldr	r3, [r3, #12]
 80120ba:	5959      	ldr	r1, [r3, r5]
 80120bc:	b9b1      	cbnz	r1, 80120ec <_reclaim_reent+0x4c>
 80120be:	3504      	adds	r5, #4
 80120c0:	2d80      	cmp	r5, #128	@ 0x80
 80120c2:	d1f8      	bne.n	80120b6 <_reclaim_reent+0x16>
 80120c4:	69e3      	ldr	r3, [r4, #28]
 80120c6:	4620      	mov	r0, r4
 80120c8:	68d9      	ldr	r1, [r3, #12]
 80120ca:	f000 ff4d 	bl	8012f68 <_free_r>
 80120ce:	69e3      	ldr	r3, [r4, #28]
 80120d0:	6819      	ldr	r1, [r3, #0]
 80120d2:	b111      	cbz	r1, 80120da <_reclaim_reent+0x3a>
 80120d4:	4620      	mov	r0, r4
 80120d6:	f000 ff47 	bl	8012f68 <_free_r>
 80120da:	69e3      	ldr	r3, [r4, #28]
 80120dc:	689d      	ldr	r5, [r3, #8]
 80120de:	b15d      	cbz	r5, 80120f8 <_reclaim_reent+0x58>
 80120e0:	4629      	mov	r1, r5
 80120e2:	4620      	mov	r0, r4
 80120e4:	682d      	ldr	r5, [r5, #0]
 80120e6:	f000 ff3f 	bl	8012f68 <_free_r>
 80120ea:	e7f8      	b.n	80120de <_reclaim_reent+0x3e>
 80120ec:	680e      	ldr	r6, [r1, #0]
 80120ee:	4620      	mov	r0, r4
 80120f0:	f000 ff3a 	bl	8012f68 <_free_r>
 80120f4:	4631      	mov	r1, r6
 80120f6:	e7e1      	b.n	80120bc <_reclaim_reent+0x1c>
 80120f8:	6961      	ldr	r1, [r4, #20]
 80120fa:	b111      	cbz	r1, 8012102 <_reclaim_reent+0x62>
 80120fc:	4620      	mov	r0, r4
 80120fe:	f000 ff33 	bl	8012f68 <_free_r>
 8012102:	69e1      	ldr	r1, [r4, #28]
 8012104:	b111      	cbz	r1, 801210c <_reclaim_reent+0x6c>
 8012106:	4620      	mov	r0, r4
 8012108:	f000 ff2e 	bl	8012f68 <_free_r>
 801210c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801210e:	b111      	cbz	r1, 8012116 <_reclaim_reent+0x76>
 8012110:	4620      	mov	r0, r4
 8012112:	f000 ff29 	bl	8012f68 <_free_r>
 8012116:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012118:	b111      	cbz	r1, 8012120 <_reclaim_reent+0x80>
 801211a:	4620      	mov	r0, r4
 801211c:	f000 ff24 	bl	8012f68 <_free_r>
 8012120:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8012122:	b111      	cbz	r1, 801212a <_reclaim_reent+0x8a>
 8012124:	4620      	mov	r0, r4
 8012126:	f000 ff1f 	bl	8012f68 <_free_r>
 801212a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801212c:	b111      	cbz	r1, 8012134 <_reclaim_reent+0x94>
 801212e:	4620      	mov	r0, r4
 8012130:	f000 ff1a 	bl	8012f68 <_free_r>
 8012134:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8012136:	b111      	cbz	r1, 801213e <_reclaim_reent+0x9e>
 8012138:	4620      	mov	r0, r4
 801213a:	f000 ff15 	bl	8012f68 <_free_r>
 801213e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8012140:	b111      	cbz	r1, 8012148 <_reclaim_reent+0xa8>
 8012142:	4620      	mov	r0, r4
 8012144:	f000 ff10 	bl	8012f68 <_free_r>
 8012148:	6a23      	ldr	r3, [r4, #32]
 801214a:	b11b      	cbz	r3, 8012154 <_reclaim_reent+0xb4>
 801214c:	4620      	mov	r0, r4
 801214e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012152:	4718      	bx	r3
 8012154:	bd70      	pop	{r4, r5, r6, pc}
 8012156:	bf00      	nop
 8012158:	200001a4 	.word	0x200001a4

0801215c <_lseek_r>:
 801215c:	b538      	push	{r3, r4, r5, lr}
 801215e:	4d07      	ldr	r5, [pc, #28]	@ (801217c <_lseek_r+0x20>)
 8012160:	4604      	mov	r4, r0
 8012162:	4608      	mov	r0, r1
 8012164:	4611      	mov	r1, r2
 8012166:	2200      	movs	r2, #0
 8012168:	602a      	str	r2, [r5, #0]
 801216a:	461a      	mov	r2, r3
 801216c:	f7f1 fa5b 	bl	8003626 <_lseek>
 8012170:	1c43      	adds	r3, r0, #1
 8012172:	d102      	bne.n	801217a <_lseek_r+0x1e>
 8012174:	682b      	ldr	r3, [r5, #0]
 8012176:	b103      	cbz	r3, 801217a <_lseek_r+0x1e>
 8012178:	6023      	str	r3, [r4, #0]
 801217a:	bd38      	pop	{r3, r4, r5, pc}
 801217c:	20005774 	.word	0x20005774

08012180 <_read_r>:
 8012180:	b538      	push	{r3, r4, r5, lr}
 8012182:	4d07      	ldr	r5, [pc, #28]	@ (80121a0 <_read_r+0x20>)
 8012184:	4604      	mov	r4, r0
 8012186:	4608      	mov	r0, r1
 8012188:	4611      	mov	r1, r2
 801218a:	2200      	movs	r2, #0
 801218c:	602a      	str	r2, [r5, #0]
 801218e:	461a      	mov	r2, r3
 8012190:	f7f1 f9e9 	bl	8003566 <_read>
 8012194:	1c43      	adds	r3, r0, #1
 8012196:	d102      	bne.n	801219e <_read_r+0x1e>
 8012198:	682b      	ldr	r3, [r5, #0]
 801219a:	b103      	cbz	r3, 801219e <_read_r+0x1e>
 801219c:	6023      	str	r3, [r4, #0]
 801219e:	bd38      	pop	{r3, r4, r5, pc}
 80121a0:	20005774 	.word	0x20005774

080121a4 <_sbrk_r>:
 80121a4:	b538      	push	{r3, r4, r5, lr}
 80121a6:	4d06      	ldr	r5, [pc, #24]	@ (80121c0 <_sbrk_r+0x1c>)
 80121a8:	2300      	movs	r3, #0
 80121aa:	4604      	mov	r4, r0
 80121ac:	4608      	mov	r0, r1
 80121ae:	602b      	str	r3, [r5, #0]
 80121b0:	f7f1 fa46 	bl	8003640 <_sbrk>
 80121b4:	1c43      	adds	r3, r0, #1
 80121b6:	d102      	bne.n	80121be <_sbrk_r+0x1a>
 80121b8:	682b      	ldr	r3, [r5, #0]
 80121ba:	b103      	cbz	r3, 80121be <_sbrk_r+0x1a>
 80121bc:	6023      	str	r3, [r4, #0]
 80121be:	bd38      	pop	{r3, r4, r5, pc}
 80121c0:	20005774 	.word	0x20005774

080121c4 <_write_r>:
 80121c4:	b538      	push	{r3, r4, r5, lr}
 80121c6:	4d07      	ldr	r5, [pc, #28]	@ (80121e4 <_write_r+0x20>)
 80121c8:	4604      	mov	r4, r0
 80121ca:	4608      	mov	r0, r1
 80121cc:	4611      	mov	r1, r2
 80121ce:	2200      	movs	r2, #0
 80121d0:	602a      	str	r2, [r5, #0]
 80121d2:	461a      	mov	r2, r3
 80121d4:	f7f1 f9e4 	bl	80035a0 <_write>
 80121d8:	1c43      	adds	r3, r0, #1
 80121da:	d102      	bne.n	80121e2 <_write_r+0x1e>
 80121dc:	682b      	ldr	r3, [r5, #0]
 80121de:	b103      	cbz	r3, 80121e2 <_write_r+0x1e>
 80121e0:	6023      	str	r3, [r4, #0]
 80121e2:	bd38      	pop	{r3, r4, r5, pc}
 80121e4:	20005774 	.word	0x20005774

080121e8 <__errno>:
 80121e8:	4b01      	ldr	r3, [pc, #4]	@ (80121f0 <__errno+0x8>)
 80121ea:	6818      	ldr	r0, [r3, #0]
 80121ec:	4770      	bx	lr
 80121ee:	bf00      	nop
 80121f0:	200001a4 	.word	0x200001a4

080121f4 <__libc_init_array>:
 80121f4:	b570      	push	{r4, r5, r6, lr}
 80121f6:	4d0d      	ldr	r5, [pc, #52]	@ (801222c <__libc_init_array+0x38>)
 80121f8:	4c0d      	ldr	r4, [pc, #52]	@ (8012230 <__libc_init_array+0x3c>)
 80121fa:	1b64      	subs	r4, r4, r5
 80121fc:	10a4      	asrs	r4, r4, #2
 80121fe:	2600      	movs	r6, #0
 8012200:	42a6      	cmp	r6, r4
 8012202:	d109      	bne.n	8012218 <__libc_init_array+0x24>
 8012204:	4d0b      	ldr	r5, [pc, #44]	@ (8012234 <__libc_init_array+0x40>)
 8012206:	4c0c      	ldr	r4, [pc, #48]	@ (8012238 <__libc_init_array+0x44>)
 8012208:	f002 fb86 	bl	8014918 <_init>
 801220c:	1b64      	subs	r4, r4, r5
 801220e:	10a4      	asrs	r4, r4, #2
 8012210:	2600      	movs	r6, #0
 8012212:	42a6      	cmp	r6, r4
 8012214:	d105      	bne.n	8012222 <__libc_init_array+0x2e>
 8012216:	bd70      	pop	{r4, r5, r6, pc}
 8012218:	f855 3b04 	ldr.w	r3, [r5], #4
 801221c:	4798      	blx	r3
 801221e:	3601      	adds	r6, #1
 8012220:	e7ee      	b.n	8012200 <__libc_init_array+0xc>
 8012222:	f855 3b04 	ldr.w	r3, [r5], #4
 8012226:	4798      	blx	r3
 8012228:	3601      	adds	r6, #1
 801222a:	e7f2      	b.n	8012212 <__libc_init_array+0x1e>
 801222c:	08015548 	.word	0x08015548
 8012230:	08015548 	.word	0x08015548
 8012234:	08015548 	.word	0x08015548
 8012238:	0801554c 	.word	0x0801554c

0801223c <__retarget_lock_init_recursive>:
 801223c:	4770      	bx	lr

0801223e <__retarget_lock_acquire_recursive>:
 801223e:	4770      	bx	lr

08012240 <__retarget_lock_release_recursive>:
 8012240:	4770      	bx	lr

08012242 <memcpy>:
 8012242:	440a      	add	r2, r1
 8012244:	4291      	cmp	r1, r2
 8012246:	f100 33ff 	add.w	r3, r0, #4294967295
 801224a:	d100      	bne.n	801224e <memcpy+0xc>
 801224c:	4770      	bx	lr
 801224e:	b510      	push	{r4, lr}
 8012250:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012254:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012258:	4291      	cmp	r1, r2
 801225a:	d1f9      	bne.n	8012250 <memcpy+0xe>
 801225c:	bd10      	pop	{r4, pc}
	...

08012260 <nan>:
 8012260:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8012268 <nan+0x8>
 8012264:	4770      	bx	lr
 8012266:	bf00      	nop
 8012268:	00000000 	.word	0x00000000
 801226c:	7ff80000 	.word	0x7ff80000

08012270 <nanf>:
 8012270:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012278 <nanf+0x8>
 8012274:	4770      	bx	lr
 8012276:	bf00      	nop
 8012278:	7fc00000 	.word	0x7fc00000

0801227c <__assert_func>:
 801227c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801227e:	4614      	mov	r4, r2
 8012280:	461a      	mov	r2, r3
 8012282:	4b09      	ldr	r3, [pc, #36]	@ (80122a8 <__assert_func+0x2c>)
 8012284:	681b      	ldr	r3, [r3, #0]
 8012286:	4605      	mov	r5, r0
 8012288:	68d8      	ldr	r0, [r3, #12]
 801228a:	b14c      	cbz	r4, 80122a0 <__assert_func+0x24>
 801228c:	4b07      	ldr	r3, [pc, #28]	@ (80122ac <__assert_func+0x30>)
 801228e:	9100      	str	r1, [sp, #0]
 8012290:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012294:	4906      	ldr	r1, [pc, #24]	@ (80122b0 <__assert_func+0x34>)
 8012296:	462b      	mov	r3, r5
 8012298:	f002 f9f8 	bl	801468c <fiprintf>
 801229c:	f002 faa6 	bl	80147ec <abort>
 80122a0:	4b04      	ldr	r3, [pc, #16]	@ (80122b4 <__assert_func+0x38>)
 80122a2:	461c      	mov	r4, r3
 80122a4:	e7f3      	b.n	801228e <__assert_func+0x12>
 80122a6:	bf00      	nop
 80122a8:	200001a4 	.word	0x200001a4
 80122ac:	08015174 	.word	0x08015174
 80122b0:	08015181 	.word	0x08015181
 80122b4:	080151af 	.word	0x080151af

080122b8 <quorem>:
 80122b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122bc:	6903      	ldr	r3, [r0, #16]
 80122be:	690c      	ldr	r4, [r1, #16]
 80122c0:	42a3      	cmp	r3, r4
 80122c2:	4607      	mov	r7, r0
 80122c4:	db7e      	blt.n	80123c4 <quorem+0x10c>
 80122c6:	3c01      	subs	r4, #1
 80122c8:	f101 0814 	add.w	r8, r1, #20
 80122cc:	00a3      	lsls	r3, r4, #2
 80122ce:	f100 0514 	add.w	r5, r0, #20
 80122d2:	9300      	str	r3, [sp, #0]
 80122d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80122d8:	9301      	str	r3, [sp, #4]
 80122da:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80122de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80122e2:	3301      	adds	r3, #1
 80122e4:	429a      	cmp	r2, r3
 80122e6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80122ea:	fbb2 f6f3 	udiv	r6, r2, r3
 80122ee:	d32e      	bcc.n	801234e <quorem+0x96>
 80122f0:	f04f 0a00 	mov.w	sl, #0
 80122f4:	46c4      	mov	ip, r8
 80122f6:	46ae      	mov	lr, r5
 80122f8:	46d3      	mov	fp, sl
 80122fa:	f85c 3b04 	ldr.w	r3, [ip], #4
 80122fe:	b298      	uxth	r0, r3
 8012300:	fb06 a000 	mla	r0, r6, r0, sl
 8012304:	0c02      	lsrs	r2, r0, #16
 8012306:	0c1b      	lsrs	r3, r3, #16
 8012308:	fb06 2303 	mla	r3, r6, r3, r2
 801230c:	f8de 2000 	ldr.w	r2, [lr]
 8012310:	b280      	uxth	r0, r0
 8012312:	b292      	uxth	r2, r2
 8012314:	1a12      	subs	r2, r2, r0
 8012316:	445a      	add	r2, fp
 8012318:	f8de 0000 	ldr.w	r0, [lr]
 801231c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012320:	b29b      	uxth	r3, r3
 8012322:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012326:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801232a:	b292      	uxth	r2, r2
 801232c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012330:	45e1      	cmp	r9, ip
 8012332:	f84e 2b04 	str.w	r2, [lr], #4
 8012336:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801233a:	d2de      	bcs.n	80122fa <quorem+0x42>
 801233c:	9b00      	ldr	r3, [sp, #0]
 801233e:	58eb      	ldr	r3, [r5, r3]
 8012340:	b92b      	cbnz	r3, 801234e <quorem+0x96>
 8012342:	9b01      	ldr	r3, [sp, #4]
 8012344:	3b04      	subs	r3, #4
 8012346:	429d      	cmp	r5, r3
 8012348:	461a      	mov	r2, r3
 801234a:	d32f      	bcc.n	80123ac <quorem+0xf4>
 801234c:	613c      	str	r4, [r7, #16]
 801234e:	4638      	mov	r0, r7
 8012350:	f001 fc5c 	bl	8013c0c <__mcmp>
 8012354:	2800      	cmp	r0, #0
 8012356:	db25      	blt.n	80123a4 <quorem+0xec>
 8012358:	4629      	mov	r1, r5
 801235a:	2000      	movs	r0, #0
 801235c:	f858 2b04 	ldr.w	r2, [r8], #4
 8012360:	f8d1 c000 	ldr.w	ip, [r1]
 8012364:	fa1f fe82 	uxth.w	lr, r2
 8012368:	fa1f f38c 	uxth.w	r3, ip
 801236c:	eba3 030e 	sub.w	r3, r3, lr
 8012370:	4403      	add	r3, r0
 8012372:	0c12      	lsrs	r2, r2, #16
 8012374:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012378:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801237c:	b29b      	uxth	r3, r3
 801237e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012382:	45c1      	cmp	r9, r8
 8012384:	f841 3b04 	str.w	r3, [r1], #4
 8012388:	ea4f 4022 	mov.w	r0, r2, asr #16
 801238c:	d2e6      	bcs.n	801235c <quorem+0xa4>
 801238e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012392:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012396:	b922      	cbnz	r2, 80123a2 <quorem+0xea>
 8012398:	3b04      	subs	r3, #4
 801239a:	429d      	cmp	r5, r3
 801239c:	461a      	mov	r2, r3
 801239e:	d30b      	bcc.n	80123b8 <quorem+0x100>
 80123a0:	613c      	str	r4, [r7, #16]
 80123a2:	3601      	adds	r6, #1
 80123a4:	4630      	mov	r0, r6
 80123a6:	b003      	add	sp, #12
 80123a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80123ac:	6812      	ldr	r2, [r2, #0]
 80123ae:	3b04      	subs	r3, #4
 80123b0:	2a00      	cmp	r2, #0
 80123b2:	d1cb      	bne.n	801234c <quorem+0x94>
 80123b4:	3c01      	subs	r4, #1
 80123b6:	e7c6      	b.n	8012346 <quorem+0x8e>
 80123b8:	6812      	ldr	r2, [r2, #0]
 80123ba:	3b04      	subs	r3, #4
 80123bc:	2a00      	cmp	r2, #0
 80123be:	d1ef      	bne.n	80123a0 <quorem+0xe8>
 80123c0:	3c01      	subs	r4, #1
 80123c2:	e7ea      	b.n	801239a <quorem+0xe2>
 80123c4:	2000      	movs	r0, #0
 80123c6:	e7ee      	b.n	80123a6 <quorem+0xee>

080123c8 <_dtoa_r>:
 80123c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80123cc:	69c7      	ldr	r7, [r0, #28]
 80123ce:	b097      	sub	sp, #92	@ 0x5c
 80123d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80123d4:	ec55 4b10 	vmov	r4, r5, d0
 80123d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80123da:	9107      	str	r1, [sp, #28]
 80123dc:	4681      	mov	r9, r0
 80123de:	920c      	str	r2, [sp, #48]	@ 0x30
 80123e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80123e2:	b97f      	cbnz	r7, 8012404 <_dtoa_r+0x3c>
 80123e4:	2010      	movs	r0, #16
 80123e6:	f7fd fe0b 	bl	8010000 <malloc>
 80123ea:	4602      	mov	r2, r0
 80123ec:	f8c9 001c 	str.w	r0, [r9, #28]
 80123f0:	b920      	cbnz	r0, 80123fc <_dtoa_r+0x34>
 80123f2:	4ba9      	ldr	r3, [pc, #676]	@ (8012698 <_dtoa_r+0x2d0>)
 80123f4:	21ef      	movs	r1, #239	@ 0xef
 80123f6:	48a9      	ldr	r0, [pc, #676]	@ (801269c <_dtoa_r+0x2d4>)
 80123f8:	f7ff ff40 	bl	801227c <__assert_func>
 80123fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012400:	6007      	str	r7, [r0, #0]
 8012402:	60c7      	str	r7, [r0, #12]
 8012404:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012408:	6819      	ldr	r1, [r3, #0]
 801240a:	b159      	cbz	r1, 8012424 <_dtoa_r+0x5c>
 801240c:	685a      	ldr	r2, [r3, #4]
 801240e:	604a      	str	r2, [r1, #4]
 8012410:	2301      	movs	r3, #1
 8012412:	4093      	lsls	r3, r2
 8012414:	608b      	str	r3, [r1, #8]
 8012416:	4648      	mov	r0, r9
 8012418:	f001 f97c 	bl	8013714 <_Bfree>
 801241c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012420:	2200      	movs	r2, #0
 8012422:	601a      	str	r2, [r3, #0]
 8012424:	1e2b      	subs	r3, r5, #0
 8012426:	bfb9      	ittee	lt
 8012428:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801242c:	9305      	strlt	r3, [sp, #20]
 801242e:	2300      	movge	r3, #0
 8012430:	6033      	strge	r3, [r6, #0]
 8012432:	9f05      	ldr	r7, [sp, #20]
 8012434:	4b9a      	ldr	r3, [pc, #616]	@ (80126a0 <_dtoa_r+0x2d8>)
 8012436:	bfbc      	itt	lt
 8012438:	2201      	movlt	r2, #1
 801243a:	6032      	strlt	r2, [r6, #0]
 801243c:	43bb      	bics	r3, r7
 801243e:	d112      	bne.n	8012466 <_dtoa_r+0x9e>
 8012440:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012442:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012446:	6013      	str	r3, [r2, #0]
 8012448:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801244c:	4323      	orrs	r3, r4
 801244e:	f000 855a 	beq.w	8012f06 <_dtoa_r+0xb3e>
 8012452:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012454:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80126b4 <_dtoa_r+0x2ec>
 8012458:	2b00      	cmp	r3, #0
 801245a:	f000 855c 	beq.w	8012f16 <_dtoa_r+0xb4e>
 801245e:	f10a 0303 	add.w	r3, sl, #3
 8012462:	f000 bd56 	b.w	8012f12 <_dtoa_r+0xb4a>
 8012466:	ed9d 7b04 	vldr	d7, [sp, #16]
 801246a:	2200      	movs	r2, #0
 801246c:	ec51 0b17 	vmov	r0, r1, d7
 8012470:	2300      	movs	r3, #0
 8012472:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012476:	f7ee fb2f 	bl	8000ad8 <__aeabi_dcmpeq>
 801247a:	4680      	mov	r8, r0
 801247c:	b158      	cbz	r0, 8012496 <_dtoa_r+0xce>
 801247e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012480:	2301      	movs	r3, #1
 8012482:	6013      	str	r3, [r2, #0]
 8012484:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012486:	b113      	cbz	r3, 801248e <_dtoa_r+0xc6>
 8012488:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801248a:	4b86      	ldr	r3, [pc, #536]	@ (80126a4 <_dtoa_r+0x2dc>)
 801248c:	6013      	str	r3, [r2, #0]
 801248e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80126b8 <_dtoa_r+0x2f0>
 8012492:	f000 bd40 	b.w	8012f16 <_dtoa_r+0xb4e>
 8012496:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801249a:	aa14      	add	r2, sp, #80	@ 0x50
 801249c:	a915      	add	r1, sp, #84	@ 0x54
 801249e:	4648      	mov	r0, r9
 80124a0:	f001 fcd4 	bl	8013e4c <__d2b>
 80124a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80124a8:	9002      	str	r0, [sp, #8]
 80124aa:	2e00      	cmp	r6, #0
 80124ac:	d078      	beq.n	80125a0 <_dtoa_r+0x1d8>
 80124ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80124b0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80124b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80124b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80124bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80124c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80124c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80124c8:	4619      	mov	r1, r3
 80124ca:	2200      	movs	r2, #0
 80124cc:	4b76      	ldr	r3, [pc, #472]	@ (80126a8 <_dtoa_r+0x2e0>)
 80124ce:	f7ed fee3 	bl	8000298 <__aeabi_dsub>
 80124d2:	a36b      	add	r3, pc, #428	@ (adr r3, 8012680 <_dtoa_r+0x2b8>)
 80124d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124d8:	f7ee f896 	bl	8000608 <__aeabi_dmul>
 80124dc:	a36a      	add	r3, pc, #424	@ (adr r3, 8012688 <_dtoa_r+0x2c0>)
 80124de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124e2:	f7ed fedb 	bl	800029c <__adddf3>
 80124e6:	4604      	mov	r4, r0
 80124e8:	4630      	mov	r0, r6
 80124ea:	460d      	mov	r5, r1
 80124ec:	f7ee f822 	bl	8000534 <__aeabi_i2d>
 80124f0:	a367      	add	r3, pc, #412	@ (adr r3, 8012690 <_dtoa_r+0x2c8>)
 80124f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124f6:	f7ee f887 	bl	8000608 <__aeabi_dmul>
 80124fa:	4602      	mov	r2, r0
 80124fc:	460b      	mov	r3, r1
 80124fe:	4620      	mov	r0, r4
 8012500:	4629      	mov	r1, r5
 8012502:	f7ed fecb 	bl	800029c <__adddf3>
 8012506:	4604      	mov	r4, r0
 8012508:	460d      	mov	r5, r1
 801250a:	f7ee fb2d 	bl	8000b68 <__aeabi_d2iz>
 801250e:	2200      	movs	r2, #0
 8012510:	4607      	mov	r7, r0
 8012512:	2300      	movs	r3, #0
 8012514:	4620      	mov	r0, r4
 8012516:	4629      	mov	r1, r5
 8012518:	f7ee fae8 	bl	8000aec <__aeabi_dcmplt>
 801251c:	b140      	cbz	r0, 8012530 <_dtoa_r+0x168>
 801251e:	4638      	mov	r0, r7
 8012520:	f7ee f808 	bl	8000534 <__aeabi_i2d>
 8012524:	4622      	mov	r2, r4
 8012526:	462b      	mov	r3, r5
 8012528:	f7ee fad6 	bl	8000ad8 <__aeabi_dcmpeq>
 801252c:	b900      	cbnz	r0, 8012530 <_dtoa_r+0x168>
 801252e:	3f01      	subs	r7, #1
 8012530:	2f16      	cmp	r7, #22
 8012532:	d852      	bhi.n	80125da <_dtoa_r+0x212>
 8012534:	4b5d      	ldr	r3, [pc, #372]	@ (80126ac <_dtoa_r+0x2e4>)
 8012536:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801253a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801253e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012542:	f7ee fad3 	bl	8000aec <__aeabi_dcmplt>
 8012546:	2800      	cmp	r0, #0
 8012548:	d049      	beq.n	80125de <_dtoa_r+0x216>
 801254a:	3f01      	subs	r7, #1
 801254c:	2300      	movs	r3, #0
 801254e:	9310      	str	r3, [sp, #64]	@ 0x40
 8012550:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012552:	1b9b      	subs	r3, r3, r6
 8012554:	1e5a      	subs	r2, r3, #1
 8012556:	bf45      	ittet	mi
 8012558:	f1c3 0301 	rsbmi	r3, r3, #1
 801255c:	9300      	strmi	r3, [sp, #0]
 801255e:	2300      	movpl	r3, #0
 8012560:	2300      	movmi	r3, #0
 8012562:	9206      	str	r2, [sp, #24]
 8012564:	bf54      	ite	pl
 8012566:	9300      	strpl	r3, [sp, #0]
 8012568:	9306      	strmi	r3, [sp, #24]
 801256a:	2f00      	cmp	r7, #0
 801256c:	db39      	blt.n	80125e2 <_dtoa_r+0x21a>
 801256e:	9b06      	ldr	r3, [sp, #24]
 8012570:	970d      	str	r7, [sp, #52]	@ 0x34
 8012572:	443b      	add	r3, r7
 8012574:	9306      	str	r3, [sp, #24]
 8012576:	2300      	movs	r3, #0
 8012578:	9308      	str	r3, [sp, #32]
 801257a:	9b07      	ldr	r3, [sp, #28]
 801257c:	2b09      	cmp	r3, #9
 801257e:	d863      	bhi.n	8012648 <_dtoa_r+0x280>
 8012580:	2b05      	cmp	r3, #5
 8012582:	bfc4      	itt	gt
 8012584:	3b04      	subgt	r3, #4
 8012586:	9307      	strgt	r3, [sp, #28]
 8012588:	9b07      	ldr	r3, [sp, #28]
 801258a:	f1a3 0302 	sub.w	r3, r3, #2
 801258e:	bfcc      	ite	gt
 8012590:	2400      	movgt	r4, #0
 8012592:	2401      	movle	r4, #1
 8012594:	2b03      	cmp	r3, #3
 8012596:	d863      	bhi.n	8012660 <_dtoa_r+0x298>
 8012598:	e8df f003 	tbb	[pc, r3]
 801259c:	2b375452 	.word	0x2b375452
 80125a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80125a4:	441e      	add	r6, r3
 80125a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80125aa:	2b20      	cmp	r3, #32
 80125ac:	bfc1      	itttt	gt
 80125ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80125b2:	409f      	lslgt	r7, r3
 80125b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80125b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80125bc:	bfd6      	itet	le
 80125be:	f1c3 0320 	rsble	r3, r3, #32
 80125c2:	ea47 0003 	orrgt.w	r0, r7, r3
 80125c6:	fa04 f003 	lslle.w	r0, r4, r3
 80125ca:	f7ed ffa3 	bl	8000514 <__aeabi_ui2d>
 80125ce:	2201      	movs	r2, #1
 80125d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80125d4:	3e01      	subs	r6, #1
 80125d6:	9212      	str	r2, [sp, #72]	@ 0x48
 80125d8:	e776      	b.n	80124c8 <_dtoa_r+0x100>
 80125da:	2301      	movs	r3, #1
 80125dc:	e7b7      	b.n	801254e <_dtoa_r+0x186>
 80125de:	9010      	str	r0, [sp, #64]	@ 0x40
 80125e0:	e7b6      	b.n	8012550 <_dtoa_r+0x188>
 80125e2:	9b00      	ldr	r3, [sp, #0]
 80125e4:	1bdb      	subs	r3, r3, r7
 80125e6:	9300      	str	r3, [sp, #0]
 80125e8:	427b      	negs	r3, r7
 80125ea:	9308      	str	r3, [sp, #32]
 80125ec:	2300      	movs	r3, #0
 80125ee:	930d      	str	r3, [sp, #52]	@ 0x34
 80125f0:	e7c3      	b.n	801257a <_dtoa_r+0x1b2>
 80125f2:	2301      	movs	r3, #1
 80125f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80125f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80125f8:	eb07 0b03 	add.w	fp, r7, r3
 80125fc:	f10b 0301 	add.w	r3, fp, #1
 8012600:	2b01      	cmp	r3, #1
 8012602:	9303      	str	r3, [sp, #12]
 8012604:	bfb8      	it	lt
 8012606:	2301      	movlt	r3, #1
 8012608:	e006      	b.n	8012618 <_dtoa_r+0x250>
 801260a:	2301      	movs	r3, #1
 801260c:	9309      	str	r3, [sp, #36]	@ 0x24
 801260e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012610:	2b00      	cmp	r3, #0
 8012612:	dd28      	ble.n	8012666 <_dtoa_r+0x29e>
 8012614:	469b      	mov	fp, r3
 8012616:	9303      	str	r3, [sp, #12]
 8012618:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801261c:	2100      	movs	r1, #0
 801261e:	2204      	movs	r2, #4
 8012620:	f102 0514 	add.w	r5, r2, #20
 8012624:	429d      	cmp	r5, r3
 8012626:	d926      	bls.n	8012676 <_dtoa_r+0x2ae>
 8012628:	6041      	str	r1, [r0, #4]
 801262a:	4648      	mov	r0, r9
 801262c:	f001 f832 	bl	8013694 <_Balloc>
 8012630:	4682      	mov	sl, r0
 8012632:	2800      	cmp	r0, #0
 8012634:	d142      	bne.n	80126bc <_dtoa_r+0x2f4>
 8012636:	4b1e      	ldr	r3, [pc, #120]	@ (80126b0 <_dtoa_r+0x2e8>)
 8012638:	4602      	mov	r2, r0
 801263a:	f240 11af 	movw	r1, #431	@ 0x1af
 801263e:	e6da      	b.n	80123f6 <_dtoa_r+0x2e>
 8012640:	2300      	movs	r3, #0
 8012642:	e7e3      	b.n	801260c <_dtoa_r+0x244>
 8012644:	2300      	movs	r3, #0
 8012646:	e7d5      	b.n	80125f4 <_dtoa_r+0x22c>
 8012648:	2401      	movs	r4, #1
 801264a:	2300      	movs	r3, #0
 801264c:	9307      	str	r3, [sp, #28]
 801264e:	9409      	str	r4, [sp, #36]	@ 0x24
 8012650:	f04f 3bff 	mov.w	fp, #4294967295
 8012654:	2200      	movs	r2, #0
 8012656:	f8cd b00c 	str.w	fp, [sp, #12]
 801265a:	2312      	movs	r3, #18
 801265c:	920c      	str	r2, [sp, #48]	@ 0x30
 801265e:	e7db      	b.n	8012618 <_dtoa_r+0x250>
 8012660:	2301      	movs	r3, #1
 8012662:	9309      	str	r3, [sp, #36]	@ 0x24
 8012664:	e7f4      	b.n	8012650 <_dtoa_r+0x288>
 8012666:	f04f 0b01 	mov.w	fp, #1
 801266a:	f8cd b00c 	str.w	fp, [sp, #12]
 801266e:	465b      	mov	r3, fp
 8012670:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8012674:	e7d0      	b.n	8012618 <_dtoa_r+0x250>
 8012676:	3101      	adds	r1, #1
 8012678:	0052      	lsls	r2, r2, #1
 801267a:	e7d1      	b.n	8012620 <_dtoa_r+0x258>
 801267c:	f3af 8000 	nop.w
 8012680:	636f4361 	.word	0x636f4361
 8012684:	3fd287a7 	.word	0x3fd287a7
 8012688:	8b60c8b3 	.word	0x8b60c8b3
 801268c:	3fc68a28 	.word	0x3fc68a28
 8012690:	509f79fb 	.word	0x509f79fb
 8012694:	3fd34413 	.word	0x3fd34413
 8012698:	080150fb 	.word	0x080150fb
 801269c:	080151bd 	.word	0x080151bd
 80126a0:	7ff00000 	.word	0x7ff00000
 80126a4:	080150d3 	.word	0x080150d3
 80126a8:	3ff80000 	.word	0x3ff80000
 80126ac:	08015478 	.word	0x08015478
 80126b0:	08015215 	.word	0x08015215
 80126b4:	080151b9 	.word	0x080151b9
 80126b8:	080150d2 	.word	0x080150d2
 80126bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80126c0:	6018      	str	r0, [r3, #0]
 80126c2:	9b03      	ldr	r3, [sp, #12]
 80126c4:	2b0e      	cmp	r3, #14
 80126c6:	f200 80a1 	bhi.w	801280c <_dtoa_r+0x444>
 80126ca:	2c00      	cmp	r4, #0
 80126cc:	f000 809e 	beq.w	801280c <_dtoa_r+0x444>
 80126d0:	2f00      	cmp	r7, #0
 80126d2:	dd33      	ble.n	801273c <_dtoa_r+0x374>
 80126d4:	4b9c      	ldr	r3, [pc, #624]	@ (8012948 <_dtoa_r+0x580>)
 80126d6:	f007 020f 	and.w	r2, r7, #15
 80126da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80126de:	ed93 7b00 	vldr	d7, [r3]
 80126e2:	05f8      	lsls	r0, r7, #23
 80126e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80126e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80126ec:	d516      	bpl.n	801271c <_dtoa_r+0x354>
 80126ee:	4b97      	ldr	r3, [pc, #604]	@ (801294c <_dtoa_r+0x584>)
 80126f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80126f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80126f8:	f7ee f8b0 	bl	800085c <__aeabi_ddiv>
 80126fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012700:	f004 040f 	and.w	r4, r4, #15
 8012704:	2603      	movs	r6, #3
 8012706:	4d91      	ldr	r5, [pc, #580]	@ (801294c <_dtoa_r+0x584>)
 8012708:	b954      	cbnz	r4, 8012720 <_dtoa_r+0x358>
 801270a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801270e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012712:	f7ee f8a3 	bl	800085c <__aeabi_ddiv>
 8012716:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801271a:	e028      	b.n	801276e <_dtoa_r+0x3a6>
 801271c:	2602      	movs	r6, #2
 801271e:	e7f2      	b.n	8012706 <_dtoa_r+0x33e>
 8012720:	07e1      	lsls	r1, r4, #31
 8012722:	d508      	bpl.n	8012736 <_dtoa_r+0x36e>
 8012724:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012728:	e9d5 2300 	ldrd	r2, r3, [r5]
 801272c:	f7ed ff6c 	bl	8000608 <__aeabi_dmul>
 8012730:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012734:	3601      	adds	r6, #1
 8012736:	1064      	asrs	r4, r4, #1
 8012738:	3508      	adds	r5, #8
 801273a:	e7e5      	b.n	8012708 <_dtoa_r+0x340>
 801273c:	f000 80af 	beq.w	801289e <_dtoa_r+0x4d6>
 8012740:	427c      	negs	r4, r7
 8012742:	4b81      	ldr	r3, [pc, #516]	@ (8012948 <_dtoa_r+0x580>)
 8012744:	4d81      	ldr	r5, [pc, #516]	@ (801294c <_dtoa_r+0x584>)
 8012746:	f004 020f 	and.w	r2, r4, #15
 801274a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801274e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012752:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012756:	f7ed ff57 	bl	8000608 <__aeabi_dmul>
 801275a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801275e:	1124      	asrs	r4, r4, #4
 8012760:	2300      	movs	r3, #0
 8012762:	2602      	movs	r6, #2
 8012764:	2c00      	cmp	r4, #0
 8012766:	f040 808f 	bne.w	8012888 <_dtoa_r+0x4c0>
 801276a:	2b00      	cmp	r3, #0
 801276c:	d1d3      	bne.n	8012716 <_dtoa_r+0x34e>
 801276e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012770:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012774:	2b00      	cmp	r3, #0
 8012776:	f000 8094 	beq.w	80128a2 <_dtoa_r+0x4da>
 801277a:	4b75      	ldr	r3, [pc, #468]	@ (8012950 <_dtoa_r+0x588>)
 801277c:	2200      	movs	r2, #0
 801277e:	4620      	mov	r0, r4
 8012780:	4629      	mov	r1, r5
 8012782:	f7ee f9b3 	bl	8000aec <__aeabi_dcmplt>
 8012786:	2800      	cmp	r0, #0
 8012788:	f000 808b 	beq.w	80128a2 <_dtoa_r+0x4da>
 801278c:	9b03      	ldr	r3, [sp, #12]
 801278e:	2b00      	cmp	r3, #0
 8012790:	f000 8087 	beq.w	80128a2 <_dtoa_r+0x4da>
 8012794:	f1bb 0f00 	cmp.w	fp, #0
 8012798:	dd34      	ble.n	8012804 <_dtoa_r+0x43c>
 801279a:	4620      	mov	r0, r4
 801279c:	4b6d      	ldr	r3, [pc, #436]	@ (8012954 <_dtoa_r+0x58c>)
 801279e:	2200      	movs	r2, #0
 80127a0:	4629      	mov	r1, r5
 80127a2:	f7ed ff31 	bl	8000608 <__aeabi_dmul>
 80127a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80127aa:	f107 38ff 	add.w	r8, r7, #4294967295
 80127ae:	3601      	adds	r6, #1
 80127b0:	465c      	mov	r4, fp
 80127b2:	4630      	mov	r0, r6
 80127b4:	f7ed febe 	bl	8000534 <__aeabi_i2d>
 80127b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80127bc:	f7ed ff24 	bl	8000608 <__aeabi_dmul>
 80127c0:	4b65      	ldr	r3, [pc, #404]	@ (8012958 <_dtoa_r+0x590>)
 80127c2:	2200      	movs	r2, #0
 80127c4:	f7ed fd6a 	bl	800029c <__adddf3>
 80127c8:	4605      	mov	r5, r0
 80127ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80127ce:	2c00      	cmp	r4, #0
 80127d0:	d16a      	bne.n	80128a8 <_dtoa_r+0x4e0>
 80127d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80127d6:	4b61      	ldr	r3, [pc, #388]	@ (801295c <_dtoa_r+0x594>)
 80127d8:	2200      	movs	r2, #0
 80127da:	f7ed fd5d 	bl	8000298 <__aeabi_dsub>
 80127de:	4602      	mov	r2, r0
 80127e0:	460b      	mov	r3, r1
 80127e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80127e6:	462a      	mov	r2, r5
 80127e8:	4633      	mov	r3, r6
 80127ea:	f7ee f99d 	bl	8000b28 <__aeabi_dcmpgt>
 80127ee:	2800      	cmp	r0, #0
 80127f0:	f040 8298 	bne.w	8012d24 <_dtoa_r+0x95c>
 80127f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80127f8:	462a      	mov	r2, r5
 80127fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80127fe:	f7ee f975 	bl	8000aec <__aeabi_dcmplt>
 8012802:	bb38      	cbnz	r0, 8012854 <_dtoa_r+0x48c>
 8012804:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8012808:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801280c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801280e:	2b00      	cmp	r3, #0
 8012810:	f2c0 8157 	blt.w	8012ac2 <_dtoa_r+0x6fa>
 8012814:	2f0e      	cmp	r7, #14
 8012816:	f300 8154 	bgt.w	8012ac2 <_dtoa_r+0x6fa>
 801281a:	4b4b      	ldr	r3, [pc, #300]	@ (8012948 <_dtoa_r+0x580>)
 801281c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012820:	ed93 7b00 	vldr	d7, [r3]
 8012824:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012826:	2b00      	cmp	r3, #0
 8012828:	ed8d 7b00 	vstr	d7, [sp]
 801282c:	f280 80e5 	bge.w	80129fa <_dtoa_r+0x632>
 8012830:	9b03      	ldr	r3, [sp, #12]
 8012832:	2b00      	cmp	r3, #0
 8012834:	f300 80e1 	bgt.w	80129fa <_dtoa_r+0x632>
 8012838:	d10c      	bne.n	8012854 <_dtoa_r+0x48c>
 801283a:	4b48      	ldr	r3, [pc, #288]	@ (801295c <_dtoa_r+0x594>)
 801283c:	2200      	movs	r2, #0
 801283e:	ec51 0b17 	vmov	r0, r1, d7
 8012842:	f7ed fee1 	bl	8000608 <__aeabi_dmul>
 8012846:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801284a:	f7ee f963 	bl	8000b14 <__aeabi_dcmpge>
 801284e:	2800      	cmp	r0, #0
 8012850:	f000 8266 	beq.w	8012d20 <_dtoa_r+0x958>
 8012854:	2400      	movs	r4, #0
 8012856:	4625      	mov	r5, r4
 8012858:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801285a:	4656      	mov	r6, sl
 801285c:	ea6f 0803 	mvn.w	r8, r3
 8012860:	2700      	movs	r7, #0
 8012862:	4621      	mov	r1, r4
 8012864:	4648      	mov	r0, r9
 8012866:	f000 ff55 	bl	8013714 <_Bfree>
 801286a:	2d00      	cmp	r5, #0
 801286c:	f000 80bd 	beq.w	80129ea <_dtoa_r+0x622>
 8012870:	b12f      	cbz	r7, 801287e <_dtoa_r+0x4b6>
 8012872:	42af      	cmp	r7, r5
 8012874:	d003      	beq.n	801287e <_dtoa_r+0x4b6>
 8012876:	4639      	mov	r1, r7
 8012878:	4648      	mov	r0, r9
 801287a:	f000 ff4b 	bl	8013714 <_Bfree>
 801287e:	4629      	mov	r1, r5
 8012880:	4648      	mov	r0, r9
 8012882:	f000 ff47 	bl	8013714 <_Bfree>
 8012886:	e0b0      	b.n	80129ea <_dtoa_r+0x622>
 8012888:	07e2      	lsls	r2, r4, #31
 801288a:	d505      	bpl.n	8012898 <_dtoa_r+0x4d0>
 801288c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012890:	f7ed feba 	bl	8000608 <__aeabi_dmul>
 8012894:	3601      	adds	r6, #1
 8012896:	2301      	movs	r3, #1
 8012898:	1064      	asrs	r4, r4, #1
 801289a:	3508      	adds	r5, #8
 801289c:	e762      	b.n	8012764 <_dtoa_r+0x39c>
 801289e:	2602      	movs	r6, #2
 80128a0:	e765      	b.n	801276e <_dtoa_r+0x3a6>
 80128a2:	9c03      	ldr	r4, [sp, #12]
 80128a4:	46b8      	mov	r8, r7
 80128a6:	e784      	b.n	80127b2 <_dtoa_r+0x3ea>
 80128a8:	4b27      	ldr	r3, [pc, #156]	@ (8012948 <_dtoa_r+0x580>)
 80128aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80128ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80128b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80128b4:	4454      	add	r4, sl
 80128b6:	2900      	cmp	r1, #0
 80128b8:	d054      	beq.n	8012964 <_dtoa_r+0x59c>
 80128ba:	4929      	ldr	r1, [pc, #164]	@ (8012960 <_dtoa_r+0x598>)
 80128bc:	2000      	movs	r0, #0
 80128be:	f7ed ffcd 	bl	800085c <__aeabi_ddiv>
 80128c2:	4633      	mov	r3, r6
 80128c4:	462a      	mov	r2, r5
 80128c6:	f7ed fce7 	bl	8000298 <__aeabi_dsub>
 80128ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80128ce:	4656      	mov	r6, sl
 80128d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80128d4:	f7ee f948 	bl	8000b68 <__aeabi_d2iz>
 80128d8:	4605      	mov	r5, r0
 80128da:	f7ed fe2b 	bl	8000534 <__aeabi_i2d>
 80128de:	4602      	mov	r2, r0
 80128e0:	460b      	mov	r3, r1
 80128e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80128e6:	f7ed fcd7 	bl	8000298 <__aeabi_dsub>
 80128ea:	3530      	adds	r5, #48	@ 0x30
 80128ec:	4602      	mov	r2, r0
 80128ee:	460b      	mov	r3, r1
 80128f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80128f4:	f806 5b01 	strb.w	r5, [r6], #1
 80128f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80128fc:	f7ee f8f6 	bl	8000aec <__aeabi_dcmplt>
 8012900:	2800      	cmp	r0, #0
 8012902:	d172      	bne.n	80129ea <_dtoa_r+0x622>
 8012904:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012908:	4911      	ldr	r1, [pc, #68]	@ (8012950 <_dtoa_r+0x588>)
 801290a:	2000      	movs	r0, #0
 801290c:	f7ed fcc4 	bl	8000298 <__aeabi_dsub>
 8012910:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012914:	f7ee f8ea 	bl	8000aec <__aeabi_dcmplt>
 8012918:	2800      	cmp	r0, #0
 801291a:	f040 80b4 	bne.w	8012a86 <_dtoa_r+0x6be>
 801291e:	42a6      	cmp	r6, r4
 8012920:	f43f af70 	beq.w	8012804 <_dtoa_r+0x43c>
 8012924:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012928:	4b0a      	ldr	r3, [pc, #40]	@ (8012954 <_dtoa_r+0x58c>)
 801292a:	2200      	movs	r2, #0
 801292c:	f7ed fe6c 	bl	8000608 <__aeabi_dmul>
 8012930:	4b08      	ldr	r3, [pc, #32]	@ (8012954 <_dtoa_r+0x58c>)
 8012932:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012936:	2200      	movs	r2, #0
 8012938:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801293c:	f7ed fe64 	bl	8000608 <__aeabi_dmul>
 8012940:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012944:	e7c4      	b.n	80128d0 <_dtoa_r+0x508>
 8012946:	bf00      	nop
 8012948:	08015478 	.word	0x08015478
 801294c:	08015450 	.word	0x08015450
 8012950:	3ff00000 	.word	0x3ff00000
 8012954:	40240000 	.word	0x40240000
 8012958:	401c0000 	.word	0x401c0000
 801295c:	40140000 	.word	0x40140000
 8012960:	3fe00000 	.word	0x3fe00000
 8012964:	4631      	mov	r1, r6
 8012966:	4628      	mov	r0, r5
 8012968:	f7ed fe4e 	bl	8000608 <__aeabi_dmul>
 801296c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012970:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012972:	4656      	mov	r6, sl
 8012974:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012978:	f7ee f8f6 	bl	8000b68 <__aeabi_d2iz>
 801297c:	4605      	mov	r5, r0
 801297e:	f7ed fdd9 	bl	8000534 <__aeabi_i2d>
 8012982:	4602      	mov	r2, r0
 8012984:	460b      	mov	r3, r1
 8012986:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801298a:	f7ed fc85 	bl	8000298 <__aeabi_dsub>
 801298e:	3530      	adds	r5, #48	@ 0x30
 8012990:	f806 5b01 	strb.w	r5, [r6], #1
 8012994:	4602      	mov	r2, r0
 8012996:	460b      	mov	r3, r1
 8012998:	42a6      	cmp	r6, r4
 801299a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801299e:	f04f 0200 	mov.w	r2, #0
 80129a2:	d124      	bne.n	80129ee <_dtoa_r+0x626>
 80129a4:	4baf      	ldr	r3, [pc, #700]	@ (8012c64 <_dtoa_r+0x89c>)
 80129a6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80129aa:	f7ed fc77 	bl	800029c <__adddf3>
 80129ae:	4602      	mov	r2, r0
 80129b0:	460b      	mov	r3, r1
 80129b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80129b6:	f7ee f8b7 	bl	8000b28 <__aeabi_dcmpgt>
 80129ba:	2800      	cmp	r0, #0
 80129bc:	d163      	bne.n	8012a86 <_dtoa_r+0x6be>
 80129be:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80129c2:	49a8      	ldr	r1, [pc, #672]	@ (8012c64 <_dtoa_r+0x89c>)
 80129c4:	2000      	movs	r0, #0
 80129c6:	f7ed fc67 	bl	8000298 <__aeabi_dsub>
 80129ca:	4602      	mov	r2, r0
 80129cc:	460b      	mov	r3, r1
 80129ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80129d2:	f7ee f88b 	bl	8000aec <__aeabi_dcmplt>
 80129d6:	2800      	cmp	r0, #0
 80129d8:	f43f af14 	beq.w	8012804 <_dtoa_r+0x43c>
 80129dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80129de:	1e73      	subs	r3, r6, #1
 80129e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80129e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80129e6:	2b30      	cmp	r3, #48	@ 0x30
 80129e8:	d0f8      	beq.n	80129dc <_dtoa_r+0x614>
 80129ea:	4647      	mov	r7, r8
 80129ec:	e03b      	b.n	8012a66 <_dtoa_r+0x69e>
 80129ee:	4b9e      	ldr	r3, [pc, #632]	@ (8012c68 <_dtoa_r+0x8a0>)
 80129f0:	f7ed fe0a 	bl	8000608 <__aeabi_dmul>
 80129f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80129f8:	e7bc      	b.n	8012974 <_dtoa_r+0x5ac>
 80129fa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80129fe:	4656      	mov	r6, sl
 8012a00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012a04:	4620      	mov	r0, r4
 8012a06:	4629      	mov	r1, r5
 8012a08:	f7ed ff28 	bl	800085c <__aeabi_ddiv>
 8012a0c:	f7ee f8ac 	bl	8000b68 <__aeabi_d2iz>
 8012a10:	4680      	mov	r8, r0
 8012a12:	f7ed fd8f 	bl	8000534 <__aeabi_i2d>
 8012a16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012a1a:	f7ed fdf5 	bl	8000608 <__aeabi_dmul>
 8012a1e:	4602      	mov	r2, r0
 8012a20:	460b      	mov	r3, r1
 8012a22:	4620      	mov	r0, r4
 8012a24:	4629      	mov	r1, r5
 8012a26:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012a2a:	f7ed fc35 	bl	8000298 <__aeabi_dsub>
 8012a2e:	f806 4b01 	strb.w	r4, [r6], #1
 8012a32:	9d03      	ldr	r5, [sp, #12]
 8012a34:	eba6 040a 	sub.w	r4, r6, sl
 8012a38:	42a5      	cmp	r5, r4
 8012a3a:	4602      	mov	r2, r0
 8012a3c:	460b      	mov	r3, r1
 8012a3e:	d133      	bne.n	8012aa8 <_dtoa_r+0x6e0>
 8012a40:	f7ed fc2c 	bl	800029c <__adddf3>
 8012a44:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012a48:	4604      	mov	r4, r0
 8012a4a:	460d      	mov	r5, r1
 8012a4c:	f7ee f86c 	bl	8000b28 <__aeabi_dcmpgt>
 8012a50:	b9c0      	cbnz	r0, 8012a84 <_dtoa_r+0x6bc>
 8012a52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012a56:	4620      	mov	r0, r4
 8012a58:	4629      	mov	r1, r5
 8012a5a:	f7ee f83d 	bl	8000ad8 <__aeabi_dcmpeq>
 8012a5e:	b110      	cbz	r0, 8012a66 <_dtoa_r+0x69e>
 8012a60:	f018 0f01 	tst.w	r8, #1
 8012a64:	d10e      	bne.n	8012a84 <_dtoa_r+0x6bc>
 8012a66:	9902      	ldr	r1, [sp, #8]
 8012a68:	4648      	mov	r0, r9
 8012a6a:	f000 fe53 	bl	8013714 <_Bfree>
 8012a6e:	2300      	movs	r3, #0
 8012a70:	7033      	strb	r3, [r6, #0]
 8012a72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012a74:	3701      	adds	r7, #1
 8012a76:	601f      	str	r7, [r3, #0]
 8012a78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012a7a:	2b00      	cmp	r3, #0
 8012a7c:	f000 824b 	beq.w	8012f16 <_dtoa_r+0xb4e>
 8012a80:	601e      	str	r6, [r3, #0]
 8012a82:	e248      	b.n	8012f16 <_dtoa_r+0xb4e>
 8012a84:	46b8      	mov	r8, r7
 8012a86:	4633      	mov	r3, r6
 8012a88:	461e      	mov	r6, r3
 8012a8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012a8e:	2a39      	cmp	r2, #57	@ 0x39
 8012a90:	d106      	bne.n	8012aa0 <_dtoa_r+0x6d8>
 8012a92:	459a      	cmp	sl, r3
 8012a94:	d1f8      	bne.n	8012a88 <_dtoa_r+0x6c0>
 8012a96:	2230      	movs	r2, #48	@ 0x30
 8012a98:	f108 0801 	add.w	r8, r8, #1
 8012a9c:	f88a 2000 	strb.w	r2, [sl]
 8012aa0:	781a      	ldrb	r2, [r3, #0]
 8012aa2:	3201      	adds	r2, #1
 8012aa4:	701a      	strb	r2, [r3, #0]
 8012aa6:	e7a0      	b.n	80129ea <_dtoa_r+0x622>
 8012aa8:	4b6f      	ldr	r3, [pc, #444]	@ (8012c68 <_dtoa_r+0x8a0>)
 8012aaa:	2200      	movs	r2, #0
 8012aac:	f7ed fdac 	bl	8000608 <__aeabi_dmul>
 8012ab0:	2200      	movs	r2, #0
 8012ab2:	2300      	movs	r3, #0
 8012ab4:	4604      	mov	r4, r0
 8012ab6:	460d      	mov	r5, r1
 8012ab8:	f7ee f80e 	bl	8000ad8 <__aeabi_dcmpeq>
 8012abc:	2800      	cmp	r0, #0
 8012abe:	d09f      	beq.n	8012a00 <_dtoa_r+0x638>
 8012ac0:	e7d1      	b.n	8012a66 <_dtoa_r+0x69e>
 8012ac2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012ac4:	2a00      	cmp	r2, #0
 8012ac6:	f000 80ea 	beq.w	8012c9e <_dtoa_r+0x8d6>
 8012aca:	9a07      	ldr	r2, [sp, #28]
 8012acc:	2a01      	cmp	r2, #1
 8012ace:	f300 80cd 	bgt.w	8012c6c <_dtoa_r+0x8a4>
 8012ad2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012ad4:	2a00      	cmp	r2, #0
 8012ad6:	f000 80c1 	beq.w	8012c5c <_dtoa_r+0x894>
 8012ada:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012ade:	9c08      	ldr	r4, [sp, #32]
 8012ae0:	9e00      	ldr	r6, [sp, #0]
 8012ae2:	9a00      	ldr	r2, [sp, #0]
 8012ae4:	441a      	add	r2, r3
 8012ae6:	9200      	str	r2, [sp, #0]
 8012ae8:	9a06      	ldr	r2, [sp, #24]
 8012aea:	2101      	movs	r1, #1
 8012aec:	441a      	add	r2, r3
 8012aee:	4648      	mov	r0, r9
 8012af0:	9206      	str	r2, [sp, #24]
 8012af2:	f000 ff0d 	bl	8013910 <__i2b>
 8012af6:	4605      	mov	r5, r0
 8012af8:	b166      	cbz	r6, 8012b14 <_dtoa_r+0x74c>
 8012afa:	9b06      	ldr	r3, [sp, #24]
 8012afc:	2b00      	cmp	r3, #0
 8012afe:	dd09      	ble.n	8012b14 <_dtoa_r+0x74c>
 8012b00:	42b3      	cmp	r3, r6
 8012b02:	9a00      	ldr	r2, [sp, #0]
 8012b04:	bfa8      	it	ge
 8012b06:	4633      	movge	r3, r6
 8012b08:	1ad2      	subs	r2, r2, r3
 8012b0a:	9200      	str	r2, [sp, #0]
 8012b0c:	9a06      	ldr	r2, [sp, #24]
 8012b0e:	1af6      	subs	r6, r6, r3
 8012b10:	1ad3      	subs	r3, r2, r3
 8012b12:	9306      	str	r3, [sp, #24]
 8012b14:	9b08      	ldr	r3, [sp, #32]
 8012b16:	b30b      	cbz	r3, 8012b5c <_dtoa_r+0x794>
 8012b18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	f000 80c6 	beq.w	8012cac <_dtoa_r+0x8e4>
 8012b20:	2c00      	cmp	r4, #0
 8012b22:	f000 80c0 	beq.w	8012ca6 <_dtoa_r+0x8de>
 8012b26:	4629      	mov	r1, r5
 8012b28:	4622      	mov	r2, r4
 8012b2a:	4648      	mov	r0, r9
 8012b2c:	f000 ffa8 	bl	8013a80 <__pow5mult>
 8012b30:	9a02      	ldr	r2, [sp, #8]
 8012b32:	4601      	mov	r1, r0
 8012b34:	4605      	mov	r5, r0
 8012b36:	4648      	mov	r0, r9
 8012b38:	f000 ff00 	bl	801393c <__multiply>
 8012b3c:	9902      	ldr	r1, [sp, #8]
 8012b3e:	4680      	mov	r8, r0
 8012b40:	4648      	mov	r0, r9
 8012b42:	f000 fde7 	bl	8013714 <_Bfree>
 8012b46:	9b08      	ldr	r3, [sp, #32]
 8012b48:	1b1b      	subs	r3, r3, r4
 8012b4a:	9308      	str	r3, [sp, #32]
 8012b4c:	f000 80b1 	beq.w	8012cb2 <_dtoa_r+0x8ea>
 8012b50:	9a08      	ldr	r2, [sp, #32]
 8012b52:	4641      	mov	r1, r8
 8012b54:	4648      	mov	r0, r9
 8012b56:	f000 ff93 	bl	8013a80 <__pow5mult>
 8012b5a:	9002      	str	r0, [sp, #8]
 8012b5c:	2101      	movs	r1, #1
 8012b5e:	4648      	mov	r0, r9
 8012b60:	f000 fed6 	bl	8013910 <__i2b>
 8012b64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012b66:	4604      	mov	r4, r0
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	f000 81d8 	beq.w	8012f1e <_dtoa_r+0xb56>
 8012b6e:	461a      	mov	r2, r3
 8012b70:	4601      	mov	r1, r0
 8012b72:	4648      	mov	r0, r9
 8012b74:	f000 ff84 	bl	8013a80 <__pow5mult>
 8012b78:	9b07      	ldr	r3, [sp, #28]
 8012b7a:	2b01      	cmp	r3, #1
 8012b7c:	4604      	mov	r4, r0
 8012b7e:	f300 809f 	bgt.w	8012cc0 <_dtoa_r+0x8f8>
 8012b82:	9b04      	ldr	r3, [sp, #16]
 8012b84:	2b00      	cmp	r3, #0
 8012b86:	f040 8097 	bne.w	8012cb8 <_dtoa_r+0x8f0>
 8012b8a:	9b05      	ldr	r3, [sp, #20]
 8012b8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012b90:	2b00      	cmp	r3, #0
 8012b92:	f040 8093 	bne.w	8012cbc <_dtoa_r+0x8f4>
 8012b96:	9b05      	ldr	r3, [sp, #20]
 8012b98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012b9c:	0d1b      	lsrs	r3, r3, #20
 8012b9e:	051b      	lsls	r3, r3, #20
 8012ba0:	b133      	cbz	r3, 8012bb0 <_dtoa_r+0x7e8>
 8012ba2:	9b00      	ldr	r3, [sp, #0]
 8012ba4:	3301      	adds	r3, #1
 8012ba6:	9300      	str	r3, [sp, #0]
 8012ba8:	9b06      	ldr	r3, [sp, #24]
 8012baa:	3301      	adds	r3, #1
 8012bac:	9306      	str	r3, [sp, #24]
 8012bae:	2301      	movs	r3, #1
 8012bb0:	9308      	str	r3, [sp, #32]
 8012bb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	f000 81b8 	beq.w	8012f2a <_dtoa_r+0xb62>
 8012bba:	6923      	ldr	r3, [r4, #16]
 8012bbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012bc0:	6918      	ldr	r0, [r3, #16]
 8012bc2:	f000 fe59 	bl	8013878 <__hi0bits>
 8012bc6:	f1c0 0020 	rsb	r0, r0, #32
 8012bca:	9b06      	ldr	r3, [sp, #24]
 8012bcc:	4418      	add	r0, r3
 8012bce:	f010 001f 	ands.w	r0, r0, #31
 8012bd2:	f000 8082 	beq.w	8012cda <_dtoa_r+0x912>
 8012bd6:	f1c0 0320 	rsb	r3, r0, #32
 8012bda:	2b04      	cmp	r3, #4
 8012bdc:	dd73      	ble.n	8012cc6 <_dtoa_r+0x8fe>
 8012bde:	9b00      	ldr	r3, [sp, #0]
 8012be0:	f1c0 001c 	rsb	r0, r0, #28
 8012be4:	4403      	add	r3, r0
 8012be6:	9300      	str	r3, [sp, #0]
 8012be8:	9b06      	ldr	r3, [sp, #24]
 8012bea:	4403      	add	r3, r0
 8012bec:	4406      	add	r6, r0
 8012bee:	9306      	str	r3, [sp, #24]
 8012bf0:	9b00      	ldr	r3, [sp, #0]
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	dd05      	ble.n	8012c02 <_dtoa_r+0x83a>
 8012bf6:	9902      	ldr	r1, [sp, #8]
 8012bf8:	461a      	mov	r2, r3
 8012bfa:	4648      	mov	r0, r9
 8012bfc:	f000 ff9a 	bl	8013b34 <__lshift>
 8012c00:	9002      	str	r0, [sp, #8]
 8012c02:	9b06      	ldr	r3, [sp, #24]
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	dd05      	ble.n	8012c14 <_dtoa_r+0x84c>
 8012c08:	4621      	mov	r1, r4
 8012c0a:	461a      	mov	r2, r3
 8012c0c:	4648      	mov	r0, r9
 8012c0e:	f000 ff91 	bl	8013b34 <__lshift>
 8012c12:	4604      	mov	r4, r0
 8012c14:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012c16:	2b00      	cmp	r3, #0
 8012c18:	d061      	beq.n	8012cde <_dtoa_r+0x916>
 8012c1a:	9802      	ldr	r0, [sp, #8]
 8012c1c:	4621      	mov	r1, r4
 8012c1e:	f000 fff5 	bl	8013c0c <__mcmp>
 8012c22:	2800      	cmp	r0, #0
 8012c24:	da5b      	bge.n	8012cde <_dtoa_r+0x916>
 8012c26:	2300      	movs	r3, #0
 8012c28:	9902      	ldr	r1, [sp, #8]
 8012c2a:	220a      	movs	r2, #10
 8012c2c:	4648      	mov	r0, r9
 8012c2e:	f000 fd93 	bl	8013758 <__multadd>
 8012c32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c34:	9002      	str	r0, [sp, #8]
 8012c36:	f107 38ff 	add.w	r8, r7, #4294967295
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	f000 8177 	beq.w	8012f2e <_dtoa_r+0xb66>
 8012c40:	4629      	mov	r1, r5
 8012c42:	2300      	movs	r3, #0
 8012c44:	220a      	movs	r2, #10
 8012c46:	4648      	mov	r0, r9
 8012c48:	f000 fd86 	bl	8013758 <__multadd>
 8012c4c:	f1bb 0f00 	cmp.w	fp, #0
 8012c50:	4605      	mov	r5, r0
 8012c52:	dc6f      	bgt.n	8012d34 <_dtoa_r+0x96c>
 8012c54:	9b07      	ldr	r3, [sp, #28]
 8012c56:	2b02      	cmp	r3, #2
 8012c58:	dc49      	bgt.n	8012cee <_dtoa_r+0x926>
 8012c5a:	e06b      	b.n	8012d34 <_dtoa_r+0x96c>
 8012c5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012c5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8012c62:	e73c      	b.n	8012ade <_dtoa_r+0x716>
 8012c64:	3fe00000 	.word	0x3fe00000
 8012c68:	40240000 	.word	0x40240000
 8012c6c:	9b03      	ldr	r3, [sp, #12]
 8012c6e:	1e5c      	subs	r4, r3, #1
 8012c70:	9b08      	ldr	r3, [sp, #32]
 8012c72:	42a3      	cmp	r3, r4
 8012c74:	db09      	blt.n	8012c8a <_dtoa_r+0x8c2>
 8012c76:	1b1c      	subs	r4, r3, r4
 8012c78:	9b03      	ldr	r3, [sp, #12]
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	f6bf af30 	bge.w	8012ae0 <_dtoa_r+0x718>
 8012c80:	9b00      	ldr	r3, [sp, #0]
 8012c82:	9a03      	ldr	r2, [sp, #12]
 8012c84:	1a9e      	subs	r6, r3, r2
 8012c86:	2300      	movs	r3, #0
 8012c88:	e72b      	b.n	8012ae2 <_dtoa_r+0x71a>
 8012c8a:	9b08      	ldr	r3, [sp, #32]
 8012c8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012c8e:	9408      	str	r4, [sp, #32]
 8012c90:	1ae3      	subs	r3, r4, r3
 8012c92:	441a      	add	r2, r3
 8012c94:	9e00      	ldr	r6, [sp, #0]
 8012c96:	9b03      	ldr	r3, [sp, #12]
 8012c98:	920d      	str	r2, [sp, #52]	@ 0x34
 8012c9a:	2400      	movs	r4, #0
 8012c9c:	e721      	b.n	8012ae2 <_dtoa_r+0x71a>
 8012c9e:	9c08      	ldr	r4, [sp, #32]
 8012ca0:	9e00      	ldr	r6, [sp, #0]
 8012ca2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8012ca4:	e728      	b.n	8012af8 <_dtoa_r+0x730>
 8012ca6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8012caa:	e751      	b.n	8012b50 <_dtoa_r+0x788>
 8012cac:	9a08      	ldr	r2, [sp, #32]
 8012cae:	9902      	ldr	r1, [sp, #8]
 8012cb0:	e750      	b.n	8012b54 <_dtoa_r+0x78c>
 8012cb2:	f8cd 8008 	str.w	r8, [sp, #8]
 8012cb6:	e751      	b.n	8012b5c <_dtoa_r+0x794>
 8012cb8:	2300      	movs	r3, #0
 8012cba:	e779      	b.n	8012bb0 <_dtoa_r+0x7e8>
 8012cbc:	9b04      	ldr	r3, [sp, #16]
 8012cbe:	e777      	b.n	8012bb0 <_dtoa_r+0x7e8>
 8012cc0:	2300      	movs	r3, #0
 8012cc2:	9308      	str	r3, [sp, #32]
 8012cc4:	e779      	b.n	8012bba <_dtoa_r+0x7f2>
 8012cc6:	d093      	beq.n	8012bf0 <_dtoa_r+0x828>
 8012cc8:	9a00      	ldr	r2, [sp, #0]
 8012cca:	331c      	adds	r3, #28
 8012ccc:	441a      	add	r2, r3
 8012cce:	9200      	str	r2, [sp, #0]
 8012cd0:	9a06      	ldr	r2, [sp, #24]
 8012cd2:	441a      	add	r2, r3
 8012cd4:	441e      	add	r6, r3
 8012cd6:	9206      	str	r2, [sp, #24]
 8012cd8:	e78a      	b.n	8012bf0 <_dtoa_r+0x828>
 8012cda:	4603      	mov	r3, r0
 8012cdc:	e7f4      	b.n	8012cc8 <_dtoa_r+0x900>
 8012cde:	9b03      	ldr	r3, [sp, #12]
 8012ce0:	2b00      	cmp	r3, #0
 8012ce2:	46b8      	mov	r8, r7
 8012ce4:	dc20      	bgt.n	8012d28 <_dtoa_r+0x960>
 8012ce6:	469b      	mov	fp, r3
 8012ce8:	9b07      	ldr	r3, [sp, #28]
 8012cea:	2b02      	cmp	r3, #2
 8012cec:	dd1e      	ble.n	8012d2c <_dtoa_r+0x964>
 8012cee:	f1bb 0f00 	cmp.w	fp, #0
 8012cf2:	f47f adb1 	bne.w	8012858 <_dtoa_r+0x490>
 8012cf6:	4621      	mov	r1, r4
 8012cf8:	465b      	mov	r3, fp
 8012cfa:	2205      	movs	r2, #5
 8012cfc:	4648      	mov	r0, r9
 8012cfe:	f000 fd2b 	bl	8013758 <__multadd>
 8012d02:	4601      	mov	r1, r0
 8012d04:	4604      	mov	r4, r0
 8012d06:	9802      	ldr	r0, [sp, #8]
 8012d08:	f000 ff80 	bl	8013c0c <__mcmp>
 8012d0c:	2800      	cmp	r0, #0
 8012d0e:	f77f ada3 	ble.w	8012858 <_dtoa_r+0x490>
 8012d12:	4656      	mov	r6, sl
 8012d14:	2331      	movs	r3, #49	@ 0x31
 8012d16:	f806 3b01 	strb.w	r3, [r6], #1
 8012d1a:	f108 0801 	add.w	r8, r8, #1
 8012d1e:	e59f      	b.n	8012860 <_dtoa_r+0x498>
 8012d20:	9c03      	ldr	r4, [sp, #12]
 8012d22:	46b8      	mov	r8, r7
 8012d24:	4625      	mov	r5, r4
 8012d26:	e7f4      	b.n	8012d12 <_dtoa_r+0x94a>
 8012d28:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012d2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	f000 8101 	beq.w	8012f36 <_dtoa_r+0xb6e>
 8012d34:	2e00      	cmp	r6, #0
 8012d36:	dd05      	ble.n	8012d44 <_dtoa_r+0x97c>
 8012d38:	4629      	mov	r1, r5
 8012d3a:	4632      	mov	r2, r6
 8012d3c:	4648      	mov	r0, r9
 8012d3e:	f000 fef9 	bl	8013b34 <__lshift>
 8012d42:	4605      	mov	r5, r0
 8012d44:	9b08      	ldr	r3, [sp, #32]
 8012d46:	2b00      	cmp	r3, #0
 8012d48:	d05c      	beq.n	8012e04 <_dtoa_r+0xa3c>
 8012d4a:	6869      	ldr	r1, [r5, #4]
 8012d4c:	4648      	mov	r0, r9
 8012d4e:	f000 fca1 	bl	8013694 <_Balloc>
 8012d52:	4606      	mov	r6, r0
 8012d54:	b928      	cbnz	r0, 8012d62 <_dtoa_r+0x99a>
 8012d56:	4b82      	ldr	r3, [pc, #520]	@ (8012f60 <_dtoa_r+0xb98>)
 8012d58:	4602      	mov	r2, r0
 8012d5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012d5e:	f7ff bb4a 	b.w	80123f6 <_dtoa_r+0x2e>
 8012d62:	692a      	ldr	r2, [r5, #16]
 8012d64:	3202      	adds	r2, #2
 8012d66:	0092      	lsls	r2, r2, #2
 8012d68:	f105 010c 	add.w	r1, r5, #12
 8012d6c:	300c      	adds	r0, #12
 8012d6e:	f7ff fa68 	bl	8012242 <memcpy>
 8012d72:	2201      	movs	r2, #1
 8012d74:	4631      	mov	r1, r6
 8012d76:	4648      	mov	r0, r9
 8012d78:	f000 fedc 	bl	8013b34 <__lshift>
 8012d7c:	f10a 0301 	add.w	r3, sl, #1
 8012d80:	9300      	str	r3, [sp, #0]
 8012d82:	eb0a 030b 	add.w	r3, sl, fp
 8012d86:	9308      	str	r3, [sp, #32]
 8012d88:	9b04      	ldr	r3, [sp, #16]
 8012d8a:	f003 0301 	and.w	r3, r3, #1
 8012d8e:	462f      	mov	r7, r5
 8012d90:	9306      	str	r3, [sp, #24]
 8012d92:	4605      	mov	r5, r0
 8012d94:	9b00      	ldr	r3, [sp, #0]
 8012d96:	9802      	ldr	r0, [sp, #8]
 8012d98:	4621      	mov	r1, r4
 8012d9a:	f103 3bff 	add.w	fp, r3, #4294967295
 8012d9e:	f7ff fa8b 	bl	80122b8 <quorem>
 8012da2:	4603      	mov	r3, r0
 8012da4:	3330      	adds	r3, #48	@ 0x30
 8012da6:	9003      	str	r0, [sp, #12]
 8012da8:	4639      	mov	r1, r7
 8012daa:	9802      	ldr	r0, [sp, #8]
 8012dac:	9309      	str	r3, [sp, #36]	@ 0x24
 8012dae:	f000 ff2d 	bl	8013c0c <__mcmp>
 8012db2:	462a      	mov	r2, r5
 8012db4:	9004      	str	r0, [sp, #16]
 8012db6:	4621      	mov	r1, r4
 8012db8:	4648      	mov	r0, r9
 8012dba:	f000 ff43 	bl	8013c44 <__mdiff>
 8012dbe:	68c2      	ldr	r2, [r0, #12]
 8012dc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012dc2:	4606      	mov	r6, r0
 8012dc4:	bb02      	cbnz	r2, 8012e08 <_dtoa_r+0xa40>
 8012dc6:	4601      	mov	r1, r0
 8012dc8:	9802      	ldr	r0, [sp, #8]
 8012dca:	f000 ff1f 	bl	8013c0c <__mcmp>
 8012dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012dd0:	4602      	mov	r2, r0
 8012dd2:	4631      	mov	r1, r6
 8012dd4:	4648      	mov	r0, r9
 8012dd6:	920c      	str	r2, [sp, #48]	@ 0x30
 8012dd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8012dda:	f000 fc9b 	bl	8013714 <_Bfree>
 8012dde:	9b07      	ldr	r3, [sp, #28]
 8012de0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012de2:	9e00      	ldr	r6, [sp, #0]
 8012de4:	ea42 0103 	orr.w	r1, r2, r3
 8012de8:	9b06      	ldr	r3, [sp, #24]
 8012dea:	4319      	orrs	r1, r3
 8012dec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012dee:	d10d      	bne.n	8012e0c <_dtoa_r+0xa44>
 8012df0:	2b39      	cmp	r3, #57	@ 0x39
 8012df2:	d027      	beq.n	8012e44 <_dtoa_r+0xa7c>
 8012df4:	9a04      	ldr	r2, [sp, #16]
 8012df6:	2a00      	cmp	r2, #0
 8012df8:	dd01      	ble.n	8012dfe <_dtoa_r+0xa36>
 8012dfa:	9b03      	ldr	r3, [sp, #12]
 8012dfc:	3331      	adds	r3, #49	@ 0x31
 8012dfe:	f88b 3000 	strb.w	r3, [fp]
 8012e02:	e52e      	b.n	8012862 <_dtoa_r+0x49a>
 8012e04:	4628      	mov	r0, r5
 8012e06:	e7b9      	b.n	8012d7c <_dtoa_r+0x9b4>
 8012e08:	2201      	movs	r2, #1
 8012e0a:	e7e2      	b.n	8012dd2 <_dtoa_r+0xa0a>
 8012e0c:	9904      	ldr	r1, [sp, #16]
 8012e0e:	2900      	cmp	r1, #0
 8012e10:	db04      	blt.n	8012e1c <_dtoa_r+0xa54>
 8012e12:	9807      	ldr	r0, [sp, #28]
 8012e14:	4301      	orrs	r1, r0
 8012e16:	9806      	ldr	r0, [sp, #24]
 8012e18:	4301      	orrs	r1, r0
 8012e1a:	d120      	bne.n	8012e5e <_dtoa_r+0xa96>
 8012e1c:	2a00      	cmp	r2, #0
 8012e1e:	ddee      	ble.n	8012dfe <_dtoa_r+0xa36>
 8012e20:	9902      	ldr	r1, [sp, #8]
 8012e22:	9300      	str	r3, [sp, #0]
 8012e24:	2201      	movs	r2, #1
 8012e26:	4648      	mov	r0, r9
 8012e28:	f000 fe84 	bl	8013b34 <__lshift>
 8012e2c:	4621      	mov	r1, r4
 8012e2e:	9002      	str	r0, [sp, #8]
 8012e30:	f000 feec 	bl	8013c0c <__mcmp>
 8012e34:	2800      	cmp	r0, #0
 8012e36:	9b00      	ldr	r3, [sp, #0]
 8012e38:	dc02      	bgt.n	8012e40 <_dtoa_r+0xa78>
 8012e3a:	d1e0      	bne.n	8012dfe <_dtoa_r+0xa36>
 8012e3c:	07da      	lsls	r2, r3, #31
 8012e3e:	d5de      	bpl.n	8012dfe <_dtoa_r+0xa36>
 8012e40:	2b39      	cmp	r3, #57	@ 0x39
 8012e42:	d1da      	bne.n	8012dfa <_dtoa_r+0xa32>
 8012e44:	2339      	movs	r3, #57	@ 0x39
 8012e46:	f88b 3000 	strb.w	r3, [fp]
 8012e4a:	4633      	mov	r3, r6
 8012e4c:	461e      	mov	r6, r3
 8012e4e:	3b01      	subs	r3, #1
 8012e50:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012e54:	2a39      	cmp	r2, #57	@ 0x39
 8012e56:	d04e      	beq.n	8012ef6 <_dtoa_r+0xb2e>
 8012e58:	3201      	adds	r2, #1
 8012e5a:	701a      	strb	r2, [r3, #0]
 8012e5c:	e501      	b.n	8012862 <_dtoa_r+0x49a>
 8012e5e:	2a00      	cmp	r2, #0
 8012e60:	dd03      	ble.n	8012e6a <_dtoa_r+0xaa2>
 8012e62:	2b39      	cmp	r3, #57	@ 0x39
 8012e64:	d0ee      	beq.n	8012e44 <_dtoa_r+0xa7c>
 8012e66:	3301      	adds	r3, #1
 8012e68:	e7c9      	b.n	8012dfe <_dtoa_r+0xa36>
 8012e6a:	9a00      	ldr	r2, [sp, #0]
 8012e6c:	9908      	ldr	r1, [sp, #32]
 8012e6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012e72:	428a      	cmp	r2, r1
 8012e74:	d028      	beq.n	8012ec8 <_dtoa_r+0xb00>
 8012e76:	9902      	ldr	r1, [sp, #8]
 8012e78:	2300      	movs	r3, #0
 8012e7a:	220a      	movs	r2, #10
 8012e7c:	4648      	mov	r0, r9
 8012e7e:	f000 fc6b 	bl	8013758 <__multadd>
 8012e82:	42af      	cmp	r7, r5
 8012e84:	9002      	str	r0, [sp, #8]
 8012e86:	f04f 0300 	mov.w	r3, #0
 8012e8a:	f04f 020a 	mov.w	r2, #10
 8012e8e:	4639      	mov	r1, r7
 8012e90:	4648      	mov	r0, r9
 8012e92:	d107      	bne.n	8012ea4 <_dtoa_r+0xadc>
 8012e94:	f000 fc60 	bl	8013758 <__multadd>
 8012e98:	4607      	mov	r7, r0
 8012e9a:	4605      	mov	r5, r0
 8012e9c:	9b00      	ldr	r3, [sp, #0]
 8012e9e:	3301      	adds	r3, #1
 8012ea0:	9300      	str	r3, [sp, #0]
 8012ea2:	e777      	b.n	8012d94 <_dtoa_r+0x9cc>
 8012ea4:	f000 fc58 	bl	8013758 <__multadd>
 8012ea8:	4629      	mov	r1, r5
 8012eaa:	4607      	mov	r7, r0
 8012eac:	2300      	movs	r3, #0
 8012eae:	220a      	movs	r2, #10
 8012eb0:	4648      	mov	r0, r9
 8012eb2:	f000 fc51 	bl	8013758 <__multadd>
 8012eb6:	4605      	mov	r5, r0
 8012eb8:	e7f0      	b.n	8012e9c <_dtoa_r+0xad4>
 8012eba:	f1bb 0f00 	cmp.w	fp, #0
 8012ebe:	bfcc      	ite	gt
 8012ec0:	465e      	movgt	r6, fp
 8012ec2:	2601      	movle	r6, #1
 8012ec4:	4456      	add	r6, sl
 8012ec6:	2700      	movs	r7, #0
 8012ec8:	9902      	ldr	r1, [sp, #8]
 8012eca:	9300      	str	r3, [sp, #0]
 8012ecc:	2201      	movs	r2, #1
 8012ece:	4648      	mov	r0, r9
 8012ed0:	f000 fe30 	bl	8013b34 <__lshift>
 8012ed4:	4621      	mov	r1, r4
 8012ed6:	9002      	str	r0, [sp, #8]
 8012ed8:	f000 fe98 	bl	8013c0c <__mcmp>
 8012edc:	2800      	cmp	r0, #0
 8012ede:	dcb4      	bgt.n	8012e4a <_dtoa_r+0xa82>
 8012ee0:	d102      	bne.n	8012ee8 <_dtoa_r+0xb20>
 8012ee2:	9b00      	ldr	r3, [sp, #0]
 8012ee4:	07db      	lsls	r3, r3, #31
 8012ee6:	d4b0      	bmi.n	8012e4a <_dtoa_r+0xa82>
 8012ee8:	4633      	mov	r3, r6
 8012eea:	461e      	mov	r6, r3
 8012eec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012ef0:	2a30      	cmp	r2, #48	@ 0x30
 8012ef2:	d0fa      	beq.n	8012eea <_dtoa_r+0xb22>
 8012ef4:	e4b5      	b.n	8012862 <_dtoa_r+0x49a>
 8012ef6:	459a      	cmp	sl, r3
 8012ef8:	d1a8      	bne.n	8012e4c <_dtoa_r+0xa84>
 8012efa:	2331      	movs	r3, #49	@ 0x31
 8012efc:	f108 0801 	add.w	r8, r8, #1
 8012f00:	f88a 3000 	strb.w	r3, [sl]
 8012f04:	e4ad      	b.n	8012862 <_dtoa_r+0x49a>
 8012f06:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012f08:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8012f64 <_dtoa_r+0xb9c>
 8012f0c:	b11b      	cbz	r3, 8012f16 <_dtoa_r+0xb4e>
 8012f0e:	f10a 0308 	add.w	r3, sl, #8
 8012f12:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012f14:	6013      	str	r3, [r2, #0]
 8012f16:	4650      	mov	r0, sl
 8012f18:	b017      	add	sp, #92	@ 0x5c
 8012f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f1e:	9b07      	ldr	r3, [sp, #28]
 8012f20:	2b01      	cmp	r3, #1
 8012f22:	f77f ae2e 	ble.w	8012b82 <_dtoa_r+0x7ba>
 8012f26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012f28:	9308      	str	r3, [sp, #32]
 8012f2a:	2001      	movs	r0, #1
 8012f2c:	e64d      	b.n	8012bca <_dtoa_r+0x802>
 8012f2e:	f1bb 0f00 	cmp.w	fp, #0
 8012f32:	f77f aed9 	ble.w	8012ce8 <_dtoa_r+0x920>
 8012f36:	4656      	mov	r6, sl
 8012f38:	9802      	ldr	r0, [sp, #8]
 8012f3a:	4621      	mov	r1, r4
 8012f3c:	f7ff f9bc 	bl	80122b8 <quorem>
 8012f40:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8012f44:	f806 3b01 	strb.w	r3, [r6], #1
 8012f48:	eba6 020a 	sub.w	r2, r6, sl
 8012f4c:	4593      	cmp	fp, r2
 8012f4e:	ddb4      	ble.n	8012eba <_dtoa_r+0xaf2>
 8012f50:	9902      	ldr	r1, [sp, #8]
 8012f52:	2300      	movs	r3, #0
 8012f54:	220a      	movs	r2, #10
 8012f56:	4648      	mov	r0, r9
 8012f58:	f000 fbfe 	bl	8013758 <__multadd>
 8012f5c:	9002      	str	r0, [sp, #8]
 8012f5e:	e7eb      	b.n	8012f38 <_dtoa_r+0xb70>
 8012f60:	08015215 	.word	0x08015215
 8012f64:	080151b0 	.word	0x080151b0

08012f68 <_free_r>:
 8012f68:	b538      	push	{r3, r4, r5, lr}
 8012f6a:	4605      	mov	r5, r0
 8012f6c:	2900      	cmp	r1, #0
 8012f6e:	d041      	beq.n	8012ff4 <_free_r+0x8c>
 8012f70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012f74:	1f0c      	subs	r4, r1, #4
 8012f76:	2b00      	cmp	r3, #0
 8012f78:	bfb8      	it	lt
 8012f7a:	18e4      	addlt	r4, r4, r3
 8012f7c:	f7fd f8ea 	bl	8010154 <__malloc_lock>
 8012f80:	4a1d      	ldr	r2, [pc, #116]	@ (8012ff8 <_free_r+0x90>)
 8012f82:	6813      	ldr	r3, [r2, #0]
 8012f84:	b933      	cbnz	r3, 8012f94 <_free_r+0x2c>
 8012f86:	6063      	str	r3, [r4, #4]
 8012f88:	6014      	str	r4, [r2, #0]
 8012f8a:	4628      	mov	r0, r5
 8012f8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012f90:	f7fd b8e6 	b.w	8010160 <__malloc_unlock>
 8012f94:	42a3      	cmp	r3, r4
 8012f96:	d908      	bls.n	8012faa <_free_r+0x42>
 8012f98:	6820      	ldr	r0, [r4, #0]
 8012f9a:	1821      	adds	r1, r4, r0
 8012f9c:	428b      	cmp	r3, r1
 8012f9e:	bf01      	itttt	eq
 8012fa0:	6819      	ldreq	r1, [r3, #0]
 8012fa2:	685b      	ldreq	r3, [r3, #4]
 8012fa4:	1809      	addeq	r1, r1, r0
 8012fa6:	6021      	streq	r1, [r4, #0]
 8012fa8:	e7ed      	b.n	8012f86 <_free_r+0x1e>
 8012faa:	461a      	mov	r2, r3
 8012fac:	685b      	ldr	r3, [r3, #4]
 8012fae:	b10b      	cbz	r3, 8012fb4 <_free_r+0x4c>
 8012fb0:	42a3      	cmp	r3, r4
 8012fb2:	d9fa      	bls.n	8012faa <_free_r+0x42>
 8012fb4:	6811      	ldr	r1, [r2, #0]
 8012fb6:	1850      	adds	r0, r2, r1
 8012fb8:	42a0      	cmp	r0, r4
 8012fba:	d10b      	bne.n	8012fd4 <_free_r+0x6c>
 8012fbc:	6820      	ldr	r0, [r4, #0]
 8012fbe:	4401      	add	r1, r0
 8012fc0:	1850      	adds	r0, r2, r1
 8012fc2:	4283      	cmp	r3, r0
 8012fc4:	6011      	str	r1, [r2, #0]
 8012fc6:	d1e0      	bne.n	8012f8a <_free_r+0x22>
 8012fc8:	6818      	ldr	r0, [r3, #0]
 8012fca:	685b      	ldr	r3, [r3, #4]
 8012fcc:	6053      	str	r3, [r2, #4]
 8012fce:	4408      	add	r0, r1
 8012fd0:	6010      	str	r0, [r2, #0]
 8012fd2:	e7da      	b.n	8012f8a <_free_r+0x22>
 8012fd4:	d902      	bls.n	8012fdc <_free_r+0x74>
 8012fd6:	230c      	movs	r3, #12
 8012fd8:	602b      	str	r3, [r5, #0]
 8012fda:	e7d6      	b.n	8012f8a <_free_r+0x22>
 8012fdc:	6820      	ldr	r0, [r4, #0]
 8012fde:	1821      	adds	r1, r4, r0
 8012fe0:	428b      	cmp	r3, r1
 8012fe2:	bf04      	itt	eq
 8012fe4:	6819      	ldreq	r1, [r3, #0]
 8012fe6:	685b      	ldreq	r3, [r3, #4]
 8012fe8:	6063      	str	r3, [r4, #4]
 8012fea:	bf04      	itt	eq
 8012fec:	1809      	addeq	r1, r1, r0
 8012fee:	6021      	streq	r1, [r4, #0]
 8012ff0:	6054      	str	r4, [r2, #4]
 8012ff2:	e7ca      	b.n	8012f8a <_free_r+0x22>
 8012ff4:	bd38      	pop	{r3, r4, r5, pc}
 8012ff6:	bf00      	nop
 8012ff8:	20005634 	.word	0x20005634

08012ffc <rshift>:
 8012ffc:	6903      	ldr	r3, [r0, #16]
 8012ffe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8013002:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013006:	ea4f 1261 	mov.w	r2, r1, asr #5
 801300a:	f100 0414 	add.w	r4, r0, #20
 801300e:	dd45      	ble.n	801309c <rshift+0xa0>
 8013010:	f011 011f 	ands.w	r1, r1, #31
 8013014:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8013018:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801301c:	d10c      	bne.n	8013038 <rshift+0x3c>
 801301e:	f100 0710 	add.w	r7, r0, #16
 8013022:	4629      	mov	r1, r5
 8013024:	42b1      	cmp	r1, r6
 8013026:	d334      	bcc.n	8013092 <rshift+0x96>
 8013028:	1a9b      	subs	r3, r3, r2
 801302a:	009b      	lsls	r3, r3, #2
 801302c:	1eea      	subs	r2, r5, #3
 801302e:	4296      	cmp	r6, r2
 8013030:	bf38      	it	cc
 8013032:	2300      	movcc	r3, #0
 8013034:	4423      	add	r3, r4
 8013036:	e015      	b.n	8013064 <rshift+0x68>
 8013038:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801303c:	f1c1 0820 	rsb	r8, r1, #32
 8013040:	40cf      	lsrs	r7, r1
 8013042:	f105 0e04 	add.w	lr, r5, #4
 8013046:	46a1      	mov	r9, r4
 8013048:	4576      	cmp	r6, lr
 801304a:	46f4      	mov	ip, lr
 801304c:	d815      	bhi.n	801307a <rshift+0x7e>
 801304e:	1a9a      	subs	r2, r3, r2
 8013050:	0092      	lsls	r2, r2, #2
 8013052:	3a04      	subs	r2, #4
 8013054:	3501      	adds	r5, #1
 8013056:	42ae      	cmp	r6, r5
 8013058:	bf38      	it	cc
 801305a:	2200      	movcc	r2, #0
 801305c:	18a3      	adds	r3, r4, r2
 801305e:	50a7      	str	r7, [r4, r2]
 8013060:	b107      	cbz	r7, 8013064 <rshift+0x68>
 8013062:	3304      	adds	r3, #4
 8013064:	1b1a      	subs	r2, r3, r4
 8013066:	42a3      	cmp	r3, r4
 8013068:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801306c:	bf08      	it	eq
 801306e:	2300      	moveq	r3, #0
 8013070:	6102      	str	r2, [r0, #16]
 8013072:	bf08      	it	eq
 8013074:	6143      	streq	r3, [r0, #20]
 8013076:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801307a:	f8dc c000 	ldr.w	ip, [ip]
 801307e:	fa0c fc08 	lsl.w	ip, ip, r8
 8013082:	ea4c 0707 	orr.w	r7, ip, r7
 8013086:	f849 7b04 	str.w	r7, [r9], #4
 801308a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801308e:	40cf      	lsrs	r7, r1
 8013090:	e7da      	b.n	8013048 <rshift+0x4c>
 8013092:	f851 cb04 	ldr.w	ip, [r1], #4
 8013096:	f847 cf04 	str.w	ip, [r7, #4]!
 801309a:	e7c3      	b.n	8013024 <rshift+0x28>
 801309c:	4623      	mov	r3, r4
 801309e:	e7e1      	b.n	8013064 <rshift+0x68>

080130a0 <__hexdig_fun>:
 80130a0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80130a4:	2b09      	cmp	r3, #9
 80130a6:	d802      	bhi.n	80130ae <__hexdig_fun+0xe>
 80130a8:	3820      	subs	r0, #32
 80130aa:	b2c0      	uxtb	r0, r0
 80130ac:	4770      	bx	lr
 80130ae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80130b2:	2b05      	cmp	r3, #5
 80130b4:	d801      	bhi.n	80130ba <__hexdig_fun+0x1a>
 80130b6:	3847      	subs	r0, #71	@ 0x47
 80130b8:	e7f7      	b.n	80130aa <__hexdig_fun+0xa>
 80130ba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80130be:	2b05      	cmp	r3, #5
 80130c0:	d801      	bhi.n	80130c6 <__hexdig_fun+0x26>
 80130c2:	3827      	subs	r0, #39	@ 0x27
 80130c4:	e7f1      	b.n	80130aa <__hexdig_fun+0xa>
 80130c6:	2000      	movs	r0, #0
 80130c8:	4770      	bx	lr
	...

080130cc <__gethex>:
 80130cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130d0:	b085      	sub	sp, #20
 80130d2:	468a      	mov	sl, r1
 80130d4:	9302      	str	r3, [sp, #8]
 80130d6:	680b      	ldr	r3, [r1, #0]
 80130d8:	9001      	str	r0, [sp, #4]
 80130da:	4690      	mov	r8, r2
 80130dc:	1c9c      	adds	r4, r3, #2
 80130de:	46a1      	mov	r9, r4
 80130e0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80130e4:	2830      	cmp	r0, #48	@ 0x30
 80130e6:	d0fa      	beq.n	80130de <__gethex+0x12>
 80130e8:	eba9 0303 	sub.w	r3, r9, r3
 80130ec:	f1a3 0b02 	sub.w	fp, r3, #2
 80130f0:	f7ff ffd6 	bl	80130a0 <__hexdig_fun>
 80130f4:	4605      	mov	r5, r0
 80130f6:	2800      	cmp	r0, #0
 80130f8:	d168      	bne.n	80131cc <__gethex+0x100>
 80130fa:	49a0      	ldr	r1, [pc, #640]	@ (801337c <__gethex+0x2b0>)
 80130fc:	2201      	movs	r2, #1
 80130fe:	4648      	mov	r0, r9
 8013100:	f7fe ff39 	bl	8011f76 <strncmp>
 8013104:	4607      	mov	r7, r0
 8013106:	2800      	cmp	r0, #0
 8013108:	d167      	bne.n	80131da <__gethex+0x10e>
 801310a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801310e:	4626      	mov	r6, r4
 8013110:	f7ff ffc6 	bl	80130a0 <__hexdig_fun>
 8013114:	2800      	cmp	r0, #0
 8013116:	d062      	beq.n	80131de <__gethex+0x112>
 8013118:	4623      	mov	r3, r4
 801311a:	7818      	ldrb	r0, [r3, #0]
 801311c:	2830      	cmp	r0, #48	@ 0x30
 801311e:	4699      	mov	r9, r3
 8013120:	f103 0301 	add.w	r3, r3, #1
 8013124:	d0f9      	beq.n	801311a <__gethex+0x4e>
 8013126:	f7ff ffbb 	bl	80130a0 <__hexdig_fun>
 801312a:	fab0 f580 	clz	r5, r0
 801312e:	096d      	lsrs	r5, r5, #5
 8013130:	f04f 0b01 	mov.w	fp, #1
 8013134:	464a      	mov	r2, r9
 8013136:	4616      	mov	r6, r2
 8013138:	3201      	adds	r2, #1
 801313a:	7830      	ldrb	r0, [r6, #0]
 801313c:	f7ff ffb0 	bl	80130a0 <__hexdig_fun>
 8013140:	2800      	cmp	r0, #0
 8013142:	d1f8      	bne.n	8013136 <__gethex+0x6a>
 8013144:	498d      	ldr	r1, [pc, #564]	@ (801337c <__gethex+0x2b0>)
 8013146:	2201      	movs	r2, #1
 8013148:	4630      	mov	r0, r6
 801314a:	f7fe ff14 	bl	8011f76 <strncmp>
 801314e:	2800      	cmp	r0, #0
 8013150:	d13f      	bne.n	80131d2 <__gethex+0x106>
 8013152:	b944      	cbnz	r4, 8013166 <__gethex+0x9a>
 8013154:	1c74      	adds	r4, r6, #1
 8013156:	4622      	mov	r2, r4
 8013158:	4616      	mov	r6, r2
 801315a:	3201      	adds	r2, #1
 801315c:	7830      	ldrb	r0, [r6, #0]
 801315e:	f7ff ff9f 	bl	80130a0 <__hexdig_fun>
 8013162:	2800      	cmp	r0, #0
 8013164:	d1f8      	bne.n	8013158 <__gethex+0x8c>
 8013166:	1ba4      	subs	r4, r4, r6
 8013168:	00a7      	lsls	r7, r4, #2
 801316a:	7833      	ldrb	r3, [r6, #0]
 801316c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8013170:	2b50      	cmp	r3, #80	@ 0x50
 8013172:	d13e      	bne.n	80131f2 <__gethex+0x126>
 8013174:	7873      	ldrb	r3, [r6, #1]
 8013176:	2b2b      	cmp	r3, #43	@ 0x2b
 8013178:	d033      	beq.n	80131e2 <__gethex+0x116>
 801317a:	2b2d      	cmp	r3, #45	@ 0x2d
 801317c:	d034      	beq.n	80131e8 <__gethex+0x11c>
 801317e:	1c71      	adds	r1, r6, #1
 8013180:	2400      	movs	r4, #0
 8013182:	7808      	ldrb	r0, [r1, #0]
 8013184:	f7ff ff8c 	bl	80130a0 <__hexdig_fun>
 8013188:	1e43      	subs	r3, r0, #1
 801318a:	b2db      	uxtb	r3, r3
 801318c:	2b18      	cmp	r3, #24
 801318e:	d830      	bhi.n	80131f2 <__gethex+0x126>
 8013190:	f1a0 0210 	sub.w	r2, r0, #16
 8013194:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013198:	f7ff ff82 	bl	80130a0 <__hexdig_fun>
 801319c:	f100 3cff 	add.w	ip, r0, #4294967295
 80131a0:	fa5f fc8c 	uxtb.w	ip, ip
 80131a4:	f1bc 0f18 	cmp.w	ip, #24
 80131a8:	f04f 030a 	mov.w	r3, #10
 80131ac:	d91e      	bls.n	80131ec <__gethex+0x120>
 80131ae:	b104      	cbz	r4, 80131b2 <__gethex+0xe6>
 80131b0:	4252      	negs	r2, r2
 80131b2:	4417      	add	r7, r2
 80131b4:	f8ca 1000 	str.w	r1, [sl]
 80131b8:	b1ed      	cbz	r5, 80131f6 <__gethex+0x12a>
 80131ba:	f1bb 0f00 	cmp.w	fp, #0
 80131be:	bf0c      	ite	eq
 80131c0:	2506      	moveq	r5, #6
 80131c2:	2500      	movne	r5, #0
 80131c4:	4628      	mov	r0, r5
 80131c6:	b005      	add	sp, #20
 80131c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131cc:	2500      	movs	r5, #0
 80131ce:	462c      	mov	r4, r5
 80131d0:	e7b0      	b.n	8013134 <__gethex+0x68>
 80131d2:	2c00      	cmp	r4, #0
 80131d4:	d1c7      	bne.n	8013166 <__gethex+0x9a>
 80131d6:	4627      	mov	r7, r4
 80131d8:	e7c7      	b.n	801316a <__gethex+0x9e>
 80131da:	464e      	mov	r6, r9
 80131dc:	462f      	mov	r7, r5
 80131de:	2501      	movs	r5, #1
 80131e0:	e7c3      	b.n	801316a <__gethex+0x9e>
 80131e2:	2400      	movs	r4, #0
 80131e4:	1cb1      	adds	r1, r6, #2
 80131e6:	e7cc      	b.n	8013182 <__gethex+0xb6>
 80131e8:	2401      	movs	r4, #1
 80131ea:	e7fb      	b.n	80131e4 <__gethex+0x118>
 80131ec:	fb03 0002 	mla	r0, r3, r2, r0
 80131f0:	e7ce      	b.n	8013190 <__gethex+0xc4>
 80131f2:	4631      	mov	r1, r6
 80131f4:	e7de      	b.n	80131b4 <__gethex+0xe8>
 80131f6:	eba6 0309 	sub.w	r3, r6, r9
 80131fa:	3b01      	subs	r3, #1
 80131fc:	4629      	mov	r1, r5
 80131fe:	2b07      	cmp	r3, #7
 8013200:	dc0a      	bgt.n	8013218 <__gethex+0x14c>
 8013202:	9801      	ldr	r0, [sp, #4]
 8013204:	f000 fa46 	bl	8013694 <_Balloc>
 8013208:	4604      	mov	r4, r0
 801320a:	b940      	cbnz	r0, 801321e <__gethex+0x152>
 801320c:	4b5c      	ldr	r3, [pc, #368]	@ (8013380 <__gethex+0x2b4>)
 801320e:	4602      	mov	r2, r0
 8013210:	21e4      	movs	r1, #228	@ 0xe4
 8013212:	485c      	ldr	r0, [pc, #368]	@ (8013384 <__gethex+0x2b8>)
 8013214:	f7ff f832 	bl	801227c <__assert_func>
 8013218:	3101      	adds	r1, #1
 801321a:	105b      	asrs	r3, r3, #1
 801321c:	e7ef      	b.n	80131fe <__gethex+0x132>
 801321e:	f100 0a14 	add.w	sl, r0, #20
 8013222:	2300      	movs	r3, #0
 8013224:	4655      	mov	r5, sl
 8013226:	469b      	mov	fp, r3
 8013228:	45b1      	cmp	r9, r6
 801322a:	d337      	bcc.n	801329c <__gethex+0x1d0>
 801322c:	f845 bb04 	str.w	fp, [r5], #4
 8013230:	eba5 050a 	sub.w	r5, r5, sl
 8013234:	10ad      	asrs	r5, r5, #2
 8013236:	6125      	str	r5, [r4, #16]
 8013238:	4658      	mov	r0, fp
 801323a:	f000 fb1d 	bl	8013878 <__hi0bits>
 801323e:	016d      	lsls	r5, r5, #5
 8013240:	f8d8 6000 	ldr.w	r6, [r8]
 8013244:	1a2d      	subs	r5, r5, r0
 8013246:	42b5      	cmp	r5, r6
 8013248:	dd54      	ble.n	80132f4 <__gethex+0x228>
 801324a:	1bad      	subs	r5, r5, r6
 801324c:	4629      	mov	r1, r5
 801324e:	4620      	mov	r0, r4
 8013250:	f000 fea9 	bl	8013fa6 <__any_on>
 8013254:	4681      	mov	r9, r0
 8013256:	b178      	cbz	r0, 8013278 <__gethex+0x1ac>
 8013258:	1e6b      	subs	r3, r5, #1
 801325a:	1159      	asrs	r1, r3, #5
 801325c:	f003 021f 	and.w	r2, r3, #31
 8013260:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8013264:	f04f 0901 	mov.w	r9, #1
 8013268:	fa09 f202 	lsl.w	r2, r9, r2
 801326c:	420a      	tst	r2, r1
 801326e:	d003      	beq.n	8013278 <__gethex+0x1ac>
 8013270:	454b      	cmp	r3, r9
 8013272:	dc36      	bgt.n	80132e2 <__gethex+0x216>
 8013274:	f04f 0902 	mov.w	r9, #2
 8013278:	4629      	mov	r1, r5
 801327a:	4620      	mov	r0, r4
 801327c:	f7ff febe 	bl	8012ffc <rshift>
 8013280:	442f      	add	r7, r5
 8013282:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013286:	42bb      	cmp	r3, r7
 8013288:	da42      	bge.n	8013310 <__gethex+0x244>
 801328a:	9801      	ldr	r0, [sp, #4]
 801328c:	4621      	mov	r1, r4
 801328e:	f000 fa41 	bl	8013714 <_Bfree>
 8013292:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013294:	2300      	movs	r3, #0
 8013296:	6013      	str	r3, [r2, #0]
 8013298:	25a3      	movs	r5, #163	@ 0xa3
 801329a:	e793      	b.n	80131c4 <__gethex+0xf8>
 801329c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80132a0:	2a2e      	cmp	r2, #46	@ 0x2e
 80132a2:	d012      	beq.n	80132ca <__gethex+0x1fe>
 80132a4:	2b20      	cmp	r3, #32
 80132a6:	d104      	bne.n	80132b2 <__gethex+0x1e6>
 80132a8:	f845 bb04 	str.w	fp, [r5], #4
 80132ac:	f04f 0b00 	mov.w	fp, #0
 80132b0:	465b      	mov	r3, fp
 80132b2:	7830      	ldrb	r0, [r6, #0]
 80132b4:	9303      	str	r3, [sp, #12]
 80132b6:	f7ff fef3 	bl	80130a0 <__hexdig_fun>
 80132ba:	9b03      	ldr	r3, [sp, #12]
 80132bc:	f000 000f 	and.w	r0, r0, #15
 80132c0:	4098      	lsls	r0, r3
 80132c2:	ea4b 0b00 	orr.w	fp, fp, r0
 80132c6:	3304      	adds	r3, #4
 80132c8:	e7ae      	b.n	8013228 <__gethex+0x15c>
 80132ca:	45b1      	cmp	r9, r6
 80132cc:	d8ea      	bhi.n	80132a4 <__gethex+0x1d8>
 80132ce:	492b      	ldr	r1, [pc, #172]	@ (801337c <__gethex+0x2b0>)
 80132d0:	9303      	str	r3, [sp, #12]
 80132d2:	2201      	movs	r2, #1
 80132d4:	4630      	mov	r0, r6
 80132d6:	f7fe fe4e 	bl	8011f76 <strncmp>
 80132da:	9b03      	ldr	r3, [sp, #12]
 80132dc:	2800      	cmp	r0, #0
 80132de:	d1e1      	bne.n	80132a4 <__gethex+0x1d8>
 80132e0:	e7a2      	b.n	8013228 <__gethex+0x15c>
 80132e2:	1ea9      	subs	r1, r5, #2
 80132e4:	4620      	mov	r0, r4
 80132e6:	f000 fe5e 	bl	8013fa6 <__any_on>
 80132ea:	2800      	cmp	r0, #0
 80132ec:	d0c2      	beq.n	8013274 <__gethex+0x1a8>
 80132ee:	f04f 0903 	mov.w	r9, #3
 80132f2:	e7c1      	b.n	8013278 <__gethex+0x1ac>
 80132f4:	da09      	bge.n	801330a <__gethex+0x23e>
 80132f6:	1b75      	subs	r5, r6, r5
 80132f8:	4621      	mov	r1, r4
 80132fa:	9801      	ldr	r0, [sp, #4]
 80132fc:	462a      	mov	r2, r5
 80132fe:	f000 fc19 	bl	8013b34 <__lshift>
 8013302:	1b7f      	subs	r7, r7, r5
 8013304:	4604      	mov	r4, r0
 8013306:	f100 0a14 	add.w	sl, r0, #20
 801330a:	f04f 0900 	mov.w	r9, #0
 801330e:	e7b8      	b.n	8013282 <__gethex+0x1b6>
 8013310:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8013314:	42bd      	cmp	r5, r7
 8013316:	dd6f      	ble.n	80133f8 <__gethex+0x32c>
 8013318:	1bed      	subs	r5, r5, r7
 801331a:	42ae      	cmp	r6, r5
 801331c:	dc34      	bgt.n	8013388 <__gethex+0x2bc>
 801331e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013322:	2b02      	cmp	r3, #2
 8013324:	d022      	beq.n	801336c <__gethex+0x2a0>
 8013326:	2b03      	cmp	r3, #3
 8013328:	d024      	beq.n	8013374 <__gethex+0x2a8>
 801332a:	2b01      	cmp	r3, #1
 801332c:	d115      	bne.n	801335a <__gethex+0x28e>
 801332e:	42ae      	cmp	r6, r5
 8013330:	d113      	bne.n	801335a <__gethex+0x28e>
 8013332:	2e01      	cmp	r6, #1
 8013334:	d10b      	bne.n	801334e <__gethex+0x282>
 8013336:	9a02      	ldr	r2, [sp, #8]
 8013338:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801333c:	6013      	str	r3, [r2, #0]
 801333e:	2301      	movs	r3, #1
 8013340:	6123      	str	r3, [r4, #16]
 8013342:	f8ca 3000 	str.w	r3, [sl]
 8013346:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013348:	2562      	movs	r5, #98	@ 0x62
 801334a:	601c      	str	r4, [r3, #0]
 801334c:	e73a      	b.n	80131c4 <__gethex+0xf8>
 801334e:	1e71      	subs	r1, r6, #1
 8013350:	4620      	mov	r0, r4
 8013352:	f000 fe28 	bl	8013fa6 <__any_on>
 8013356:	2800      	cmp	r0, #0
 8013358:	d1ed      	bne.n	8013336 <__gethex+0x26a>
 801335a:	9801      	ldr	r0, [sp, #4]
 801335c:	4621      	mov	r1, r4
 801335e:	f000 f9d9 	bl	8013714 <_Bfree>
 8013362:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013364:	2300      	movs	r3, #0
 8013366:	6013      	str	r3, [r2, #0]
 8013368:	2550      	movs	r5, #80	@ 0x50
 801336a:	e72b      	b.n	80131c4 <__gethex+0xf8>
 801336c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801336e:	2b00      	cmp	r3, #0
 8013370:	d1f3      	bne.n	801335a <__gethex+0x28e>
 8013372:	e7e0      	b.n	8013336 <__gethex+0x26a>
 8013374:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013376:	2b00      	cmp	r3, #0
 8013378:	d1dd      	bne.n	8013336 <__gethex+0x26a>
 801337a:	e7ee      	b.n	801335a <__gethex+0x28e>
 801337c:	080150c0 	.word	0x080150c0
 8013380:	08015215 	.word	0x08015215
 8013384:	08015226 	.word	0x08015226
 8013388:	1e6f      	subs	r7, r5, #1
 801338a:	f1b9 0f00 	cmp.w	r9, #0
 801338e:	d130      	bne.n	80133f2 <__gethex+0x326>
 8013390:	b127      	cbz	r7, 801339c <__gethex+0x2d0>
 8013392:	4639      	mov	r1, r7
 8013394:	4620      	mov	r0, r4
 8013396:	f000 fe06 	bl	8013fa6 <__any_on>
 801339a:	4681      	mov	r9, r0
 801339c:	117a      	asrs	r2, r7, #5
 801339e:	2301      	movs	r3, #1
 80133a0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80133a4:	f007 071f 	and.w	r7, r7, #31
 80133a8:	40bb      	lsls	r3, r7
 80133aa:	4213      	tst	r3, r2
 80133ac:	4629      	mov	r1, r5
 80133ae:	4620      	mov	r0, r4
 80133b0:	bf18      	it	ne
 80133b2:	f049 0902 	orrne.w	r9, r9, #2
 80133b6:	f7ff fe21 	bl	8012ffc <rshift>
 80133ba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80133be:	1b76      	subs	r6, r6, r5
 80133c0:	2502      	movs	r5, #2
 80133c2:	f1b9 0f00 	cmp.w	r9, #0
 80133c6:	d047      	beq.n	8013458 <__gethex+0x38c>
 80133c8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80133cc:	2b02      	cmp	r3, #2
 80133ce:	d015      	beq.n	80133fc <__gethex+0x330>
 80133d0:	2b03      	cmp	r3, #3
 80133d2:	d017      	beq.n	8013404 <__gethex+0x338>
 80133d4:	2b01      	cmp	r3, #1
 80133d6:	d109      	bne.n	80133ec <__gethex+0x320>
 80133d8:	f019 0f02 	tst.w	r9, #2
 80133dc:	d006      	beq.n	80133ec <__gethex+0x320>
 80133de:	f8da 3000 	ldr.w	r3, [sl]
 80133e2:	ea49 0903 	orr.w	r9, r9, r3
 80133e6:	f019 0f01 	tst.w	r9, #1
 80133ea:	d10e      	bne.n	801340a <__gethex+0x33e>
 80133ec:	f045 0510 	orr.w	r5, r5, #16
 80133f0:	e032      	b.n	8013458 <__gethex+0x38c>
 80133f2:	f04f 0901 	mov.w	r9, #1
 80133f6:	e7d1      	b.n	801339c <__gethex+0x2d0>
 80133f8:	2501      	movs	r5, #1
 80133fa:	e7e2      	b.n	80133c2 <__gethex+0x2f6>
 80133fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80133fe:	f1c3 0301 	rsb	r3, r3, #1
 8013402:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013404:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013406:	2b00      	cmp	r3, #0
 8013408:	d0f0      	beq.n	80133ec <__gethex+0x320>
 801340a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801340e:	f104 0314 	add.w	r3, r4, #20
 8013412:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8013416:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801341a:	f04f 0c00 	mov.w	ip, #0
 801341e:	4618      	mov	r0, r3
 8013420:	f853 2b04 	ldr.w	r2, [r3], #4
 8013424:	f1b2 3fff 	cmp.w	r2, #4294967295
 8013428:	d01b      	beq.n	8013462 <__gethex+0x396>
 801342a:	3201      	adds	r2, #1
 801342c:	6002      	str	r2, [r0, #0]
 801342e:	2d02      	cmp	r5, #2
 8013430:	f104 0314 	add.w	r3, r4, #20
 8013434:	d13c      	bne.n	80134b0 <__gethex+0x3e4>
 8013436:	f8d8 2000 	ldr.w	r2, [r8]
 801343a:	3a01      	subs	r2, #1
 801343c:	42b2      	cmp	r2, r6
 801343e:	d109      	bne.n	8013454 <__gethex+0x388>
 8013440:	1171      	asrs	r1, r6, #5
 8013442:	2201      	movs	r2, #1
 8013444:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013448:	f006 061f 	and.w	r6, r6, #31
 801344c:	fa02 f606 	lsl.w	r6, r2, r6
 8013450:	421e      	tst	r6, r3
 8013452:	d13a      	bne.n	80134ca <__gethex+0x3fe>
 8013454:	f045 0520 	orr.w	r5, r5, #32
 8013458:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801345a:	601c      	str	r4, [r3, #0]
 801345c:	9b02      	ldr	r3, [sp, #8]
 801345e:	601f      	str	r7, [r3, #0]
 8013460:	e6b0      	b.n	80131c4 <__gethex+0xf8>
 8013462:	4299      	cmp	r1, r3
 8013464:	f843 cc04 	str.w	ip, [r3, #-4]
 8013468:	d8d9      	bhi.n	801341e <__gethex+0x352>
 801346a:	68a3      	ldr	r3, [r4, #8]
 801346c:	459b      	cmp	fp, r3
 801346e:	db17      	blt.n	80134a0 <__gethex+0x3d4>
 8013470:	6861      	ldr	r1, [r4, #4]
 8013472:	9801      	ldr	r0, [sp, #4]
 8013474:	3101      	adds	r1, #1
 8013476:	f000 f90d 	bl	8013694 <_Balloc>
 801347a:	4681      	mov	r9, r0
 801347c:	b918      	cbnz	r0, 8013486 <__gethex+0x3ba>
 801347e:	4b1a      	ldr	r3, [pc, #104]	@ (80134e8 <__gethex+0x41c>)
 8013480:	4602      	mov	r2, r0
 8013482:	2184      	movs	r1, #132	@ 0x84
 8013484:	e6c5      	b.n	8013212 <__gethex+0x146>
 8013486:	6922      	ldr	r2, [r4, #16]
 8013488:	3202      	adds	r2, #2
 801348a:	f104 010c 	add.w	r1, r4, #12
 801348e:	0092      	lsls	r2, r2, #2
 8013490:	300c      	adds	r0, #12
 8013492:	f7fe fed6 	bl	8012242 <memcpy>
 8013496:	4621      	mov	r1, r4
 8013498:	9801      	ldr	r0, [sp, #4]
 801349a:	f000 f93b 	bl	8013714 <_Bfree>
 801349e:	464c      	mov	r4, r9
 80134a0:	6923      	ldr	r3, [r4, #16]
 80134a2:	1c5a      	adds	r2, r3, #1
 80134a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80134a8:	6122      	str	r2, [r4, #16]
 80134aa:	2201      	movs	r2, #1
 80134ac:	615a      	str	r2, [r3, #20]
 80134ae:	e7be      	b.n	801342e <__gethex+0x362>
 80134b0:	6922      	ldr	r2, [r4, #16]
 80134b2:	455a      	cmp	r2, fp
 80134b4:	dd0b      	ble.n	80134ce <__gethex+0x402>
 80134b6:	2101      	movs	r1, #1
 80134b8:	4620      	mov	r0, r4
 80134ba:	f7ff fd9f 	bl	8012ffc <rshift>
 80134be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80134c2:	3701      	adds	r7, #1
 80134c4:	42bb      	cmp	r3, r7
 80134c6:	f6ff aee0 	blt.w	801328a <__gethex+0x1be>
 80134ca:	2501      	movs	r5, #1
 80134cc:	e7c2      	b.n	8013454 <__gethex+0x388>
 80134ce:	f016 061f 	ands.w	r6, r6, #31
 80134d2:	d0fa      	beq.n	80134ca <__gethex+0x3fe>
 80134d4:	4453      	add	r3, sl
 80134d6:	f1c6 0620 	rsb	r6, r6, #32
 80134da:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80134de:	f000 f9cb 	bl	8013878 <__hi0bits>
 80134e2:	42b0      	cmp	r0, r6
 80134e4:	dbe7      	blt.n	80134b6 <__gethex+0x3ea>
 80134e6:	e7f0      	b.n	80134ca <__gethex+0x3fe>
 80134e8:	08015215 	.word	0x08015215

080134ec <L_shift>:
 80134ec:	f1c2 0208 	rsb	r2, r2, #8
 80134f0:	0092      	lsls	r2, r2, #2
 80134f2:	b570      	push	{r4, r5, r6, lr}
 80134f4:	f1c2 0620 	rsb	r6, r2, #32
 80134f8:	6843      	ldr	r3, [r0, #4]
 80134fa:	6804      	ldr	r4, [r0, #0]
 80134fc:	fa03 f506 	lsl.w	r5, r3, r6
 8013500:	432c      	orrs	r4, r5
 8013502:	40d3      	lsrs	r3, r2
 8013504:	6004      	str	r4, [r0, #0]
 8013506:	f840 3f04 	str.w	r3, [r0, #4]!
 801350a:	4288      	cmp	r0, r1
 801350c:	d3f4      	bcc.n	80134f8 <L_shift+0xc>
 801350e:	bd70      	pop	{r4, r5, r6, pc}

08013510 <__match>:
 8013510:	b530      	push	{r4, r5, lr}
 8013512:	6803      	ldr	r3, [r0, #0]
 8013514:	3301      	adds	r3, #1
 8013516:	f811 4b01 	ldrb.w	r4, [r1], #1
 801351a:	b914      	cbnz	r4, 8013522 <__match+0x12>
 801351c:	6003      	str	r3, [r0, #0]
 801351e:	2001      	movs	r0, #1
 8013520:	bd30      	pop	{r4, r5, pc}
 8013522:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013526:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801352a:	2d19      	cmp	r5, #25
 801352c:	bf98      	it	ls
 801352e:	3220      	addls	r2, #32
 8013530:	42a2      	cmp	r2, r4
 8013532:	d0f0      	beq.n	8013516 <__match+0x6>
 8013534:	2000      	movs	r0, #0
 8013536:	e7f3      	b.n	8013520 <__match+0x10>

08013538 <__hexnan>:
 8013538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801353c:	680b      	ldr	r3, [r1, #0]
 801353e:	6801      	ldr	r1, [r0, #0]
 8013540:	115e      	asrs	r6, r3, #5
 8013542:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8013546:	f013 031f 	ands.w	r3, r3, #31
 801354a:	b087      	sub	sp, #28
 801354c:	bf18      	it	ne
 801354e:	3604      	addne	r6, #4
 8013550:	2500      	movs	r5, #0
 8013552:	1f37      	subs	r7, r6, #4
 8013554:	4682      	mov	sl, r0
 8013556:	4690      	mov	r8, r2
 8013558:	9301      	str	r3, [sp, #4]
 801355a:	f846 5c04 	str.w	r5, [r6, #-4]
 801355e:	46b9      	mov	r9, r7
 8013560:	463c      	mov	r4, r7
 8013562:	9502      	str	r5, [sp, #8]
 8013564:	46ab      	mov	fp, r5
 8013566:	784a      	ldrb	r2, [r1, #1]
 8013568:	1c4b      	adds	r3, r1, #1
 801356a:	9303      	str	r3, [sp, #12]
 801356c:	b342      	cbz	r2, 80135c0 <__hexnan+0x88>
 801356e:	4610      	mov	r0, r2
 8013570:	9105      	str	r1, [sp, #20]
 8013572:	9204      	str	r2, [sp, #16]
 8013574:	f7ff fd94 	bl	80130a0 <__hexdig_fun>
 8013578:	2800      	cmp	r0, #0
 801357a:	d151      	bne.n	8013620 <__hexnan+0xe8>
 801357c:	9a04      	ldr	r2, [sp, #16]
 801357e:	9905      	ldr	r1, [sp, #20]
 8013580:	2a20      	cmp	r2, #32
 8013582:	d818      	bhi.n	80135b6 <__hexnan+0x7e>
 8013584:	9b02      	ldr	r3, [sp, #8]
 8013586:	459b      	cmp	fp, r3
 8013588:	dd13      	ble.n	80135b2 <__hexnan+0x7a>
 801358a:	454c      	cmp	r4, r9
 801358c:	d206      	bcs.n	801359c <__hexnan+0x64>
 801358e:	2d07      	cmp	r5, #7
 8013590:	dc04      	bgt.n	801359c <__hexnan+0x64>
 8013592:	462a      	mov	r2, r5
 8013594:	4649      	mov	r1, r9
 8013596:	4620      	mov	r0, r4
 8013598:	f7ff ffa8 	bl	80134ec <L_shift>
 801359c:	4544      	cmp	r4, r8
 801359e:	d952      	bls.n	8013646 <__hexnan+0x10e>
 80135a0:	2300      	movs	r3, #0
 80135a2:	f1a4 0904 	sub.w	r9, r4, #4
 80135a6:	f844 3c04 	str.w	r3, [r4, #-4]
 80135aa:	f8cd b008 	str.w	fp, [sp, #8]
 80135ae:	464c      	mov	r4, r9
 80135b0:	461d      	mov	r5, r3
 80135b2:	9903      	ldr	r1, [sp, #12]
 80135b4:	e7d7      	b.n	8013566 <__hexnan+0x2e>
 80135b6:	2a29      	cmp	r2, #41	@ 0x29
 80135b8:	d157      	bne.n	801366a <__hexnan+0x132>
 80135ba:	3102      	adds	r1, #2
 80135bc:	f8ca 1000 	str.w	r1, [sl]
 80135c0:	f1bb 0f00 	cmp.w	fp, #0
 80135c4:	d051      	beq.n	801366a <__hexnan+0x132>
 80135c6:	454c      	cmp	r4, r9
 80135c8:	d206      	bcs.n	80135d8 <__hexnan+0xa0>
 80135ca:	2d07      	cmp	r5, #7
 80135cc:	dc04      	bgt.n	80135d8 <__hexnan+0xa0>
 80135ce:	462a      	mov	r2, r5
 80135d0:	4649      	mov	r1, r9
 80135d2:	4620      	mov	r0, r4
 80135d4:	f7ff ff8a 	bl	80134ec <L_shift>
 80135d8:	4544      	cmp	r4, r8
 80135da:	d936      	bls.n	801364a <__hexnan+0x112>
 80135dc:	f1a8 0204 	sub.w	r2, r8, #4
 80135e0:	4623      	mov	r3, r4
 80135e2:	f853 1b04 	ldr.w	r1, [r3], #4
 80135e6:	f842 1f04 	str.w	r1, [r2, #4]!
 80135ea:	429f      	cmp	r7, r3
 80135ec:	d2f9      	bcs.n	80135e2 <__hexnan+0xaa>
 80135ee:	1b3b      	subs	r3, r7, r4
 80135f0:	f023 0303 	bic.w	r3, r3, #3
 80135f4:	3304      	adds	r3, #4
 80135f6:	3401      	adds	r4, #1
 80135f8:	3e03      	subs	r6, #3
 80135fa:	42b4      	cmp	r4, r6
 80135fc:	bf88      	it	hi
 80135fe:	2304      	movhi	r3, #4
 8013600:	4443      	add	r3, r8
 8013602:	2200      	movs	r2, #0
 8013604:	f843 2b04 	str.w	r2, [r3], #4
 8013608:	429f      	cmp	r7, r3
 801360a:	d2fb      	bcs.n	8013604 <__hexnan+0xcc>
 801360c:	683b      	ldr	r3, [r7, #0]
 801360e:	b91b      	cbnz	r3, 8013618 <__hexnan+0xe0>
 8013610:	4547      	cmp	r7, r8
 8013612:	d128      	bne.n	8013666 <__hexnan+0x12e>
 8013614:	2301      	movs	r3, #1
 8013616:	603b      	str	r3, [r7, #0]
 8013618:	2005      	movs	r0, #5
 801361a:	b007      	add	sp, #28
 801361c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013620:	3501      	adds	r5, #1
 8013622:	2d08      	cmp	r5, #8
 8013624:	f10b 0b01 	add.w	fp, fp, #1
 8013628:	dd06      	ble.n	8013638 <__hexnan+0x100>
 801362a:	4544      	cmp	r4, r8
 801362c:	d9c1      	bls.n	80135b2 <__hexnan+0x7a>
 801362e:	2300      	movs	r3, #0
 8013630:	f844 3c04 	str.w	r3, [r4, #-4]
 8013634:	2501      	movs	r5, #1
 8013636:	3c04      	subs	r4, #4
 8013638:	6822      	ldr	r2, [r4, #0]
 801363a:	f000 000f 	and.w	r0, r0, #15
 801363e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013642:	6020      	str	r0, [r4, #0]
 8013644:	e7b5      	b.n	80135b2 <__hexnan+0x7a>
 8013646:	2508      	movs	r5, #8
 8013648:	e7b3      	b.n	80135b2 <__hexnan+0x7a>
 801364a:	9b01      	ldr	r3, [sp, #4]
 801364c:	2b00      	cmp	r3, #0
 801364e:	d0dd      	beq.n	801360c <__hexnan+0xd4>
 8013650:	f1c3 0320 	rsb	r3, r3, #32
 8013654:	f04f 32ff 	mov.w	r2, #4294967295
 8013658:	40da      	lsrs	r2, r3
 801365a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801365e:	4013      	ands	r3, r2
 8013660:	f846 3c04 	str.w	r3, [r6, #-4]
 8013664:	e7d2      	b.n	801360c <__hexnan+0xd4>
 8013666:	3f04      	subs	r7, #4
 8013668:	e7d0      	b.n	801360c <__hexnan+0xd4>
 801366a:	2004      	movs	r0, #4
 801366c:	e7d5      	b.n	801361a <__hexnan+0xe2>

0801366e <__ascii_mbtowc>:
 801366e:	b082      	sub	sp, #8
 8013670:	b901      	cbnz	r1, 8013674 <__ascii_mbtowc+0x6>
 8013672:	a901      	add	r1, sp, #4
 8013674:	b142      	cbz	r2, 8013688 <__ascii_mbtowc+0x1a>
 8013676:	b14b      	cbz	r3, 801368c <__ascii_mbtowc+0x1e>
 8013678:	7813      	ldrb	r3, [r2, #0]
 801367a:	600b      	str	r3, [r1, #0]
 801367c:	7812      	ldrb	r2, [r2, #0]
 801367e:	1e10      	subs	r0, r2, #0
 8013680:	bf18      	it	ne
 8013682:	2001      	movne	r0, #1
 8013684:	b002      	add	sp, #8
 8013686:	4770      	bx	lr
 8013688:	4610      	mov	r0, r2
 801368a:	e7fb      	b.n	8013684 <__ascii_mbtowc+0x16>
 801368c:	f06f 0001 	mvn.w	r0, #1
 8013690:	e7f8      	b.n	8013684 <__ascii_mbtowc+0x16>
	...

08013694 <_Balloc>:
 8013694:	b570      	push	{r4, r5, r6, lr}
 8013696:	69c6      	ldr	r6, [r0, #28]
 8013698:	4604      	mov	r4, r0
 801369a:	460d      	mov	r5, r1
 801369c:	b976      	cbnz	r6, 80136bc <_Balloc+0x28>
 801369e:	2010      	movs	r0, #16
 80136a0:	f7fc fcae 	bl	8010000 <malloc>
 80136a4:	4602      	mov	r2, r0
 80136a6:	61e0      	str	r0, [r4, #28]
 80136a8:	b920      	cbnz	r0, 80136b4 <_Balloc+0x20>
 80136aa:	4b18      	ldr	r3, [pc, #96]	@ (801370c <_Balloc+0x78>)
 80136ac:	4818      	ldr	r0, [pc, #96]	@ (8013710 <_Balloc+0x7c>)
 80136ae:	216b      	movs	r1, #107	@ 0x6b
 80136b0:	f7fe fde4 	bl	801227c <__assert_func>
 80136b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80136b8:	6006      	str	r6, [r0, #0]
 80136ba:	60c6      	str	r6, [r0, #12]
 80136bc:	69e6      	ldr	r6, [r4, #28]
 80136be:	68f3      	ldr	r3, [r6, #12]
 80136c0:	b183      	cbz	r3, 80136e4 <_Balloc+0x50>
 80136c2:	69e3      	ldr	r3, [r4, #28]
 80136c4:	68db      	ldr	r3, [r3, #12]
 80136c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80136ca:	b9b8      	cbnz	r0, 80136fc <_Balloc+0x68>
 80136cc:	2101      	movs	r1, #1
 80136ce:	fa01 f605 	lsl.w	r6, r1, r5
 80136d2:	1d72      	adds	r2, r6, #5
 80136d4:	0092      	lsls	r2, r2, #2
 80136d6:	4620      	mov	r0, r4
 80136d8:	f001 f88f 	bl	80147fa <_calloc_r>
 80136dc:	b160      	cbz	r0, 80136f8 <_Balloc+0x64>
 80136de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80136e2:	e00e      	b.n	8013702 <_Balloc+0x6e>
 80136e4:	2221      	movs	r2, #33	@ 0x21
 80136e6:	2104      	movs	r1, #4
 80136e8:	4620      	mov	r0, r4
 80136ea:	f001 f886 	bl	80147fa <_calloc_r>
 80136ee:	69e3      	ldr	r3, [r4, #28]
 80136f0:	60f0      	str	r0, [r6, #12]
 80136f2:	68db      	ldr	r3, [r3, #12]
 80136f4:	2b00      	cmp	r3, #0
 80136f6:	d1e4      	bne.n	80136c2 <_Balloc+0x2e>
 80136f8:	2000      	movs	r0, #0
 80136fa:	bd70      	pop	{r4, r5, r6, pc}
 80136fc:	6802      	ldr	r2, [r0, #0]
 80136fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013702:	2300      	movs	r3, #0
 8013704:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013708:	e7f7      	b.n	80136fa <_Balloc+0x66>
 801370a:	bf00      	nop
 801370c:	080150fb 	.word	0x080150fb
 8013710:	08015286 	.word	0x08015286

08013714 <_Bfree>:
 8013714:	b570      	push	{r4, r5, r6, lr}
 8013716:	69c6      	ldr	r6, [r0, #28]
 8013718:	4605      	mov	r5, r0
 801371a:	460c      	mov	r4, r1
 801371c:	b976      	cbnz	r6, 801373c <_Bfree+0x28>
 801371e:	2010      	movs	r0, #16
 8013720:	f7fc fc6e 	bl	8010000 <malloc>
 8013724:	4602      	mov	r2, r0
 8013726:	61e8      	str	r0, [r5, #28]
 8013728:	b920      	cbnz	r0, 8013734 <_Bfree+0x20>
 801372a:	4b09      	ldr	r3, [pc, #36]	@ (8013750 <_Bfree+0x3c>)
 801372c:	4809      	ldr	r0, [pc, #36]	@ (8013754 <_Bfree+0x40>)
 801372e:	218f      	movs	r1, #143	@ 0x8f
 8013730:	f7fe fda4 	bl	801227c <__assert_func>
 8013734:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013738:	6006      	str	r6, [r0, #0]
 801373a:	60c6      	str	r6, [r0, #12]
 801373c:	b13c      	cbz	r4, 801374e <_Bfree+0x3a>
 801373e:	69eb      	ldr	r3, [r5, #28]
 8013740:	6862      	ldr	r2, [r4, #4]
 8013742:	68db      	ldr	r3, [r3, #12]
 8013744:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013748:	6021      	str	r1, [r4, #0]
 801374a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801374e:	bd70      	pop	{r4, r5, r6, pc}
 8013750:	080150fb 	.word	0x080150fb
 8013754:	08015286 	.word	0x08015286

08013758 <__multadd>:
 8013758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801375c:	690d      	ldr	r5, [r1, #16]
 801375e:	4607      	mov	r7, r0
 8013760:	460c      	mov	r4, r1
 8013762:	461e      	mov	r6, r3
 8013764:	f101 0c14 	add.w	ip, r1, #20
 8013768:	2000      	movs	r0, #0
 801376a:	f8dc 3000 	ldr.w	r3, [ip]
 801376e:	b299      	uxth	r1, r3
 8013770:	fb02 6101 	mla	r1, r2, r1, r6
 8013774:	0c1e      	lsrs	r6, r3, #16
 8013776:	0c0b      	lsrs	r3, r1, #16
 8013778:	fb02 3306 	mla	r3, r2, r6, r3
 801377c:	b289      	uxth	r1, r1
 801377e:	3001      	adds	r0, #1
 8013780:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013784:	4285      	cmp	r5, r0
 8013786:	f84c 1b04 	str.w	r1, [ip], #4
 801378a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801378e:	dcec      	bgt.n	801376a <__multadd+0x12>
 8013790:	b30e      	cbz	r6, 80137d6 <__multadd+0x7e>
 8013792:	68a3      	ldr	r3, [r4, #8]
 8013794:	42ab      	cmp	r3, r5
 8013796:	dc19      	bgt.n	80137cc <__multadd+0x74>
 8013798:	6861      	ldr	r1, [r4, #4]
 801379a:	4638      	mov	r0, r7
 801379c:	3101      	adds	r1, #1
 801379e:	f7ff ff79 	bl	8013694 <_Balloc>
 80137a2:	4680      	mov	r8, r0
 80137a4:	b928      	cbnz	r0, 80137b2 <__multadd+0x5a>
 80137a6:	4602      	mov	r2, r0
 80137a8:	4b0c      	ldr	r3, [pc, #48]	@ (80137dc <__multadd+0x84>)
 80137aa:	480d      	ldr	r0, [pc, #52]	@ (80137e0 <__multadd+0x88>)
 80137ac:	21ba      	movs	r1, #186	@ 0xba
 80137ae:	f7fe fd65 	bl	801227c <__assert_func>
 80137b2:	6922      	ldr	r2, [r4, #16]
 80137b4:	3202      	adds	r2, #2
 80137b6:	f104 010c 	add.w	r1, r4, #12
 80137ba:	0092      	lsls	r2, r2, #2
 80137bc:	300c      	adds	r0, #12
 80137be:	f7fe fd40 	bl	8012242 <memcpy>
 80137c2:	4621      	mov	r1, r4
 80137c4:	4638      	mov	r0, r7
 80137c6:	f7ff ffa5 	bl	8013714 <_Bfree>
 80137ca:	4644      	mov	r4, r8
 80137cc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80137d0:	3501      	adds	r5, #1
 80137d2:	615e      	str	r6, [r3, #20]
 80137d4:	6125      	str	r5, [r4, #16]
 80137d6:	4620      	mov	r0, r4
 80137d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80137dc:	08015215 	.word	0x08015215
 80137e0:	08015286 	.word	0x08015286

080137e4 <__s2b>:
 80137e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80137e8:	460c      	mov	r4, r1
 80137ea:	4615      	mov	r5, r2
 80137ec:	461f      	mov	r7, r3
 80137ee:	2209      	movs	r2, #9
 80137f0:	3308      	adds	r3, #8
 80137f2:	4606      	mov	r6, r0
 80137f4:	fb93 f3f2 	sdiv	r3, r3, r2
 80137f8:	2100      	movs	r1, #0
 80137fa:	2201      	movs	r2, #1
 80137fc:	429a      	cmp	r2, r3
 80137fe:	db09      	blt.n	8013814 <__s2b+0x30>
 8013800:	4630      	mov	r0, r6
 8013802:	f7ff ff47 	bl	8013694 <_Balloc>
 8013806:	b940      	cbnz	r0, 801381a <__s2b+0x36>
 8013808:	4602      	mov	r2, r0
 801380a:	4b19      	ldr	r3, [pc, #100]	@ (8013870 <__s2b+0x8c>)
 801380c:	4819      	ldr	r0, [pc, #100]	@ (8013874 <__s2b+0x90>)
 801380e:	21d3      	movs	r1, #211	@ 0xd3
 8013810:	f7fe fd34 	bl	801227c <__assert_func>
 8013814:	0052      	lsls	r2, r2, #1
 8013816:	3101      	adds	r1, #1
 8013818:	e7f0      	b.n	80137fc <__s2b+0x18>
 801381a:	9b08      	ldr	r3, [sp, #32]
 801381c:	6143      	str	r3, [r0, #20]
 801381e:	2d09      	cmp	r5, #9
 8013820:	f04f 0301 	mov.w	r3, #1
 8013824:	6103      	str	r3, [r0, #16]
 8013826:	dd16      	ble.n	8013856 <__s2b+0x72>
 8013828:	f104 0909 	add.w	r9, r4, #9
 801382c:	46c8      	mov	r8, r9
 801382e:	442c      	add	r4, r5
 8013830:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013834:	4601      	mov	r1, r0
 8013836:	3b30      	subs	r3, #48	@ 0x30
 8013838:	220a      	movs	r2, #10
 801383a:	4630      	mov	r0, r6
 801383c:	f7ff ff8c 	bl	8013758 <__multadd>
 8013840:	45a0      	cmp	r8, r4
 8013842:	d1f5      	bne.n	8013830 <__s2b+0x4c>
 8013844:	f1a5 0408 	sub.w	r4, r5, #8
 8013848:	444c      	add	r4, r9
 801384a:	1b2d      	subs	r5, r5, r4
 801384c:	1963      	adds	r3, r4, r5
 801384e:	42bb      	cmp	r3, r7
 8013850:	db04      	blt.n	801385c <__s2b+0x78>
 8013852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013856:	340a      	adds	r4, #10
 8013858:	2509      	movs	r5, #9
 801385a:	e7f6      	b.n	801384a <__s2b+0x66>
 801385c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013860:	4601      	mov	r1, r0
 8013862:	3b30      	subs	r3, #48	@ 0x30
 8013864:	220a      	movs	r2, #10
 8013866:	4630      	mov	r0, r6
 8013868:	f7ff ff76 	bl	8013758 <__multadd>
 801386c:	e7ee      	b.n	801384c <__s2b+0x68>
 801386e:	bf00      	nop
 8013870:	08015215 	.word	0x08015215
 8013874:	08015286 	.word	0x08015286

08013878 <__hi0bits>:
 8013878:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801387c:	4603      	mov	r3, r0
 801387e:	bf36      	itet	cc
 8013880:	0403      	lslcc	r3, r0, #16
 8013882:	2000      	movcs	r0, #0
 8013884:	2010      	movcc	r0, #16
 8013886:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801388a:	bf3c      	itt	cc
 801388c:	021b      	lslcc	r3, r3, #8
 801388e:	3008      	addcc	r0, #8
 8013890:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013894:	bf3c      	itt	cc
 8013896:	011b      	lslcc	r3, r3, #4
 8013898:	3004      	addcc	r0, #4
 801389a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801389e:	bf3c      	itt	cc
 80138a0:	009b      	lslcc	r3, r3, #2
 80138a2:	3002      	addcc	r0, #2
 80138a4:	2b00      	cmp	r3, #0
 80138a6:	db05      	blt.n	80138b4 <__hi0bits+0x3c>
 80138a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80138ac:	f100 0001 	add.w	r0, r0, #1
 80138b0:	bf08      	it	eq
 80138b2:	2020      	moveq	r0, #32
 80138b4:	4770      	bx	lr

080138b6 <__lo0bits>:
 80138b6:	6803      	ldr	r3, [r0, #0]
 80138b8:	4602      	mov	r2, r0
 80138ba:	f013 0007 	ands.w	r0, r3, #7
 80138be:	d00b      	beq.n	80138d8 <__lo0bits+0x22>
 80138c0:	07d9      	lsls	r1, r3, #31
 80138c2:	d421      	bmi.n	8013908 <__lo0bits+0x52>
 80138c4:	0798      	lsls	r0, r3, #30
 80138c6:	bf49      	itett	mi
 80138c8:	085b      	lsrmi	r3, r3, #1
 80138ca:	089b      	lsrpl	r3, r3, #2
 80138cc:	2001      	movmi	r0, #1
 80138ce:	6013      	strmi	r3, [r2, #0]
 80138d0:	bf5c      	itt	pl
 80138d2:	6013      	strpl	r3, [r2, #0]
 80138d4:	2002      	movpl	r0, #2
 80138d6:	4770      	bx	lr
 80138d8:	b299      	uxth	r1, r3
 80138da:	b909      	cbnz	r1, 80138e0 <__lo0bits+0x2a>
 80138dc:	0c1b      	lsrs	r3, r3, #16
 80138de:	2010      	movs	r0, #16
 80138e0:	b2d9      	uxtb	r1, r3
 80138e2:	b909      	cbnz	r1, 80138e8 <__lo0bits+0x32>
 80138e4:	3008      	adds	r0, #8
 80138e6:	0a1b      	lsrs	r3, r3, #8
 80138e8:	0719      	lsls	r1, r3, #28
 80138ea:	bf04      	itt	eq
 80138ec:	091b      	lsreq	r3, r3, #4
 80138ee:	3004      	addeq	r0, #4
 80138f0:	0799      	lsls	r1, r3, #30
 80138f2:	bf04      	itt	eq
 80138f4:	089b      	lsreq	r3, r3, #2
 80138f6:	3002      	addeq	r0, #2
 80138f8:	07d9      	lsls	r1, r3, #31
 80138fa:	d403      	bmi.n	8013904 <__lo0bits+0x4e>
 80138fc:	085b      	lsrs	r3, r3, #1
 80138fe:	f100 0001 	add.w	r0, r0, #1
 8013902:	d003      	beq.n	801390c <__lo0bits+0x56>
 8013904:	6013      	str	r3, [r2, #0]
 8013906:	4770      	bx	lr
 8013908:	2000      	movs	r0, #0
 801390a:	4770      	bx	lr
 801390c:	2020      	movs	r0, #32
 801390e:	4770      	bx	lr

08013910 <__i2b>:
 8013910:	b510      	push	{r4, lr}
 8013912:	460c      	mov	r4, r1
 8013914:	2101      	movs	r1, #1
 8013916:	f7ff febd 	bl	8013694 <_Balloc>
 801391a:	4602      	mov	r2, r0
 801391c:	b928      	cbnz	r0, 801392a <__i2b+0x1a>
 801391e:	4b05      	ldr	r3, [pc, #20]	@ (8013934 <__i2b+0x24>)
 8013920:	4805      	ldr	r0, [pc, #20]	@ (8013938 <__i2b+0x28>)
 8013922:	f240 1145 	movw	r1, #325	@ 0x145
 8013926:	f7fe fca9 	bl	801227c <__assert_func>
 801392a:	2301      	movs	r3, #1
 801392c:	6144      	str	r4, [r0, #20]
 801392e:	6103      	str	r3, [r0, #16]
 8013930:	bd10      	pop	{r4, pc}
 8013932:	bf00      	nop
 8013934:	08015215 	.word	0x08015215
 8013938:	08015286 	.word	0x08015286

0801393c <__multiply>:
 801393c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013940:	4617      	mov	r7, r2
 8013942:	690a      	ldr	r2, [r1, #16]
 8013944:	693b      	ldr	r3, [r7, #16]
 8013946:	429a      	cmp	r2, r3
 8013948:	bfa8      	it	ge
 801394a:	463b      	movge	r3, r7
 801394c:	4689      	mov	r9, r1
 801394e:	bfa4      	itt	ge
 8013950:	460f      	movge	r7, r1
 8013952:	4699      	movge	r9, r3
 8013954:	693d      	ldr	r5, [r7, #16]
 8013956:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801395a:	68bb      	ldr	r3, [r7, #8]
 801395c:	6879      	ldr	r1, [r7, #4]
 801395e:	eb05 060a 	add.w	r6, r5, sl
 8013962:	42b3      	cmp	r3, r6
 8013964:	b085      	sub	sp, #20
 8013966:	bfb8      	it	lt
 8013968:	3101      	addlt	r1, #1
 801396a:	f7ff fe93 	bl	8013694 <_Balloc>
 801396e:	b930      	cbnz	r0, 801397e <__multiply+0x42>
 8013970:	4602      	mov	r2, r0
 8013972:	4b41      	ldr	r3, [pc, #260]	@ (8013a78 <__multiply+0x13c>)
 8013974:	4841      	ldr	r0, [pc, #260]	@ (8013a7c <__multiply+0x140>)
 8013976:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801397a:	f7fe fc7f 	bl	801227c <__assert_func>
 801397e:	f100 0414 	add.w	r4, r0, #20
 8013982:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013986:	4623      	mov	r3, r4
 8013988:	2200      	movs	r2, #0
 801398a:	4573      	cmp	r3, lr
 801398c:	d320      	bcc.n	80139d0 <__multiply+0x94>
 801398e:	f107 0814 	add.w	r8, r7, #20
 8013992:	f109 0114 	add.w	r1, r9, #20
 8013996:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801399a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801399e:	9302      	str	r3, [sp, #8]
 80139a0:	1beb      	subs	r3, r5, r7
 80139a2:	3b15      	subs	r3, #21
 80139a4:	f023 0303 	bic.w	r3, r3, #3
 80139a8:	3304      	adds	r3, #4
 80139aa:	3715      	adds	r7, #21
 80139ac:	42bd      	cmp	r5, r7
 80139ae:	bf38      	it	cc
 80139b0:	2304      	movcc	r3, #4
 80139b2:	9301      	str	r3, [sp, #4]
 80139b4:	9b02      	ldr	r3, [sp, #8]
 80139b6:	9103      	str	r1, [sp, #12]
 80139b8:	428b      	cmp	r3, r1
 80139ba:	d80c      	bhi.n	80139d6 <__multiply+0x9a>
 80139bc:	2e00      	cmp	r6, #0
 80139be:	dd03      	ble.n	80139c8 <__multiply+0x8c>
 80139c0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80139c4:	2b00      	cmp	r3, #0
 80139c6:	d055      	beq.n	8013a74 <__multiply+0x138>
 80139c8:	6106      	str	r6, [r0, #16]
 80139ca:	b005      	add	sp, #20
 80139cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139d0:	f843 2b04 	str.w	r2, [r3], #4
 80139d4:	e7d9      	b.n	801398a <__multiply+0x4e>
 80139d6:	f8b1 a000 	ldrh.w	sl, [r1]
 80139da:	f1ba 0f00 	cmp.w	sl, #0
 80139de:	d01f      	beq.n	8013a20 <__multiply+0xe4>
 80139e0:	46c4      	mov	ip, r8
 80139e2:	46a1      	mov	r9, r4
 80139e4:	2700      	movs	r7, #0
 80139e6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80139ea:	f8d9 3000 	ldr.w	r3, [r9]
 80139ee:	fa1f fb82 	uxth.w	fp, r2
 80139f2:	b29b      	uxth	r3, r3
 80139f4:	fb0a 330b 	mla	r3, sl, fp, r3
 80139f8:	443b      	add	r3, r7
 80139fa:	f8d9 7000 	ldr.w	r7, [r9]
 80139fe:	0c12      	lsrs	r2, r2, #16
 8013a00:	0c3f      	lsrs	r7, r7, #16
 8013a02:	fb0a 7202 	mla	r2, sl, r2, r7
 8013a06:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013a0a:	b29b      	uxth	r3, r3
 8013a0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013a10:	4565      	cmp	r5, ip
 8013a12:	f849 3b04 	str.w	r3, [r9], #4
 8013a16:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013a1a:	d8e4      	bhi.n	80139e6 <__multiply+0xaa>
 8013a1c:	9b01      	ldr	r3, [sp, #4]
 8013a1e:	50e7      	str	r7, [r4, r3]
 8013a20:	9b03      	ldr	r3, [sp, #12]
 8013a22:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013a26:	3104      	adds	r1, #4
 8013a28:	f1b9 0f00 	cmp.w	r9, #0
 8013a2c:	d020      	beq.n	8013a70 <__multiply+0x134>
 8013a2e:	6823      	ldr	r3, [r4, #0]
 8013a30:	4647      	mov	r7, r8
 8013a32:	46a4      	mov	ip, r4
 8013a34:	f04f 0a00 	mov.w	sl, #0
 8013a38:	f8b7 b000 	ldrh.w	fp, [r7]
 8013a3c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013a40:	fb09 220b 	mla	r2, r9, fp, r2
 8013a44:	4452      	add	r2, sl
 8013a46:	b29b      	uxth	r3, r3
 8013a48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013a4c:	f84c 3b04 	str.w	r3, [ip], #4
 8013a50:	f857 3b04 	ldr.w	r3, [r7], #4
 8013a54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013a58:	f8bc 3000 	ldrh.w	r3, [ip]
 8013a5c:	fb09 330a 	mla	r3, r9, sl, r3
 8013a60:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013a64:	42bd      	cmp	r5, r7
 8013a66:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013a6a:	d8e5      	bhi.n	8013a38 <__multiply+0xfc>
 8013a6c:	9a01      	ldr	r2, [sp, #4]
 8013a6e:	50a3      	str	r3, [r4, r2]
 8013a70:	3404      	adds	r4, #4
 8013a72:	e79f      	b.n	80139b4 <__multiply+0x78>
 8013a74:	3e01      	subs	r6, #1
 8013a76:	e7a1      	b.n	80139bc <__multiply+0x80>
 8013a78:	08015215 	.word	0x08015215
 8013a7c:	08015286 	.word	0x08015286

08013a80 <__pow5mult>:
 8013a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a84:	4615      	mov	r5, r2
 8013a86:	f012 0203 	ands.w	r2, r2, #3
 8013a8a:	4607      	mov	r7, r0
 8013a8c:	460e      	mov	r6, r1
 8013a8e:	d007      	beq.n	8013aa0 <__pow5mult+0x20>
 8013a90:	4c25      	ldr	r4, [pc, #148]	@ (8013b28 <__pow5mult+0xa8>)
 8013a92:	3a01      	subs	r2, #1
 8013a94:	2300      	movs	r3, #0
 8013a96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013a9a:	f7ff fe5d 	bl	8013758 <__multadd>
 8013a9e:	4606      	mov	r6, r0
 8013aa0:	10ad      	asrs	r5, r5, #2
 8013aa2:	d03d      	beq.n	8013b20 <__pow5mult+0xa0>
 8013aa4:	69fc      	ldr	r4, [r7, #28]
 8013aa6:	b97c      	cbnz	r4, 8013ac8 <__pow5mult+0x48>
 8013aa8:	2010      	movs	r0, #16
 8013aaa:	f7fc faa9 	bl	8010000 <malloc>
 8013aae:	4602      	mov	r2, r0
 8013ab0:	61f8      	str	r0, [r7, #28]
 8013ab2:	b928      	cbnz	r0, 8013ac0 <__pow5mult+0x40>
 8013ab4:	4b1d      	ldr	r3, [pc, #116]	@ (8013b2c <__pow5mult+0xac>)
 8013ab6:	481e      	ldr	r0, [pc, #120]	@ (8013b30 <__pow5mult+0xb0>)
 8013ab8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013abc:	f7fe fbde 	bl	801227c <__assert_func>
 8013ac0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013ac4:	6004      	str	r4, [r0, #0]
 8013ac6:	60c4      	str	r4, [r0, #12]
 8013ac8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013acc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013ad0:	b94c      	cbnz	r4, 8013ae6 <__pow5mult+0x66>
 8013ad2:	f240 2171 	movw	r1, #625	@ 0x271
 8013ad6:	4638      	mov	r0, r7
 8013ad8:	f7ff ff1a 	bl	8013910 <__i2b>
 8013adc:	2300      	movs	r3, #0
 8013ade:	f8c8 0008 	str.w	r0, [r8, #8]
 8013ae2:	4604      	mov	r4, r0
 8013ae4:	6003      	str	r3, [r0, #0]
 8013ae6:	f04f 0900 	mov.w	r9, #0
 8013aea:	07eb      	lsls	r3, r5, #31
 8013aec:	d50a      	bpl.n	8013b04 <__pow5mult+0x84>
 8013aee:	4631      	mov	r1, r6
 8013af0:	4622      	mov	r2, r4
 8013af2:	4638      	mov	r0, r7
 8013af4:	f7ff ff22 	bl	801393c <__multiply>
 8013af8:	4631      	mov	r1, r6
 8013afa:	4680      	mov	r8, r0
 8013afc:	4638      	mov	r0, r7
 8013afe:	f7ff fe09 	bl	8013714 <_Bfree>
 8013b02:	4646      	mov	r6, r8
 8013b04:	106d      	asrs	r5, r5, #1
 8013b06:	d00b      	beq.n	8013b20 <__pow5mult+0xa0>
 8013b08:	6820      	ldr	r0, [r4, #0]
 8013b0a:	b938      	cbnz	r0, 8013b1c <__pow5mult+0x9c>
 8013b0c:	4622      	mov	r2, r4
 8013b0e:	4621      	mov	r1, r4
 8013b10:	4638      	mov	r0, r7
 8013b12:	f7ff ff13 	bl	801393c <__multiply>
 8013b16:	6020      	str	r0, [r4, #0]
 8013b18:	f8c0 9000 	str.w	r9, [r0]
 8013b1c:	4604      	mov	r4, r0
 8013b1e:	e7e4      	b.n	8013aea <__pow5mult+0x6a>
 8013b20:	4630      	mov	r0, r6
 8013b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b26:	bf00      	nop
 8013b28:	08015444 	.word	0x08015444
 8013b2c:	080150fb 	.word	0x080150fb
 8013b30:	08015286 	.word	0x08015286

08013b34 <__lshift>:
 8013b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b38:	460c      	mov	r4, r1
 8013b3a:	6849      	ldr	r1, [r1, #4]
 8013b3c:	6923      	ldr	r3, [r4, #16]
 8013b3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013b42:	68a3      	ldr	r3, [r4, #8]
 8013b44:	4607      	mov	r7, r0
 8013b46:	4691      	mov	r9, r2
 8013b48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013b4c:	f108 0601 	add.w	r6, r8, #1
 8013b50:	42b3      	cmp	r3, r6
 8013b52:	db0b      	blt.n	8013b6c <__lshift+0x38>
 8013b54:	4638      	mov	r0, r7
 8013b56:	f7ff fd9d 	bl	8013694 <_Balloc>
 8013b5a:	4605      	mov	r5, r0
 8013b5c:	b948      	cbnz	r0, 8013b72 <__lshift+0x3e>
 8013b5e:	4602      	mov	r2, r0
 8013b60:	4b28      	ldr	r3, [pc, #160]	@ (8013c04 <__lshift+0xd0>)
 8013b62:	4829      	ldr	r0, [pc, #164]	@ (8013c08 <__lshift+0xd4>)
 8013b64:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013b68:	f7fe fb88 	bl	801227c <__assert_func>
 8013b6c:	3101      	adds	r1, #1
 8013b6e:	005b      	lsls	r3, r3, #1
 8013b70:	e7ee      	b.n	8013b50 <__lshift+0x1c>
 8013b72:	2300      	movs	r3, #0
 8013b74:	f100 0114 	add.w	r1, r0, #20
 8013b78:	f100 0210 	add.w	r2, r0, #16
 8013b7c:	4618      	mov	r0, r3
 8013b7e:	4553      	cmp	r3, sl
 8013b80:	db33      	blt.n	8013bea <__lshift+0xb6>
 8013b82:	6920      	ldr	r0, [r4, #16]
 8013b84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013b88:	f104 0314 	add.w	r3, r4, #20
 8013b8c:	f019 091f 	ands.w	r9, r9, #31
 8013b90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013b94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013b98:	d02b      	beq.n	8013bf2 <__lshift+0xbe>
 8013b9a:	f1c9 0e20 	rsb	lr, r9, #32
 8013b9e:	468a      	mov	sl, r1
 8013ba0:	2200      	movs	r2, #0
 8013ba2:	6818      	ldr	r0, [r3, #0]
 8013ba4:	fa00 f009 	lsl.w	r0, r0, r9
 8013ba8:	4310      	orrs	r0, r2
 8013baa:	f84a 0b04 	str.w	r0, [sl], #4
 8013bae:	f853 2b04 	ldr.w	r2, [r3], #4
 8013bb2:	459c      	cmp	ip, r3
 8013bb4:	fa22 f20e 	lsr.w	r2, r2, lr
 8013bb8:	d8f3      	bhi.n	8013ba2 <__lshift+0x6e>
 8013bba:	ebac 0304 	sub.w	r3, ip, r4
 8013bbe:	3b15      	subs	r3, #21
 8013bc0:	f023 0303 	bic.w	r3, r3, #3
 8013bc4:	3304      	adds	r3, #4
 8013bc6:	f104 0015 	add.w	r0, r4, #21
 8013bca:	4560      	cmp	r0, ip
 8013bcc:	bf88      	it	hi
 8013bce:	2304      	movhi	r3, #4
 8013bd0:	50ca      	str	r2, [r1, r3]
 8013bd2:	b10a      	cbz	r2, 8013bd8 <__lshift+0xa4>
 8013bd4:	f108 0602 	add.w	r6, r8, #2
 8013bd8:	3e01      	subs	r6, #1
 8013bda:	4638      	mov	r0, r7
 8013bdc:	612e      	str	r6, [r5, #16]
 8013bde:	4621      	mov	r1, r4
 8013be0:	f7ff fd98 	bl	8013714 <_Bfree>
 8013be4:	4628      	mov	r0, r5
 8013be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013bea:	f842 0f04 	str.w	r0, [r2, #4]!
 8013bee:	3301      	adds	r3, #1
 8013bf0:	e7c5      	b.n	8013b7e <__lshift+0x4a>
 8013bf2:	3904      	subs	r1, #4
 8013bf4:	f853 2b04 	ldr.w	r2, [r3], #4
 8013bf8:	f841 2f04 	str.w	r2, [r1, #4]!
 8013bfc:	459c      	cmp	ip, r3
 8013bfe:	d8f9      	bhi.n	8013bf4 <__lshift+0xc0>
 8013c00:	e7ea      	b.n	8013bd8 <__lshift+0xa4>
 8013c02:	bf00      	nop
 8013c04:	08015215 	.word	0x08015215
 8013c08:	08015286 	.word	0x08015286

08013c0c <__mcmp>:
 8013c0c:	690a      	ldr	r2, [r1, #16]
 8013c0e:	4603      	mov	r3, r0
 8013c10:	6900      	ldr	r0, [r0, #16]
 8013c12:	1a80      	subs	r0, r0, r2
 8013c14:	b530      	push	{r4, r5, lr}
 8013c16:	d10e      	bne.n	8013c36 <__mcmp+0x2a>
 8013c18:	3314      	adds	r3, #20
 8013c1a:	3114      	adds	r1, #20
 8013c1c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013c20:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013c24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013c28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013c2c:	4295      	cmp	r5, r2
 8013c2e:	d003      	beq.n	8013c38 <__mcmp+0x2c>
 8013c30:	d205      	bcs.n	8013c3e <__mcmp+0x32>
 8013c32:	f04f 30ff 	mov.w	r0, #4294967295
 8013c36:	bd30      	pop	{r4, r5, pc}
 8013c38:	42a3      	cmp	r3, r4
 8013c3a:	d3f3      	bcc.n	8013c24 <__mcmp+0x18>
 8013c3c:	e7fb      	b.n	8013c36 <__mcmp+0x2a>
 8013c3e:	2001      	movs	r0, #1
 8013c40:	e7f9      	b.n	8013c36 <__mcmp+0x2a>
	...

08013c44 <__mdiff>:
 8013c44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c48:	4689      	mov	r9, r1
 8013c4a:	4606      	mov	r6, r0
 8013c4c:	4611      	mov	r1, r2
 8013c4e:	4648      	mov	r0, r9
 8013c50:	4614      	mov	r4, r2
 8013c52:	f7ff ffdb 	bl	8013c0c <__mcmp>
 8013c56:	1e05      	subs	r5, r0, #0
 8013c58:	d112      	bne.n	8013c80 <__mdiff+0x3c>
 8013c5a:	4629      	mov	r1, r5
 8013c5c:	4630      	mov	r0, r6
 8013c5e:	f7ff fd19 	bl	8013694 <_Balloc>
 8013c62:	4602      	mov	r2, r0
 8013c64:	b928      	cbnz	r0, 8013c72 <__mdiff+0x2e>
 8013c66:	4b3f      	ldr	r3, [pc, #252]	@ (8013d64 <__mdiff+0x120>)
 8013c68:	f240 2137 	movw	r1, #567	@ 0x237
 8013c6c:	483e      	ldr	r0, [pc, #248]	@ (8013d68 <__mdiff+0x124>)
 8013c6e:	f7fe fb05 	bl	801227c <__assert_func>
 8013c72:	2301      	movs	r3, #1
 8013c74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013c78:	4610      	mov	r0, r2
 8013c7a:	b003      	add	sp, #12
 8013c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c80:	bfbc      	itt	lt
 8013c82:	464b      	movlt	r3, r9
 8013c84:	46a1      	movlt	r9, r4
 8013c86:	4630      	mov	r0, r6
 8013c88:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013c8c:	bfba      	itte	lt
 8013c8e:	461c      	movlt	r4, r3
 8013c90:	2501      	movlt	r5, #1
 8013c92:	2500      	movge	r5, #0
 8013c94:	f7ff fcfe 	bl	8013694 <_Balloc>
 8013c98:	4602      	mov	r2, r0
 8013c9a:	b918      	cbnz	r0, 8013ca4 <__mdiff+0x60>
 8013c9c:	4b31      	ldr	r3, [pc, #196]	@ (8013d64 <__mdiff+0x120>)
 8013c9e:	f240 2145 	movw	r1, #581	@ 0x245
 8013ca2:	e7e3      	b.n	8013c6c <__mdiff+0x28>
 8013ca4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013ca8:	6926      	ldr	r6, [r4, #16]
 8013caa:	60c5      	str	r5, [r0, #12]
 8013cac:	f109 0310 	add.w	r3, r9, #16
 8013cb0:	f109 0514 	add.w	r5, r9, #20
 8013cb4:	f104 0e14 	add.w	lr, r4, #20
 8013cb8:	f100 0b14 	add.w	fp, r0, #20
 8013cbc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013cc0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013cc4:	9301      	str	r3, [sp, #4]
 8013cc6:	46d9      	mov	r9, fp
 8013cc8:	f04f 0c00 	mov.w	ip, #0
 8013ccc:	9b01      	ldr	r3, [sp, #4]
 8013cce:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013cd2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013cd6:	9301      	str	r3, [sp, #4]
 8013cd8:	fa1f f38a 	uxth.w	r3, sl
 8013cdc:	4619      	mov	r1, r3
 8013cde:	b283      	uxth	r3, r0
 8013ce0:	1acb      	subs	r3, r1, r3
 8013ce2:	0c00      	lsrs	r0, r0, #16
 8013ce4:	4463      	add	r3, ip
 8013ce6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013cea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013cee:	b29b      	uxth	r3, r3
 8013cf0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013cf4:	4576      	cmp	r6, lr
 8013cf6:	f849 3b04 	str.w	r3, [r9], #4
 8013cfa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013cfe:	d8e5      	bhi.n	8013ccc <__mdiff+0x88>
 8013d00:	1b33      	subs	r3, r6, r4
 8013d02:	3b15      	subs	r3, #21
 8013d04:	f023 0303 	bic.w	r3, r3, #3
 8013d08:	3415      	adds	r4, #21
 8013d0a:	3304      	adds	r3, #4
 8013d0c:	42a6      	cmp	r6, r4
 8013d0e:	bf38      	it	cc
 8013d10:	2304      	movcc	r3, #4
 8013d12:	441d      	add	r5, r3
 8013d14:	445b      	add	r3, fp
 8013d16:	461e      	mov	r6, r3
 8013d18:	462c      	mov	r4, r5
 8013d1a:	4544      	cmp	r4, r8
 8013d1c:	d30e      	bcc.n	8013d3c <__mdiff+0xf8>
 8013d1e:	f108 0103 	add.w	r1, r8, #3
 8013d22:	1b49      	subs	r1, r1, r5
 8013d24:	f021 0103 	bic.w	r1, r1, #3
 8013d28:	3d03      	subs	r5, #3
 8013d2a:	45a8      	cmp	r8, r5
 8013d2c:	bf38      	it	cc
 8013d2e:	2100      	movcc	r1, #0
 8013d30:	440b      	add	r3, r1
 8013d32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013d36:	b191      	cbz	r1, 8013d5e <__mdiff+0x11a>
 8013d38:	6117      	str	r7, [r2, #16]
 8013d3a:	e79d      	b.n	8013c78 <__mdiff+0x34>
 8013d3c:	f854 1b04 	ldr.w	r1, [r4], #4
 8013d40:	46e6      	mov	lr, ip
 8013d42:	0c08      	lsrs	r0, r1, #16
 8013d44:	fa1c fc81 	uxtah	ip, ip, r1
 8013d48:	4471      	add	r1, lr
 8013d4a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013d4e:	b289      	uxth	r1, r1
 8013d50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013d54:	f846 1b04 	str.w	r1, [r6], #4
 8013d58:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013d5c:	e7dd      	b.n	8013d1a <__mdiff+0xd6>
 8013d5e:	3f01      	subs	r7, #1
 8013d60:	e7e7      	b.n	8013d32 <__mdiff+0xee>
 8013d62:	bf00      	nop
 8013d64:	08015215 	.word	0x08015215
 8013d68:	08015286 	.word	0x08015286

08013d6c <__ulp>:
 8013d6c:	b082      	sub	sp, #8
 8013d6e:	ed8d 0b00 	vstr	d0, [sp]
 8013d72:	9a01      	ldr	r2, [sp, #4]
 8013d74:	4b0f      	ldr	r3, [pc, #60]	@ (8013db4 <__ulp+0x48>)
 8013d76:	4013      	ands	r3, r2
 8013d78:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8013d7c:	2b00      	cmp	r3, #0
 8013d7e:	dc08      	bgt.n	8013d92 <__ulp+0x26>
 8013d80:	425b      	negs	r3, r3
 8013d82:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8013d86:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013d8a:	da04      	bge.n	8013d96 <__ulp+0x2a>
 8013d8c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8013d90:	4113      	asrs	r3, r2
 8013d92:	2200      	movs	r2, #0
 8013d94:	e008      	b.n	8013da8 <__ulp+0x3c>
 8013d96:	f1a2 0314 	sub.w	r3, r2, #20
 8013d9a:	2b1e      	cmp	r3, #30
 8013d9c:	bfda      	itte	le
 8013d9e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8013da2:	40da      	lsrle	r2, r3
 8013da4:	2201      	movgt	r2, #1
 8013da6:	2300      	movs	r3, #0
 8013da8:	4619      	mov	r1, r3
 8013daa:	4610      	mov	r0, r2
 8013dac:	ec41 0b10 	vmov	d0, r0, r1
 8013db0:	b002      	add	sp, #8
 8013db2:	4770      	bx	lr
 8013db4:	7ff00000 	.word	0x7ff00000

08013db8 <__b2d>:
 8013db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013dbc:	6906      	ldr	r6, [r0, #16]
 8013dbe:	f100 0814 	add.w	r8, r0, #20
 8013dc2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8013dc6:	1f37      	subs	r7, r6, #4
 8013dc8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8013dcc:	4610      	mov	r0, r2
 8013dce:	f7ff fd53 	bl	8013878 <__hi0bits>
 8013dd2:	f1c0 0320 	rsb	r3, r0, #32
 8013dd6:	280a      	cmp	r0, #10
 8013dd8:	600b      	str	r3, [r1, #0]
 8013dda:	491b      	ldr	r1, [pc, #108]	@ (8013e48 <__b2d+0x90>)
 8013ddc:	dc15      	bgt.n	8013e0a <__b2d+0x52>
 8013dde:	f1c0 0c0b 	rsb	ip, r0, #11
 8013de2:	fa22 f30c 	lsr.w	r3, r2, ip
 8013de6:	45b8      	cmp	r8, r7
 8013de8:	ea43 0501 	orr.w	r5, r3, r1
 8013dec:	bf34      	ite	cc
 8013dee:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013df2:	2300      	movcs	r3, #0
 8013df4:	3015      	adds	r0, #21
 8013df6:	fa02 f000 	lsl.w	r0, r2, r0
 8013dfa:	fa23 f30c 	lsr.w	r3, r3, ip
 8013dfe:	4303      	orrs	r3, r0
 8013e00:	461c      	mov	r4, r3
 8013e02:	ec45 4b10 	vmov	d0, r4, r5
 8013e06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e0a:	45b8      	cmp	r8, r7
 8013e0c:	bf3a      	itte	cc
 8013e0e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8013e12:	f1a6 0708 	subcc.w	r7, r6, #8
 8013e16:	2300      	movcs	r3, #0
 8013e18:	380b      	subs	r0, #11
 8013e1a:	d012      	beq.n	8013e42 <__b2d+0x8a>
 8013e1c:	f1c0 0120 	rsb	r1, r0, #32
 8013e20:	fa23 f401 	lsr.w	r4, r3, r1
 8013e24:	4082      	lsls	r2, r0
 8013e26:	4322      	orrs	r2, r4
 8013e28:	4547      	cmp	r7, r8
 8013e2a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8013e2e:	bf8c      	ite	hi
 8013e30:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8013e34:	2200      	movls	r2, #0
 8013e36:	4083      	lsls	r3, r0
 8013e38:	40ca      	lsrs	r2, r1
 8013e3a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8013e3e:	4313      	orrs	r3, r2
 8013e40:	e7de      	b.n	8013e00 <__b2d+0x48>
 8013e42:	ea42 0501 	orr.w	r5, r2, r1
 8013e46:	e7db      	b.n	8013e00 <__b2d+0x48>
 8013e48:	3ff00000 	.word	0x3ff00000

08013e4c <__d2b>:
 8013e4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013e50:	460f      	mov	r7, r1
 8013e52:	2101      	movs	r1, #1
 8013e54:	ec59 8b10 	vmov	r8, r9, d0
 8013e58:	4616      	mov	r6, r2
 8013e5a:	f7ff fc1b 	bl	8013694 <_Balloc>
 8013e5e:	4604      	mov	r4, r0
 8013e60:	b930      	cbnz	r0, 8013e70 <__d2b+0x24>
 8013e62:	4602      	mov	r2, r0
 8013e64:	4b23      	ldr	r3, [pc, #140]	@ (8013ef4 <__d2b+0xa8>)
 8013e66:	4824      	ldr	r0, [pc, #144]	@ (8013ef8 <__d2b+0xac>)
 8013e68:	f240 310f 	movw	r1, #783	@ 0x30f
 8013e6c:	f7fe fa06 	bl	801227c <__assert_func>
 8013e70:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013e74:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013e78:	b10d      	cbz	r5, 8013e7e <__d2b+0x32>
 8013e7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013e7e:	9301      	str	r3, [sp, #4]
 8013e80:	f1b8 0300 	subs.w	r3, r8, #0
 8013e84:	d023      	beq.n	8013ece <__d2b+0x82>
 8013e86:	4668      	mov	r0, sp
 8013e88:	9300      	str	r3, [sp, #0]
 8013e8a:	f7ff fd14 	bl	80138b6 <__lo0bits>
 8013e8e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013e92:	b1d0      	cbz	r0, 8013eca <__d2b+0x7e>
 8013e94:	f1c0 0320 	rsb	r3, r0, #32
 8013e98:	fa02 f303 	lsl.w	r3, r2, r3
 8013e9c:	430b      	orrs	r3, r1
 8013e9e:	40c2      	lsrs	r2, r0
 8013ea0:	6163      	str	r3, [r4, #20]
 8013ea2:	9201      	str	r2, [sp, #4]
 8013ea4:	9b01      	ldr	r3, [sp, #4]
 8013ea6:	61a3      	str	r3, [r4, #24]
 8013ea8:	2b00      	cmp	r3, #0
 8013eaa:	bf0c      	ite	eq
 8013eac:	2201      	moveq	r2, #1
 8013eae:	2202      	movne	r2, #2
 8013eb0:	6122      	str	r2, [r4, #16]
 8013eb2:	b1a5      	cbz	r5, 8013ede <__d2b+0x92>
 8013eb4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013eb8:	4405      	add	r5, r0
 8013eba:	603d      	str	r5, [r7, #0]
 8013ebc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013ec0:	6030      	str	r0, [r6, #0]
 8013ec2:	4620      	mov	r0, r4
 8013ec4:	b003      	add	sp, #12
 8013ec6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013eca:	6161      	str	r1, [r4, #20]
 8013ecc:	e7ea      	b.n	8013ea4 <__d2b+0x58>
 8013ece:	a801      	add	r0, sp, #4
 8013ed0:	f7ff fcf1 	bl	80138b6 <__lo0bits>
 8013ed4:	9b01      	ldr	r3, [sp, #4]
 8013ed6:	6163      	str	r3, [r4, #20]
 8013ed8:	3020      	adds	r0, #32
 8013eda:	2201      	movs	r2, #1
 8013edc:	e7e8      	b.n	8013eb0 <__d2b+0x64>
 8013ede:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013ee2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013ee6:	6038      	str	r0, [r7, #0]
 8013ee8:	6918      	ldr	r0, [r3, #16]
 8013eea:	f7ff fcc5 	bl	8013878 <__hi0bits>
 8013eee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013ef2:	e7e5      	b.n	8013ec0 <__d2b+0x74>
 8013ef4:	08015215 	.word	0x08015215
 8013ef8:	08015286 	.word	0x08015286

08013efc <__ratio>:
 8013efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f00:	b085      	sub	sp, #20
 8013f02:	e9cd 1000 	strd	r1, r0, [sp]
 8013f06:	a902      	add	r1, sp, #8
 8013f08:	f7ff ff56 	bl	8013db8 <__b2d>
 8013f0c:	9800      	ldr	r0, [sp, #0]
 8013f0e:	a903      	add	r1, sp, #12
 8013f10:	ec55 4b10 	vmov	r4, r5, d0
 8013f14:	f7ff ff50 	bl	8013db8 <__b2d>
 8013f18:	9b01      	ldr	r3, [sp, #4]
 8013f1a:	6919      	ldr	r1, [r3, #16]
 8013f1c:	9b00      	ldr	r3, [sp, #0]
 8013f1e:	691b      	ldr	r3, [r3, #16]
 8013f20:	1ac9      	subs	r1, r1, r3
 8013f22:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8013f26:	1a9b      	subs	r3, r3, r2
 8013f28:	ec5b ab10 	vmov	sl, fp, d0
 8013f2c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8013f30:	2b00      	cmp	r3, #0
 8013f32:	bfce      	itee	gt
 8013f34:	462a      	movgt	r2, r5
 8013f36:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8013f3a:	465a      	movle	r2, fp
 8013f3c:	462f      	mov	r7, r5
 8013f3e:	46d9      	mov	r9, fp
 8013f40:	bfcc      	ite	gt
 8013f42:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8013f46:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8013f4a:	464b      	mov	r3, r9
 8013f4c:	4652      	mov	r2, sl
 8013f4e:	4620      	mov	r0, r4
 8013f50:	4639      	mov	r1, r7
 8013f52:	f7ec fc83 	bl	800085c <__aeabi_ddiv>
 8013f56:	ec41 0b10 	vmov	d0, r0, r1
 8013f5a:	b005      	add	sp, #20
 8013f5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013f60 <__copybits>:
 8013f60:	3901      	subs	r1, #1
 8013f62:	b570      	push	{r4, r5, r6, lr}
 8013f64:	1149      	asrs	r1, r1, #5
 8013f66:	6914      	ldr	r4, [r2, #16]
 8013f68:	3101      	adds	r1, #1
 8013f6a:	f102 0314 	add.w	r3, r2, #20
 8013f6e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013f72:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013f76:	1f05      	subs	r5, r0, #4
 8013f78:	42a3      	cmp	r3, r4
 8013f7a:	d30c      	bcc.n	8013f96 <__copybits+0x36>
 8013f7c:	1aa3      	subs	r3, r4, r2
 8013f7e:	3b11      	subs	r3, #17
 8013f80:	f023 0303 	bic.w	r3, r3, #3
 8013f84:	3211      	adds	r2, #17
 8013f86:	42a2      	cmp	r2, r4
 8013f88:	bf88      	it	hi
 8013f8a:	2300      	movhi	r3, #0
 8013f8c:	4418      	add	r0, r3
 8013f8e:	2300      	movs	r3, #0
 8013f90:	4288      	cmp	r0, r1
 8013f92:	d305      	bcc.n	8013fa0 <__copybits+0x40>
 8013f94:	bd70      	pop	{r4, r5, r6, pc}
 8013f96:	f853 6b04 	ldr.w	r6, [r3], #4
 8013f9a:	f845 6f04 	str.w	r6, [r5, #4]!
 8013f9e:	e7eb      	b.n	8013f78 <__copybits+0x18>
 8013fa0:	f840 3b04 	str.w	r3, [r0], #4
 8013fa4:	e7f4      	b.n	8013f90 <__copybits+0x30>

08013fa6 <__any_on>:
 8013fa6:	f100 0214 	add.w	r2, r0, #20
 8013faa:	6900      	ldr	r0, [r0, #16]
 8013fac:	114b      	asrs	r3, r1, #5
 8013fae:	4298      	cmp	r0, r3
 8013fb0:	b510      	push	{r4, lr}
 8013fb2:	db11      	blt.n	8013fd8 <__any_on+0x32>
 8013fb4:	dd0a      	ble.n	8013fcc <__any_on+0x26>
 8013fb6:	f011 011f 	ands.w	r1, r1, #31
 8013fba:	d007      	beq.n	8013fcc <__any_on+0x26>
 8013fbc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8013fc0:	fa24 f001 	lsr.w	r0, r4, r1
 8013fc4:	fa00 f101 	lsl.w	r1, r0, r1
 8013fc8:	428c      	cmp	r4, r1
 8013fca:	d10b      	bne.n	8013fe4 <__any_on+0x3e>
 8013fcc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013fd0:	4293      	cmp	r3, r2
 8013fd2:	d803      	bhi.n	8013fdc <__any_on+0x36>
 8013fd4:	2000      	movs	r0, #0
 8013fd6:	bd10      	pop	{r4, pc}
 8013fd8:	4603      	mov	r3, r0
 8013fda:	e7f7      	b.n	8013fcc <__any_on+0x26>
 8013fdc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013fe0:	2900      	cmp	r1, #0
 8013fe2:	d0f5      	beq.n	8013fd0 <__any_on+0x2a>
 8013fe4:	2001      	movs	r0, #1
 8013fe6:	e7f6      	b.n	8013fd6 <__any_on+0x30>

08013fe8 <__ascii_wctomb>:
 8013fe8:	4603      	mov	r3, r0
 8013fea:	4608      	mov	r0, r1
 8013fec:	b141      	cbz	r1, 8014000 <__ascii_wctomb+0x18>
 8013fee:	2aff      	cmp	r2, #255	@ 0xff
 8013ff0:	d904      	bls.n	8013ffc <__ascii_wctomb+0x14>
 8013ff2:	228a      	movs	r2, #138	@ 0x8a
 8013ff4:	601a      	str	r2, [r3, #0]
 8013ff6:	f04f 30ff 	mov.w	r0, #4294967295
 8013ffa:	4770      	bx	lr
 8013ffc:	700a      	strb	r2, [r1, #0]
 8013ffe:	2001      	movs	r0, #1
 8014000:	4770      	bx	lr

08014002 <__ssputs_r>:
 8014002:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014006:	688e      	ldr	r6, [r1, #8]
 8014008:	461f      	mov	r7, r3
 801400a:	42be      	cmp	r6, r7
 801400c:	680b      	ldr	r3, [r1, #0]
 801400e:	4682      	mov	sl, r0
 8014010:	460c      	mov	r4, r1
 8014012:	4690      	mov	r8, r2
 8014014:	d82d      	bhi.n	8014072 <__ssputs_r+0x70>
 8014016:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801401a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801401e:	d026      	beq.n	801406e <__ssputs_r+0x6c>
 8014020:	6965      	ldr	r5, [r4, #20]
 8014022:	6909      	ldr	r1, [r1, #16]
 8014024:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014028:	eba3 0901 	sub.w	r9, r3, r1
 801402c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014030:	1c7b      	adds	r3, r7, #1
 8014032:	444b      	add	r3, r9
 8014034:	106d      	asrs	r5, r5, #1
 8014036:	429d      	cmp	r5, r3
 8014038:	bf38      	it	cc
 801403a:	461d      	movcc	r5, r3
 801403c:	0553      	lsls	r3, r2, #21
 801403e:	d527      	bpl.n	8014090 <__ssputs_r+0x8e>
 8014040:	4629      	mov	r1, r5
 8014042:	f7fc f807 	bl	8010054 <_malloc_r>
 8014046:	4606      	mov	r6, r0
 8014048:	b360      	cbz	r0, 80140a4 <__ssputs_r+0xa2>
 801404a:	6921      	ldr	r1, [r4, #16]
 801404c:	464a      	mov	r2, r9
 801404e:	f7fe f8f8 	bl	8012242 <memcpy>
 8014052:	89a3      	ldrh	r3, [r4, #12]
 8014054:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014058:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801405c:	81a3      	strh	r3, [r4, #12]
 801405e:	6126      	str	r6, [r4, #16]
 8014060:	6165      	str	r5, [r4, #20]
 8014062:	444e      	add	r6, r9
 8014064:	eba5 0509 	sub.w	r5, r5, r9
 8014068:	6026      	str	r6, [r4, #0]
 801406a:	60a5      	str	r5, [r4, #8]
 801406c:	463e      	mov	r6, r7
 801406e:	42be      	cmp	r6, r7
 8014070:	d900      	bls.n	8014074 <__ssputs_r+0x72>
 8014072:	463e      	mov	r6, r7
 8014074:	6820      	ldr	r0, [r4, #0]
 8014076:	4632      	mov	r2, r6
 8014078:	4641      	mov	r1, r8
 801407a:	f000 fb7b 	bl	8014774 <memmove>
 801407e:	68a3      	ldr	r3, [r4, #8]
 8014080:	1b9b      	subs	r3, r3, r6
 8014082:	60a3      	str	r3, [r4, #8]
 8014084:	6823      	ldr	r3, [r4, #0]
 8014086:	4433      	add	r3, r6
 8014088:	6023      	str	r3, [r4, #0]
 801408a:	2000      	movs	r0, #0
 801408c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014090:	462a      	mov	r2, r5
 8014092:	f000 fbc6 	bl	8014822 <_realloc_r>
 8014096:	4606      	mov	r6, r0
 8014098:	2800      	cmp	r0, #0
 801409a:	d1e0      	bne.n	801405e <__ssputs_r+0x5c>
 801409c:	6921      	ldr	r1, [r4, #16]
 801409e:	4650      	mov	r0, sl
 80140a0:	f7fe ff62 	bl	8012f68 <_free_r>
 80140a4:	230c      	movs	r3, #12
 80140a6:	f8ca 3000 	str.w	r3, [sl]
 80140aa:	89a3      	ldrh	r3, [r4, #12]
 80140ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80140b0:	81a3      	strh	r3, [r4, #12]
 80140b2:	f04f 30ff 	mov.w	r0, #4294967295
 80140b6:	e7e9      	b.n	801408c <__ssputs_r+0x8a>

080140b8 <_svfiprintf_r>:
 80140b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140bc:	4698      	mov	r8, r3
 80140be:	898b      	ldrh	r3, [r1, #12]
 80140c0:	061b      	lsls	r3, r3, #24
 80140c2:	b09d      	sub	sp, #116	@ 0x74
 80140c4:	4607      	mov	r7, r0
 80140c6:	460d      	mov	r5, r1
 80140c8:	4614      	mov	r4, r2
 80140ca:	d510      	bpl.n	80140ee <_svfiprintf_r+0x36>
 80140cc:	690b      	ldr	r3, [r1, #16]
 80140ce:	b973      	cbnz	r3, 80140ee <_svfiprintf_r+0x36>
 80140d0:	2140      	movs	r1, #64	@ 0x40
 80140d2:	f7fb ffbf 	bl	8010054 <_malloc_r>
 80140d6:	6028      	str	r0, [r5, #0]
 80140d8:	6128      	str	r0, [r5, #16]
 80140da:	b930      	cbnz	r0, 80140ea <_svfiprintf_r+0x32>
 80140dc:	230c      	movs	r3, #12
 80140de:	603b      	str	r3, [r7, #0]
 80140e0:	f04f 30ff 	mov.w	r0, #4294967295
 80140e4:	b01d      	add	sp, #116	@ 0x74
 80140e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140ea:	2340      	movs	r3, #64	@ 0x40
 80140ec:	616b      	str	r3, [r5, #20]
 80140ee:	2300      	movs	r3, #0
 80140f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80140f2:	2320      	movs	r3, #32
 80140f4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80140f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80140fc:	2330      	movs	r3, #48	@ 0x30
 80140fe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801429c <_svfiprintf_r+0x1e4>
 8014102:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014106:	f04f 0901 	mov.w	r9, #1
 801410a:	4623      	mov	r3, r4
 801410c:	469a      	mov	sl, r3
 801410e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014112:	b10a      	cbz	r2, 8014118 <_svfiprintf_r+0x60>
 8014114:	2a25      	cmp	r2, #37	@ 0x25
 8014116:	d1f9      	bne.n	801410c <_svfiprintf_r+0x54>
 8014118:	ebba 0b04 	subs.w	fp, sl, r4
 801411c:	d00b      	beq.n	8014136 <_svfiprintf_r+0x7e>
 801411e:	465b      	mov	r3, fp
 8014120:	4622      	mov	r2, r4
 8014122:	4629      	mov	r1, r5
 8014124:	4638      	mov	r0, r7
 8014126:	f7ff ff6c 	bl	8014002 <__ssputs_r>
 801412a:	3001      	adds	r0, #1
 801412c:	f000 80a7 	beq.w	801427e <_svfiprintf_r+0x1c6>
 8014130:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014132:	445a      	add	r2, fp
 8014134:	9209      	str	r2, [sp, #36]	@ 0x24
 8014136:	f89a 3000 	ldrb.w	r3, [sl]
 801413a:	2b00      	cmp	r3, #0
 801413c:	f000 809f 	beq.w	801427e <_svfiprintf_r+0x1c6>
 8014140:	2300      	movs	r3, #0
 8014142:	f04f 32ff 	mov.w	r2, #4294967295
 8014146:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801414a:	f10a 0a01 	add.w	sl, sl, #1
 801414e:	9304      	str	r3, [sp, #16]
 8014150:	9307      	str	r3, [sp, #28]
 8014152:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014156:	931a      	str	r3, [sp, #104]	@ 0x68
 8014158:	4654      	mov	r4, sl
 801415a:	2205      	movs	r2, #5
 801415c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014160:	484e      	ldr	r0, [pc, #312]	@ (801429c <_svfiprintf_r+0x1e4>)
 8014162:	f7ec f83d 	bl	80001e0 <memchr>
 8014166:	9a04      	ldr	r2, [sp, #16]
 8014168:	b9d8      	cbnz	r0, 80141a2 <_svfiprintf_r+0xea>
 801416a:	06d0      	lsls	r0, r2, #27
 801416c:	bf44      	itt	mi
 801416e:	2320      	movmi	r3, #32
 8014170:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014174:	0711      	lsls	r1, r2, #28
 8014176:	bf44      	itt	mi
 8014178:	232b      	movmi	r3, #43	@ 0x2b
 801417a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801417e:	f89a 3000 	ldrb.w	r3, [sl]
 8014182:	2b2a      	cmp	r3, #42	@ 0x2a
 8014184:	d015      	beq.n	80141b2 <_svfiprintf_r+0xfa>
 8014186:	9a07      	ldr	r2, [sp, #28]
 8014188:	4654      	mov	r4, sl
 801418a:	2000      	movs	r0, #0
 801418c:	f04f 0c0a 	mov.w	ip, #10
 8014190:	4621      	mov	r1, r4
 8014192:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014196:	3b30      	subs	r3, #48	@ 0x30
 8014198:	2b09      	cmp	r3, #9
 801419a:	d94b      	bls.n	8014234 <_svfiprintf_r+0x17c>
 801419c:	b1b0      	cbz	r0, 80141cc <_svfiprintf_r+0x114>
 801419e:	9207      	str	r2, [sp, #28]
 80141a0:	e014      	b.n	80141cc <_svfiprintf_r+0x114>
 80141a2:	eba0 0308 	sub.w	r3, r0, r8
 80141a6:	fa09 f303 	lsl.w	r3, r9, r3
 80141aa:	4313      	orrs	r3, r2
 80141ac:	9304      	str	r3, [sp, #16]
 80141ae:	46a2      	mov	sl, r4
 80141b0:	e7d2      	b.n	8014158 <_svfiprintf_r+0xa0>
 80141b2:	9b03      	ldr	r3, [sp, #12]
 80141b4:	1d19      	adds	r1, r3, #4
 80141b6:	681b      	ldr	r3, [r3, #0]
 80141b8:	9103      	str	r1, [sp, #12]
 80141ba:	2b00      	cmp	r3, #0
 80141bc:	bfbb      	ittet	lt
 80141be:	425b      	neglt	r3, r3
 80141c0:	f042 0202 	orrlt.w	r2, r2, #2
 80141c4:	9307      	strge	r3, [sp, #28]
 80141c6:	9307      	strlt	r3, [sp, #28]
 80141c8:	bfb8      	it	lt
 80141ca:	9204      	strlt	r2, [sp, #16]
 80141cc:	7823      	ldrb	r3, [r4, #0]
 80141ce:	2b2e      	cmp	r3, #46	@ 0x2e
 80141d0:	d10a      	bne.n	80141e8 <_svfiprintf_r+0x130>
 80141d2:	7863      	ldrb	r3, [r4, #1]
 80141d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80141d6:	d132      	bne.n	801423e <_svfiprintf_r+0x186>
 80141d8:	9b03      	ldr	r3, [sp, #12]
 80141da:	1d1a      	adds	r2, r3, #4
 80141dc:	681b      	ldr	r3, [r3, #0]
 80141de:	9203      	str	r2, [sp, #12]
 80141e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80141e4:	3402      	adds	r4, #2
 80141e6:	9305      	str	r3, [sp, #20]
 80141e8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80142ac <_svfiprintf_r+0x1f4>
 80141ec:	7821      	ldrb	r1, [r4, #0]
 80141ee:	2203      	movs	r2, #3
 80141f0:	4650      	mov	r0, sl
 80141f2:	f7eb fff5 	bl	80001e0 <memchr>
 80141f6:	b138      	cbz	r0, 8014208 <_svfiprintf_r+0x150>
 80141f8:	9b04      	ldr	r3, [sp, #16]
 80141fa:	eba0 000a 	sub.w	r0, r0, sl
 80141fe:	2240      	movs	r2, #64	@ 0x40
 8014200:	4082      	lsls	r2, r0
 8014202:	4313      	orrs	r3, r2
 8014204:	3401      	adds	r4, #1
 8014206:	9304      	str	r3, [sp, #16]
 8014208:	f814 1b01 	ldrb.w	r1, [r4], #1
 801420c:	4824      	ldr	r0, [pc, #144]	@ (80142a0 <_svfiprintf_r+0x1e8>)
 801420e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014212:	2206      	movs	r2, #6
 8014214:	f7eb ffe4 	bl	80001e0 <memchr>
 8014218:	2800      	cmp	r0, #0
 801421a:	d036      	beq.n	801428a <_svfiprintf_r+0x1d2>
 801421c:	4b21      	ldr	r3, [pc, #132]	@ (80142a4 <_svfiprintf_r+0x1ec>)
 801421e:	bb1b      	cbnz	r3, 8014268 <_svfiprintf_r+0x1b0>
 8014220:	9b03      	ldr	r3, [sp, #12]
 8014222:	3307      	adds	r3, #7
 8014224:	f023 0307 	bic.w	r3, r3, #7
 8014228:	3308      	adds	r3, #8
 801422a:	9303      	str	r3, [sp, #12]
 801422c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801422e:	4433      	add	r3, r6
 8014230:	9309      	str	r3, [sp, #36]	@ 0x24
 8014232:	e76a      	b.n	801410a <_svfiprintf_r+0x52>
 8014234:	fb0c 3202 	mla	r2, ip, r2, r3
 8014238:	460c      	mov	r4, r1
 801423a:	2001      	movs	r0, #1
 801423c:	e7a8      	b.n	8014190 <_svfiprintf_r+0xd8>
 801423e:	2300      	movs	r3, #0
 8014240:	3401      	adds	r4, #1
 8014242:	9305      	str	r3, [sp, #20]
 8014244:	4619      	mov	r1, r3
 8014246:	f04f 0c0a 	mov.w	ip, #10
 801424a:	4620      	mov	r0, r4
 801424c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014250:	3a30      	subs	r2, #48	@ 0x30
 8014252:	2a09      	cmp	r2, #9
 8014254:	d903      	bls.n	801425e <_svfiprintf_r+0x1a6>
 8014256:	2b00      	cmp	r3, #0
 8014258:	d0c6      	beq.n	80141e8 <_svfiprintf_r+0x130>
 801425a:	9105      	str	r1, [sp, #20]
 801425c:	e7c4      	b.n	80141e8 <_svfiprintf_r+0x130>
 801425e:	fb0c 2101 	mla	r1, ip, r1, r2
 8014262:	4604      	mov	r4, r0
 8014264:	2301      	movs	r3, #1
 8014266:	e7f0      	b.n	801424a <_svfiprintf_r+0x192>
 8014268:	ab03      	add	r3, sp, #12
 801426a:	9300      	str	r3, [sp, #0]
 801426c:	462a      	mov	r2, r5
 801426e:	4b0e      	ldr	r3, [pc, #56]	@ (80142a8 <_svfiprintf_r+0x1f0>)
 8014270:	a904      	add	r1, sp, #16
 8014272:	4638      	mov	r0, r7
 8014274:	f7fc feb4 	bl	8010fe0 <_printf_float>
 8014278:	1c42      	adds	r2, r0, #1
 801427a:	4606      	mov	r6, r0
 801427c:	d1d6      	bne.n	801422c <_svfiprintf_r+0x174>
 801427e:	89ab      	ldrh	r3, [r5, #12]
 8014280:	065b      	lsls	r3, r3, #25
 8014282:	f53f af2d 	bmi.w	80140e0 <_svfiprintf_r+0x28>
 8014286:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014288:	e72c      	b.n	80140e4 <_svfiprintf_r+0x2c>
 801428a:	ab03      	add	r3, sp, #12
 801428c:	9300      	str	r3, [sp, #0]
 801428e:	462a      	mov	r2, r5
 8014290:	4b05      	ldr	r3, [pc, #20]	@ (80142a8 <_svfiprintf_r+0x1f0>)
 8014292:	a904      	add	r1, sp, #16
 8014294:	4638      	mov	r0, r7
 8014296:	f7fd f93b 	bl	8011510 <_printf_i>
 801429a:	e7ed      	b.n	8014278 <_svfiprintf_r+0x1c0>
 801429c:	080152df 	.word	0x080152df
 80142a0:	080152e9 	.word	0x080152e9
 80142a4:	08010fe1 	.word	0x08010fe1
 80142a8:	08014003 	.word	0x08014003
 80142ac:	080152e5 	.word	0x080152e5

080142b0 <__sfputc_r>:
 80142b0:	6893      	ldr	r3, [r2, #8]
 80142b2:	3b01      	subs	r3, #1
 80142b4:	2b00      	cmp	r3, #0
 80142b6:	b410      	push	{r4}
 80142b8:	6093      	str	r3, [r2, #8]
 80142ba:	da08      	bge.n	80142ce <__sfputc_r+0x1e>
 80142bc:	6994      	ldr	r4, [r2, #24]
 80142be:	42a3      	cmp	r3, r4
 80142c0:	db01      	blt.n	80142c6 <__sfputc_r+0x16>
 80142c2:	290a      	cmp	r1, #10
 80142c4:	d103      	bne.n	80142ce <__sfputc_r+0x1e>
 80142c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80142ca:	f7fd bdaa 	b.w	8011e22 <__swbuf_r>
 80142ce:	6813      	ldr	r3, [r2, #0]
 80142d0:	1c58      	adds	r0, r3, #1
 80142d2:	6010      	str	r0, [r2, #0]
 80142d4:	7019      	strb	r1, [r3, #0]
 80142d6:	4608      	mov	r0, r1
 80142d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80142dc:	4770      	bx	lr

080142de <__sfputs_r>:
 80142de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80142e0:	4606      	mov	r6, r0
 80142e2:	460f      	mov	r7, r1
 80142e4:	4614      	mov	r4, r2
 80142e6:	18d5      	adds	r5, r2, r3
 80142e8:	42ac      	cmp	r4, r5
 80142ea:	d101      	bne.n	80142f0 <__sfputs_r+0x12>
 80142ec:	2000      	movs	r0, #0
 80142ee:	e007      	b.n	8014300 <__sfputs_r+0x22>
 80142f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80142f4:	463a      	mov	r2, r7
 80142f6:	4630      	mov	r0, r6
 80142f8:	f7ff ffda 	bl	80142b0 <__sfputc_r>
 80142fc:	1c43      	adds	r3, r0, #1
 80142fe:	d1f3      	bne.n	80142e8 <__sfputs_r+0xa>
 8014300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014304 <_vfiprintf_r>:
 8014304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014308:	460d      	mov	r5, r1
 801430a:	b09d      	sub	sp, #116	@ 0x74
 801430c:	4614      	mov	r4, r2
 801430e:	4698      	mov	r8, r3
 8014310:	4606      	mov	r6, r0
 8014312:	b118      	cbz	r0, 801431c <_vfiprintf_r+0x18>
 8014314:	6a03      	ldr	r3, [r0, #32]
 8014316:	b90b      	cbnz	r3, 801431c <_vfiprintf_r+0x18>
 8014318:	f7fd fcb2 	bl	8011c80 <__sinit>
 801431c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801431e:	07d9      	lsls	r1, r3, #31
 8014320:	d405      	bmi.n	801432e <_vfiprintf_r+0x2a>
 8014322:	89ab      	ldrh	r3, [r5, #12]
 8014324:	059a      	lsls	r2, r3, #22
 8014326:	d402      	bmi.n	801432e <_vfiprintf_r+0x2a>
 8014328:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801432a:	f7fd ff88 	bl	801223e <__retarget_lock_acquire_recursive>
 801432e:	89ab      	ldrh	r3, [r5, #12]
 8014330:	071b      	lsls	r3, r3, #28
 8014332:	d501      	bpl.n	8014338 <_vfiprintf_r+0x34>
 8014334:	692b      	ldr	r3, [r5, #16]
 8014336:	b99b      	cbnz	r3, 8014360 <_vfiprintf_r+0x5c>
 8014338:	4629      	mov	r1, r5
 801433a:	4630      	mov	r0, r6
 801433c:	f7fd fdb0 	bl	8011ea0 <__swsetup_r>
 8014340:	b170      	cbz	r0, 8014360 <_vfiprintf_r+0x5c>
 8014342:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014344:	07dc      	lsls	r4, r3, #31
 8014346:	d504      	bpl.n	8014352 <_vfiprintf_r+0x4e>
 8014348:	f04f 30ff 	mov.w	r0, #4294967295
 801434c:	b01d      	add	sp, #116	@ 0x74
 801434e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014352:	89ab      	ldrh	r3, [r5, #12]
 8014354:	0598      	lsls	r0, r3, #22
 8014356:	d4f7      	bmi.n	8014348 <_vfiprintf_r+0x44>
 8014358:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801435a:	f7fd ff71 	bl	8012240 <__retarget_lock_release_recursive>
 801435e:	e7f3      	b.n	8014348 <_vfiprintf_r+0x44>
 8014360:	2300      	movs	r3, #0
 8014362:	9309      	str	r3, [sp, #36]	@ 0x24
 8014364:	2320      	movs	r3, #32
 8014366:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801436a:	f8cd 800c 	str.w	r8, [sp, #12]
 801436e:	2330      	movs	r3, #48	@ 0x30
 8014370:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014520 <_vfiprintf_r+0x21c>
 8014374:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014378:	f04f 0901 	mov.w	r9, #1
 801437c:	4623      	mov	r3, r4
 801437e:	469a      	mov	sl, r3
 8014380:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014384:	b10a      	cbz	r2, 801438a <_vfiprintf_r+0x86>
 8014386:	2a25      	cmp	r2, #37	@ 0x25
 8014388:	d1f9      	bne.n	801437e <_vfiprintf_r+0x7a>
 801438a:	ebba 0b04 	subs.w	fp, sl, r4
 801438e:	d00b      	beq.n	80143a8 <_vfiprintf_r+0xa4>
 8014390:	465b      	mov	r3, fp
 8014392:	4622      	mov	r2, r4
 8014394:	4629      	mov	r1, r5
 8014396:	4630      	mov	r0, r6
 8014398:	f7ff ffa1 	bl	80142de <__sfputs_r>
 801439c:	3001      	adds	r0, #1
 801439e:	f000 80a7 	beq.w	80144f0 <_vfiprintf_r+0x1ec>
 80143a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80143a4:	445a      	add	r2, fp
 80143a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80143a8:	f89a 3000 	ldrb.w	r3, [sl]
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	f000 809f 	beq.w	80144f0 <_vfiprintf_r+0x1ec>
 80143b2:	2300      	movs	r3, #0
 80143b4:	f04f 32ff 	mov.w	r2, #4294967295
 80143b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80143bc:	f10a 0a01 	add.w	sl, sl, #1
 80143c0:	9304      	str	r3, [sp, #16]
 80143c2:	9307      	str	r3, [sp, #28]
 80143c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80143c8:	931a      	str	r3, [sp, #104]	@ 0x68
 80143ca:	4654      	mov	r4, sl
 80143cc:	2205      	movs	r2, #5
 80143ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80143d2:	4853      	ldr	r0, [pc, #332]	@ (8014520 <_vfiprintf_r+0x21c>)
 80143d4:	f7eb ff04 	bl	80001e0 <memchr>
 80143d8:	9a04      	ldr	r2, [sp, #16]
 80143da:	b9d8      	cbnz	r0, 8014414 <_vfiprintf_r+0x110>
 80143dc:	06d1      	lsls	r1, r2, #27
 80143de:	bf44      	itt	mi
 80143e0:	2320      	movmi	r3, #32
 80143e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80143e6:	0713      	lsls	r3, r2, #28
 80143e8:	bf44      	itt	mi
 80143ea:	232b      	movmi	r3, #43	@ 0x2b
 80143ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80143f0:	f89a 3000 	ldrb.w	r3, [sl]
 80143f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80143f6:	d015      	beq.n	8014424 <_vfiprintf_r+0x120>
 80143f8:	9a07      	ldr	r2, [sp, #28]
 80143fa:	4654      	mov	r4, sl
 80143fc:	2000      	movs	r0, #0
 80143fe:	f04f 0c0a 	mov.w	ip, #10
 8014402:	4621      	mov	r1, r4
 8014404:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014408:	3b30      	subs	r3, #48	@ 0x30
 801440a:	2b09      	cmp	r3, #9
 801440c:	d94b      	bls.n	80144a6 <_vfiprintf_r+0x1a2>
 801440e:	b1b0      	cbz	r0, 801443e <_vfiprintf_r+0x13a>
 8014410:	9207      	str	r2, [sp, #28]
 8014412:	e014      	b.n	801443e <_vfiprintf_r+0x13a>
 8014414:	eba0 0308 	sub.w	r3, r0, r8
 8014418:	fa09 f303 	lsl.w	r3, r9, r3
 801441c:	4313      	orrs	r3, r2
 801441e:	9304      	str	r3, [sp, #16]
 8014420:	46a2      	mov	sl, r4
 8014422:	e7d2      	b.n	80143ca <_vfiprintf_r+0xc6>
 8014424:	9b03      	ldr	r3, [sp, #12]
 8014426:	1d19      	adds	r1, r3, #4
 8014428:	681b      	ldr	r3, [r3, #0]
 801442a:	9103      	str	r1, [sp, #12]
 801442c:	2b00      	cmp	r3, #0
 801442e:	bfbb      	ittet	lt
 8014430:	425b      	neglt	r3, r3
 8014432:	f042 0202 	orrlt.w	r2, r2, #2
 8014436:	9307      	strge	r3, [sp, #28]
 8014438:	9307      	strlt	r3, [sp, #28]
 801443a:	bfb8      	it	lt
 801443c:	9204      	strlt	r2, [sp, #16]
 801443e:	7823      	ldrb	r3, [r4, #0]
 8014440:	2b2e      	cmp	r3, #46	@ 0x2e
 8014442:	d10a      	bne.n	801445a <_vfiprintf_r+0x156>
 8014444:	7863      	ldrb	r3, [r4, #1]
 8014446:	2b2a      	cmp	r3, #42	@ 0x2a
 8014448:	d132      	bne.n	80144b0 <_vfiprintf_r+0x1ac>
 801444a:	9b03      	ldr	r3, [sp, #12]
 801444c:	1d1a      	adds	r2, r3, #4
 801444e:	681b      	ldr	r3, [r3, #0]
 8014450:	9203      	str	r2, [sp, #12]
 8014452:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014456:	3402      	adds	r4, #2
 8014458:	9305      	str	r3, [sp, #20]
 801445a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014530 <_vfiprintf_r+0x22c>
 801445e:	7821      	ldrb	r1, [r4, #0]
 8014460:	2203      	movs	r2, #3
 8014462:	4650      	mov	r0, sl
 8014464:	f7eb febc 	bl	80001e0 <memchr>
 8014468:	b138      	cbz	r0, 801447a <_vfiprintf_r+0x176>
 801446a:	9b04      	ldr	r3, [sp, #16]
 801446c:	eba0 000a 	sub.w	r0, r0, sl
 8014470:	2240      	movs	r2, #64	@ 0x40
 8014472:	4082      	lsls	r2, r0
 8014474:	4313      	orrs	r3, r2
 8014476:	3401      	adds	r4, #1
 8014478:	9304      	str	r3, [sp, #16]
 801447a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801447e:	4829      	ldr	r0, [pc, #164]	@ (8014524 <_vfiprintf_r+0x220>)
 8014480:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014484:	2206      	movs	r2, #6
 8014486:	f7eb feab 	bl	80001e0 <memchr>
 801448a:	2800      	cmp	r0, #0
 801448c:	d03f      	beq.n	801450e <_vfiprintf_r+0x20a>
 801448e:	4b26      	ldr	r3, [pc, #152]	@ (8014528 <_vfiprintf_r+0x224>)
 8014490:	bb1b      	cbnz	r3, 80144da <_vfiprintf_r+0x1d6>
 8014492:	9b03      	ldr	r3, [sp, #12]
 8014494:	3307      	adds	r3, #7
 8014496:	f023 0307 	bic.w	r3, r3, #7
 801449a:	3308      	adds	r3, #8
 801449c:	9303      	str	r3, [sp, #12]
 801449e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80144a0:	443b      	add	r3, r7
 80144a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80144a4:	e76a      	b.n	801437c <_vfiprintf_r+0x78>
 80144a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80144aa:	460c      	mov	r4, r1
 80144ac:	2001      	movs	r0, #1
 80144ae:	e7a8      	b.n	8014402 <_vfiprintf_r+0xfe>
 80144b0:	2300      	movs	r3, #0
 80144b2:	3401      	adds	r4, #1
 80144b4:	9305      	str	r3, [sp, #20]
 80144b6:	4619      	mov	r1, r3
 80144b8:	f04f 0c0a 	mov.w	ip, #10
 80144bc:	4620      	mov	r0, r4
 80144be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80144c2:	3a30      	subs	r2, #48	@ 0x30
 80144c4:	2a09      	cmp	r2, #9
 80144c6:	d903      	bls.n	80144d0 <_vfiprintf_r+0x1cc>
 80144c8:	2b00      	cmp	r3, #0
 80144ca:	d0c6      	beq.n	801445a <_vfiprintf_r+0x156>
 80144cc:	9105      	str	r1, [sp, #20]
 80144ce:	e7c4      	b.n	801445a <_vfiprintf_r+0x156>
 80144d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80144d4:	4604      	mov	r4, r0
 80144d6:	2301      	movs	r3, #1
 80144d8:	e7f0      	b.n	80144bc <_vfiprintf_r+0x1b8>
 80144da:	ab03      	add	r3, sp, #12
 80144dc:	9300      	str	r3, [sp, #0]
 80144de:	462a      	mov	r2, r5
 80144e0:	4b12      	ldr	r3, [pc, #72]	@ (801452c <_vfiprintf_r+0x228>)
 80144e2:	a904      	add	r1, sp, #16
 80144e4:	4630      	mov	r0, r6
 80144e6:	f7fc fd7b 	bl	8010fe0 <_printf_float>
 80144ea:	4607      	mov	r7, r0
 80144ec:	1c78      	adds	r0, r7, #1
 80144ee:	d1d6      	bne.n	801449e <_vfiprintf_r+0x19a>
 80144f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80144f2:	07d9      	lsls	r1, r3, #31
 80144f4:	d405      	bmi.n	8014502 <_vfiprintf_r+0x1fe>
 80144f6:	89ab      	ldrh	r3, [r5, #12]
 80144f8:	059a      	lsls	r2, r3, #22
 80144fa:	d402      	bmi.n	8014502 <_vfiprintf_r+0x1fe>
 80144fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80144fe:	f7fd fe9f 	bl	8012240 <__retarget_lock_release_recursive>
 8014502:	89ab      	ldrh	r3, [r5, #12]
 8014504:	065b      	lsls	r3, r3, #25
 8014506:	f53f af1f 	bmi.w	8014348 <_vfiprintf_r+0x44>
 801450a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801450c:	e71e      	b.n	801434c <_vfiprintf_r+0x48>
 801450e:	ab03      	add	r3, sp, #12
 8014510:	9300      	str	r3, [sp, #0]
 8014512:	462a      	mov	r2, r5
 8014514:	4b05      	ldr	r3, [pc, #20]	@ (801452c <_vfiprintf_r+0x228>)
 8014516:	a904      	add	r1, sp, #16
 8014518:	4630      	mov	r0, r6
 801451a:	f7fc fff9 	bl	8011510 <_printf_i>
 801451e:	e7e4      	b.n	80144ea <_vfiprintf_r+0x1e6>
 8014520:	080152df 	.word	0x080152df
 8014524:	080152e9 	.word	0x080152e9
 8014528:	08010fe1 	.word	0x08010fe1
 801452c:	080142df 	.word	0x080142df
 8014530:	080152e5 	.word	0x080152e5

08014534 <__sflush_r>:
 8014534:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801453c:	0716      	lsls	r6, r2, #28
 801453e:	4605      	mov	r5, r0
 8014540:	460c      	mov	r4, r1
 8014542:	d454      	bmi.n	80145ee <__sflush_r+0xba>
 8014544:	684b      	ldr	r3, [r1, #4]
 8014546:	2b00      	cmp	r3, #0
 8014548:	dc02      	bgt.n	8014550 <__sflush_r+0x1c>
 801454a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801454c:	2b00      	cmp	r3, #0
 801454e:	dd48      	ble.n	80145e2 <__sflush_r+0xae>
 8014550:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014552:	2e00      	cmp	r6, #0
 8014554:	d045      	beq.n	80145e2 <__sflush_r+0xae>
 8014556:	2300      	movs	r3, #0
 8014558:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801455c:	682f      	ldr	r7, [r5, #0]
 801455e:	6a21      	ldr	r1, [r4, #32]
 8014560:	602b      	str	r3, [r5, #0]
 8014562:	d030      	beq.n	80145c6 <__sflush_r+0x92>
 8014564:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014566:	89a3      	ldrh	r3, [r4, #12]
 8014568:	0759      	lsls	r1, r3, #29
 801456a:	d505      	bpl.n	8014578 <__sflush_r+0x44>
 801456c:	6863      	ldr	r3, [r4, #4]
 801456e:	1ad2      	subs	r2, r2, r3
 8014570:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014572:	b10b      	cbz	r3, 8014578 <__sflush_r+0x44>
 8014574:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014576:	1ad2      	subs	r2, r2, r3
 8014578:	2300      	movs	r3, #0
 801457a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801457c:	6a21      	ldr	r1, [r4, #32]
 801457e:	4628      	mov	r0, r5
 8014580:	47b0      	blx	r6
 8014582:	1c43      	adds	r3, r0, #1
 8014584:	89a3      	ldrh	r3, [r4, #12]
 8014586:	d106      	bne.n	8014596 <__sflush_r+0x62>
 8014588:	6829      	ldr	r1, [r5, #0]
 801458a:	291d      	cmp	r1, #29
 801458c:	d82b      	bhi.n	80145e6 <__sflush_r+0xb2>
 801458e:	4a2a      	ldr	r2, [pc, #168]	@ (8014638 <__sflush_r+0x104>)
 8014590:	40ca      	lsrs	r2, r1
 8014592:	07d6      	lsls	r6, r2, #31
 8014594:	d527      	bpl.n	80145e6 <__sflush_r+0xb2>
 8014596:	2200      	movs	r2, #0
 8014598:	6062      	str	r2, [r4, #4]
 801459a:	04d9      	lsls	r1, r3, #19
 801459c:	6922      	ldr	r2, [r4, #16]
 801459e:	6022      	str	r2, [r4, #0]
 80145a0:	d504      	bpl.n	80145ac <__sflush_r+0x78>
 80145a2:	1c42      	adds	r2, r0, #1
 80145a4:	d101      	bne.n	80145aa <__sflush_r+0x76>
 80145a6:	682b      	ldr	r3, [r5, #0]
 80145a8:	b903      	cbnz	r3, 80145ac <__sflush_r+0x78>
 80145aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80145ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80145ae:	602f      	str	r7, [r5, #0]
 80145b0:	b1b9      	cbz	r1, 80145e2 <__sflush_r+0xae>
 80145b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80145b6:	4299      	cmp	r1, r3
 80145b8:	d002      	beq.n	80145c0 <__sflush_r+0x8c>
 80145ba:	4628      	mov	r0, r5
 80145bc:	f7fe fcd4 	bl	8012f68 <_free_r>
 80145c0:	2300      	movs	r3, #0
 80145c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80145c4:	e00d      	b.n	80145e2 <__sflush_r+0xae>
 80145c6:	2301      	movs	r3, #1
 80145c8:	4628      	mov	r0, r5
 80145ca:	47b0      	blx	r6
 80145cc:	4602      	mov	r2, r0
 80145ce:	1c50      	adds	r0, r2, #1
 80145d0:	d1c9      	bne.n	8014566 <__sflush_r+0x32>
 80145d2:	682b      	ldr	r3, [r5, #0]
 80145d4:	2b00      	cmp	r3, #0
 80145d6:	d0c6      	beq.n	8014566 <__sflush_r+0x32>
 80145d8:	2b1d      	cmp	r3, #29
 80145da:	d001      	beq.n	80145e0 <__sflush_r+0xac>
 80145dc:	2b16      	cmp	r3, #22
 80145de:	d11e      	bne.n	801461e <__sflush_r+0xea>
 80145e0:	602f      	str	r7, [r5, #0]
 80145e2:	2000      	movs	r0, #0
 80145e4:	e022      	b.n	801462c <__sflush_r+0xf8>
 80145e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80145ea:	b21b      	sxth	r3, r3
 80145ec:	e01b      	b.n	8014626 <__sflush_r+0xf2>
 80145ee:	690f      	ldr	r7, [r1, #16]
 80145f0:	2f00      	cmp	r7, #0
 80145f2:	d0f6      	beq.n	80145e2 <__sflush_r+0xae>
 80145f4:	0793      	lsls	r3, r2, #30
 80145f6:	680e      	ldr	r6, [r1, #0]
 80145f8:	bf08      	it	eq
 80145fa:	694b      	ldreq	r3, [r1, #20]
 80145fc:	600f      	str	r7, [r1, #0]
 80145fe:	bf18      	it	ne
 8014600:	2300      	movne	r3, #0
 8014602:	eba6 0807 	sub.w	r8, r6, r7
 8014606:	608b      	str	r3, [r1, #8]
 8014608:	f1b8 0f00 	cmp.w	r8, #0
 801460c:	dde9      	ble.n	80145e2 <__sflush_r+0xae>
 801460e:	6a21      	ldr	r1, [r4, #32]
 8014610:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014612:	4643      	mov	r3, r8
 8014614:	463a      	mov	r2, r7
 8014616:	4628      	mov	r0, r5
 8014618:	47b0      	blx	r6
 801461a:	2800      	cmp	r0, #0
 801461c:	dc08      	bgt.n	8014630 <__sflush_r+0xfc>
 801461e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014626:	81a3      	strh	r3, [r4, #12]
 8014628:	f04f 30ff 	mov.w	r0, #4294967295
 801462c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014630:	4407      	add	r7, r0
 8014632:	eba8 0800 	sub.w	r8, r8, r0
 8014636:	e7e7      	b.n	8014608 <__sflush_r+0xd4>
 8014638:	20400001 	.word	0x20400001

0801463c <_fflush_r>:
 801463c:	b538      	push	{r3, r4, r5, lr}
 801463e:	690b      	ldr	r3, [r1, #16]
 8014640:	4605      	mov	r5, r0
 8014642:	460c      	mov	r4, r1
 8014644:	b913      	cbnz	r3, 801464c <_fflush_r+0x10>
 8014646:	2500      	movs	r5, #0
 8014648:	4628      	mov	r0, r5
 801464a:	bd38      	pop	{r3, r4, r5, pc}
 801464c:	b118      	cbz	r0, 8014656 <_fflush_r+0x1a>
 801464e:	6a03      	ldr	r3, [r0, #32]
 8014650:	b90b      	cbnz	r3, 8014656 <_fflush_r+0x1a>
 8014652:	f7fd fb15 	bl	8011c80 <__sinit>
 8014656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801465a:	2b00      	cmp	r3, #0
 801465c:	d0f3      	beq.n	8014646 <_fflush_r+0xa>
 801465e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014660:	07d0      	lsls	r0, r2, #31
 8014662:	d404      	bmi.n	801466e <_fflush_r+0x32>
 8014664:	0599      	lsls	r1, r3, #22
 8014666:	d402      	bmi.n	801466e <_fflush_r+0x32>
 8014668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801466a:	f7fd fde8 	bl	801223e <__retarget_lock_acquire_recursive>
 801466e:	4628      	mov	r0, r5
 8014670:	4621      	mov	r1, r4
 8014672:	f7ff ff5f 	bl	8014534 <__sflush_r>
 8014676:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014678:	07da      	lsls	r2, r3, #31
 801467a:	4605      	mov	r5, r0
 801467c:	d4e4      	bmi.n	8014648 <_fflush_r+0xc>
 801467e:	89a3      	ldrh	r3, [r4, #12]
 8014680:	059b      	lsls	r3, r3, #22
 8014682:	d4e1      	bmi.n	8014648 <_fflush_r+0xc>
 8014684:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014686:	f7fd fddb 	bl	8012240 <__retarget_lock_release_recursive>
 801468a:	e7dd      	b.n	8014648 <_fflush_r+0xc>

0801468c <fiprintf>:
 801468c:	b40e      	push	{r1, r2, r3}
 801468e:	b503      	push	{r0, r1, lr}
 8014690:	4601      	mov	r1, r0
 8014692:	ab03      	add	r3, sp, #12
 8014694:	4805      	ldr	r0, [pc, #20]	@ (80146ac <fiprintf+0x20>)
 8014696:	f853 2b04 	ldr.w	r2, [r3], #4
 801469a:	6800      	ldr	r0, [r0, #0]
 801469c:	9301      	str	r3, [sp, #4]
 801469e:	f7ff fe31 	bl	8014304 <_vfiprintf_r>
 80146a2:	b002      	add	sp, #8
 80146a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80146a8:	b003      	add	sp, #12
 80146aa:	4770      	bx	lr
 80146ac:	200001a4 	.word	0x200001a4

080146b0 <__swhatbuf_r>:
 80146b0:	b570      	push	{r4, r5, r6, lr}
 80146b2:	460c      	mov	r4, r1
 80146b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80146b8:	2900      	cmp	r1, #0
 80146ba:	b096      	sub	sp, #88	@ 0x58
 80146bc:	4615      	mov	r5, r2
 80146be:	461e      	mov	r6, r3
 80146c0:	da0d      	bge.n	80146de <__swhatbuf_r+0x2e>
 80146c2:	89a3      	ldrh	r3, [r4, #12]
 80146c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80146c8:	f04f 0100 	mov.w	r1, #0
 80146cc:	bf14      	ite	ne
 80146ce:	2340      	movne	r3, #64	@ 0x40
 80146d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80146d4:	2000      	movs	r0, #0
 80146d6:	6031      	str	r1, [r6, #0]
 80146d8:	602b      	str	r3, [r5, #0]
 80146da:	b016      	add	sp, #88	@ 0x58
 80146dc:	bd70      	pop	{r4, r5, r6, pc}
 80146de:	466a      	mov	r2, sp
 80146e0:	f000 f862 	bl	80147a8 <_fstat_r>
 80146e4:	2800      	cmp	r0, #0
 80146e6:	dbec      	blt.n	80146c2 <__swhatbuf_r+0x12>
 80146e8:	9901      	ldr	r1, [sp, #4]
 80146ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80146ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80146f2:	4259      	negs	r1, r3
 80146f4:	4159      	adcs	r1, r3
 80146f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80146fa:	e7eb      	b.n	80146d4 <__swhatbuf_r+0x24>

080146fc <__smakebuf_r>:
 80146fc:	898b      	ldrh	r3, [r1, #12]
 80146fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014700:	079d      	lsls	r5, r3, #30
 8014702:	4606      	mov	r6, r0
 8014704:	460c      	mov	r4, r1
 8014706:	d507      	bpl.n	8014718 <__smakebuf_r+0x1c>
 8014708:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801470c:	6023      	str	r3, [r4, #0]
 801470e:	6123      	str	r3, [r4, #16]
 8014710:	2301      	movs	r3, #1
 8014712:	6163      	str	r3, [r4, #20]
 8014714:	b003      	add	sp, #12
 8014716:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014718:	ab01      	add	r3, sp, #4
 801471a:	466a      	mov	r2, sp
 801471c:	f7ff ffc8 	bl	80146b0 <__swhatbuf_r>
 8014720:	9f00      	ldr	r7, [sp, #0]
 8014722:	4605      	mov	r5, r0
 8014724:	4639      	mov	r1, r7
 8014726:	4630      	mov	r0, r6
 8014728:	f7fb fc94 	bl	8010054 <_malloc_r>
 801472c:	b948      	cbnz	r0, 8014742 <__smakebuf_r+0x46>
 801472e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014732:	059a      	lsls	r2, r3, #22
 8014734:	d4ee      	bmi.n	8014714 <__smakebuf_r+0x18>
 8014736:	f023 0303 	bic.w	r3, r3, #3
 801473a:	f043 0302 	orr.w	r3, r3, #2
 801473e:	81a3      	strh	r3, [r4, #12]
 8014740:	e7e2      	b.n	8014708 <__smakebuf_r+0xc>
 8014742:	89a3      	ldrh	r3, [r4, #12]
 8014744:	6020      	str	r0, [r4, #0]
 8014746:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801474a:	81a3      	strh	r3, [r4, #12]
 801474c:	9b01      	ldr	r3, [sp, #4]
 801474e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014752:	b15b      	cbz	r3, 801476c <__smakebuf_r+0x70>
 8014754:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014758:	4630      	mov	r0, r6
 801475a:	f000 f837 	bl	80147cc <_isatty_r>
 801475e:	b128      	cbz	r0, 801476c <__smakebuf_r+0x70>
 8014760:	89a3      	ldrh	r3, [r4, #12]
 8014762:	f023 0303 	bic.w	r3, r3, #3
 8014766:	f043 0301 	orr.w	r3, r3, #1
 801476a:	81a3      	strh	r3, [r4, #12]
 801476c:	89a3      	ldrh	r3, [r4, #12]
 801476e:	431d      	orrs	r5, r3
 8014770:	81a5      	strh	r5, [r4, #12]
 8014772:	e7cf      	b.n	8014714 <__smakebuf_r+0x18>

08014774 <memmove>:
 8014774:	4288      	cmp	r0, r1
 8014776:	b510      	push	{r4, lr}
 8014778:	eb01 0402 	add.w	r4, r1, r2
 801477c:	d902      	bls.n	8014784 <memmove+0x10>
 801477e:	4284      	cmp	r4, r0
 8014780:	4623      	mov	r3, r4
 8014782:	d807      	bhi.n	8014794 <memmove+0x20>
 8014784:	1e43      	subs	r3, r0, #1
 8014786:	42a1      	cmp	r1, r4
 8014788:	d008      	beq.n	801479c <memmove+0x28>
 801478a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801478e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014792:	e7f8      	b.n	8014786 <memmove+0x12>
 8014794:	4402      	add	r2, r0
 8014796:	4601      	mov	r1, r0
 8014798:	428a      	cmp	r2, r1
 801479a:	d100      	bne.n	801479e <memmove+0x2a>
 801479c:	bd10      	pop	{r4, pc}
 801479e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80147a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80147a6:	e7f7      	b.n	8014798 <memmove+0x24>

080147a8 <_fstat_r>:
 80147a8:	b538      	push	{r3, r4, r5, lr}
 80147aa:	4d07      	ldr	r5, [pc, #28]	@ (80147c8 <_fstat_r+0x20>)
 80147ac:	2300      	movs	r3, #0
 80147ae:	4604      	mov	r4, r0
 80147b0:	4608      	mov	r0, r1
 80147b2:	4611      	mov	r1, r2
 80147b4:	602b      	str	r3, [r5, #0]
 80147b6:	f7ee ff1b 	bl	80035f0 <_fstat>
 80147ba:	1c43      	adds	r3, r0, #1
 80147bc:	d102      	bne.n	80147c4 <_fstat_r+0x1c>
 80147be:	682b      	ldr	r3, [r5, #0]
 80147c0:	b103      	cbz	r3, 80147c4 <_fstat_r+0x1c>
 80147c2:	6023      	str	r3, [r4, #0]
 80147c4:	bd38      	pop	{r3, r4, r5, pc}
 80147c6:	bf00      	nop
 80147c8:	20005774 	.word	0x20005774

080147cc <_isatty_r>:
 80147cc:	b538      	push	{r3, r4, r5, lr}
 80147ce:	4d06      	ldr	r5, [pc, #24]	@ (80147e8 <_isatty_r+0x1c>)
 80147d0:	2300      	movs	r3, #0
 80147d2:	4604      	mov	r4, r0
 80147d4:	4608      	mov	r0, r1
 80147d6:	602b      	str	r3, [r5, #0]
 80147d8:	f7ee ff1a 	bl	8003610 <_isatty>
 80147dc:	1c43      	adds	r3, r0, #1
 80147de:	d102      	bne.n	80147e6 <_isatty_r+0x1a>
 80147e0:	682b      	ldr	r3, [r5, #0]
 80147e2:	b103      	cbz	r3, 80147e6 <_isatty_r+0x1a>
 80147e4:	6023      	str	r3, [r4, #0]
 80147e6:	bd38      	pop	{r3, r4, r5, pc}
 80147e8:	20005774 	.word	0x20005774

080147ec <abort>:
 80147ec:	b508      	push	{r3, lr}
 80147ee:	2006      	movs	r0, #6
 80147f0:	f000 f86e 	bl	80148d0 <raise>
 80147f4:	2001      	movs	r0, #1
 80147f6:	f7ee feab 	bl	8003550 <_exit>

080147fa <_calloc_r>:
 80147fa:	b570      	push	{r4, r5, r6, lr}
 80147fc:	fba1 5402 	umull	r5, r4, r1, r2
 8014800:	b934      	cbnz	r4, 8014810 <_calloc_r+0x16>
 8014802:	4629      	mov	r1, r5
 8014804:	f7fb fc26 	bl	8010054 <_malloc_r>
 8014808:	4606      	mov	r6, r0
 801480a:	b928      	cbnz	r0, 8014818 <_calloc_r+0x1e>
 801480c:	4630      	mov	r0, r6
 801480e:	bd70      	pop	{r4, r5, r6, pc}
 8014810:	220c      	movs	r2, #12
 8014812:	6002      	str	r2, [r0, #0]
 8014814:	2600      	movs	r6, #0
 8014816:	e7f9      	b.n	801480c <_calloc_r+0x12>
 8014818:	462a      	mov	r2, r5
 801481a:	4621      	mov	r1, r4
 801481c:	f7fd fb96 	bl	8011f4c <memset>
 8014820:	e7f4      	b.n	801480c <_calloc_r+0x12>

08014822 <_realloc_r>:
 8014822:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014826:	4607      	mov	r7, r0
 8014828:	4614      	mov	r4, r2
 801482a:	460d      	mov	r5, r1
 801482c:	b921      	cbnz	r1, 8014838 <_realloc_r+0x16>
 801482e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014832:	4611      	mov	r1, r2
 8014834:	f7fb bc0e 	b.w	8010054 <_malloc_r>
 8014838:	b92a      	cbnz	r2, 8014846 <_realloc_r+0x24>
 801483a:	f7fe fb95 	bl	8012f68 <_free_r>
 801483e:	4625      	mov	r5, r4
 8014840:	4628      	mov	r0, r5
 8014842:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014846:	f000 f85f 	bl	8014908 <_malloc_usable_size_r>
 801484a:	4284      	cmp	r4, r0
 801484c:	4606      	mov	r6, r0
 801484e:	d802      	bhi.n	8014856 <_realloc_r+0x34>
 8014850:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014854:	d8f4      	bhi.n	8014840 <_realloc_r+0x1e>
 8014856:	4621      	mov	r1, r4
 8014858:	4638      	mov	r0, r7
 801485a:	f7fb fbfb 	bl	8010054 <_malloc_r>
 801485e:	4680      	mov	r8, r0
 8014860:	b908      	cbnz	r0, 8014866 <_realloc_r+0x44>
 8014862:	4645      	mov	r5, r8
 8014864:	e7ec      	b.n	8014840 <_realloc_r+0x1e>
 8014866:	42b4      	cmp	r4, r6
 8014868:	4622      	mov	r2, r4
 801486a:	4629      	mov	r1, r5
 801486c:	bf28      	it	cs
 801486e:	4632      	movcs	r2, r6
 8014870:	f7fd fce7 	bl	8012242 <memcpy>
 8014874:	4629      	mov	r1, r5
 8014876:	4638      	mov	r0, r7
 8014878:	f7fe fb76 	bl	8012f68 <_free_r>
 801487c:	e7f1      	b.n	8014862 <_realloc_r+0x40>

0801487e <_raise_r>:
 801487e:	291f      	cmp	r1, #31
 8014880:	b538      	push	{r3, r4, r5, lr}
 8014882:	4605      	mov	r5, r0
 8014884:	460c      	mov	r4, r1
 8014886:	d904      	bls.n	8014892 <_raise_r+0x14>
 8014888:	2316      	movs	r3, #22
 801488a:	6003      	str	r3, [r0, #0]
 801488c:	f04f 30ff 	mov.w	r0, #4294967295
 8014890:	bd38      	pop	{r3, r4, r5, pc}
 8014892:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014894:	b112      	cbz	r2, 801489c <_raise_r+0x1e>
 8014896:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801489a:	b94b      	cbnz	r3, 80148b0 <_raise_r+0x32>
 801489c:	4628      	mov	r0, r5
 801489e:	f000 f831 	bl	8014904 <_getpid_r>
 80148a2:	4622      	mov	r2, r4
 80148a4:	4601      	mov	r1, r0
 80148a6:	4628      	mov	r0, r5
 80148a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80148ac:	f000 b818 	b.w	80148e0 <_kill_r>
 80148b0:	2b01      	cmp	r3, #1
 80148b2:	d00a      	beq.n	80148ca <_raise_r+0x4c>
 80148b4:	1c59      	adds	r1, r3, #1
 80148b6:	d103      	bne.n	80148c0 <_raise_r+0x42>
 80148b8:	2316      	movs	r3, #22
 80148ba:	6003      	str	r3, [r0, #0]
 80148bc:	2001      	movs	r0, #1
 80148be:	e7e7      	b.n	8014890 <_raise_r+0x12>
 80148c0:	2100      	movs	r1, #0
 80148c2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80148c6:	4620      	mov	r0, r4
 80148c8:	4798      	blx	r3
 80148ca:	2000      	movs	r0, #0
 80148cc:	e7e0      	b.n	8014890 <_raise_r+0x12>
	...

080148d0 <raise>:
 80148d0:	4b02      	ldr	r3, [pc, #8]	@ (80148dc <raise+0xc>)
 80148d2:	4601      	mov	r1, r0
 80148d4:	6818      	ldr	r0, [r3, #0]
 80148d6:	f7ff bfd2 	b.w	801487e <_raise_r>
 80148da:	bf00      	nop
 80148dc:	200001a4 	.word	0x200001a4

080148e0 <_kill_r>:
 80148e0:	b538      	push	{r3, r4, r5, lr}
 80148e2:	4d07      	ldr	r5, [pc, #28]	@ (8014900 <_kill_r+0x20>)
 80148e4:	2300      	movs	r3, #0
 80148e6:	4604      	mov	r4, r0
 80148e8:	4608      	mov	r0, r1
 80148ea:	4611      	mov	r1, r2
 80148ec:	602b      	str	r3, [r5, #0]
 80148ee:	f7ee fe1f 	bl	8003530 <_kill>
 80148f2:	1c43      	adds	r3, r0, #1
 80148f4:	d102      	bne.n	80148fc <_kill_r+0x1c>
 80148f6:	682b      	ldr	r3, [r5, #0]
 80148f8:	b103      	cbz	r3, 80148fc <_kill_r+0x1c>
 80148fa:	6023      	str	r3, [r4, #0]
 80148fc:	bd38      	pop	{r3, r4, r5, pc}
 80148fe:	bf00      	nop
 8014900:	20005774 	.word	0x20005774

08014904 <_getpid_r>:
 8014904:	f7ee be0c 	b.w	8003520 <_getpid>

08014908 <_malloc_usable_size_r>:
 8014908:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801490c:	1f18      	subs	r0, r3, #4
 801490e:	2b00      	cmp	r3, #0
 8014910:	bfbc      	itt	lt
 8014912:	580b      	ldrlt	r3, [r1, r0]
 8014914:	18c0      	addlt	r0, r0, r3
 8014916:	4770      	bx	lr

08014918 <_init>:
 8014918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801491a:	bf00      	nop
 801491c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801491e:	bc08      	pop	{r3}
 8014920:	469e      	mov	lr, r3
 8014922:	4770      	bx	lr

08014924 <_fini>:
 8014924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014926:	bf00      	nop
 8014928:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801492a:	bc08      	pop	{r3}
 801492c:	469e      	mov	lr, r3
 801492e:	4770      	bx	lr
