$date
	Sun Dec  6 20:42:58 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module mu0_mux16_tb $end
$var wire 16 ! Q [15:0] $end
$var reg 16 " A [15:0] $end
$var reg 16 # B [15:0] $end
$var reg 1 $ S $end
$scope module dut $end
$var wire 16 % A [15:0] $end
$var wire 16 & B [15:0] $end
$var wire 1 $ S $end
$var reg 16 ' Q [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1111111111111111 &
b0 %
0$
b1111111111111111 #
b0 "
b0 !
$end
#1000
b1111111111111111 !
b1111111111111111 '
1$
#2000
