From e408ccc5f67023d99f338193d5bc0cc0a190e323 Mon Sep 17 00:00:00 2001
From: David Daney <david.daney@cavium.com>
Date: Fri, 7 Feb 2014 13:46:59 -0800
Subject: [PATCH 474/974] MIPS/OCTEON: Handle cvmx_octeon_num_cores() for
 cn78xx

Signed-off-by: David Daney <david.daney@cavium.com>
[Original patch taken from Cavium SDK 3.1.2-568]
Signed-off-by: Quanyang Wang <quanyang.wang@windriver.com>
---
 arch/mips/include/asm/octeon/cvmx.h | 9 +++++++--
 1 file changed, 7 insertions(+), 2 deletions(-)

diff --git a/arch/mips/include/asm/octeon/cvmx.h b/arch/mips/include/asm/octeon/cvmx.h
index 8217724..2664705 100644
--- a/arch/mips/include/asm/octeon/cvmx.h
+++ b/arch/mips/include/asm/octeon/cvmx.h
@@ -94,6 +94,7 @@ static inline unsigned int cvmx_get_node_num(void)
 #include "cvmx-csr-enums.h"
 
 #include "cvmx-ciu-defs.h"
+#include "cvmx-ciu3-defs.h"
 #include "cvmx-gpio-defs.h"
 #include "cvmx-iob-defs.h"
 #include "cvmx-ipd-defs.h"
@@ -462,8 +463,12 @@ extern uint64_t octeon_get_clock_rate(void);
 /* Return the number of cores available in the chip */
 static inline uint32_t cvmx_octeon_num_cores(void)
 {
-	uint32_t ciu_fuse = (uint32_t) cvmx_read_csr(CVMX_CIU_FUSE) & 0xffffffff;
-	return cvmx_pop(ciu_fuse);
+	u64 ciu_fuse;
+	if (OCTEON_IS_MODEL(OCTEON_CN78XX))
+		ciu_fuse = cvmx_read_csr(CVMX_CIU3_FUSE);
+	else
+		ciu_fuse = cvmx_read_csr(CVMX_CIU_FUSE) & 0xffffffffull;
+	return cvmx_dpop(ciu_fuse);
 }
 
 /**
-- 
2.6.2

