module wideexpr_00697(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[2]?$signed(-(((5'sb10111)-(1'sb0))>>((2'sb10)&(s1)))):(3'sb010)|((s1)>>({1{(4'b1100)<=(1'sb0)}})));
  assign y1 = u4;
  assign y2 = (s6)>>(({1{(ctrl[4]?1'b0:(ctrl[1]?u5:$signed(s1)))}})!=(~^($signed($signed($signed($unsigned(s1)))))));
  assign y3 = {4{(ctrl[2]?(4'sb0001)<<<((s6)|($signed(u4))):5'sb11001)}};
  assign y4 = (+(u6))|(((ctrl[7]?(ctrl[0]?s0:$signed(s7)):s5))>>>(s5));
  assign y5 = (ctrl[7]?6'sb101110:(ctrl[3]?2'sb11:({(s7)<<<(s3)})^({($signed(s4))-((ctrl[1]?6'b001000:s2)),5'b11000})));
  assign y6 = $signed(((-({+(s6)}))+(s7))>>((s0)>(-((s6)+(s3)))));
  assign y7 = (-(((ctrl[2]?{3{|(+($signed((u6)>=(2'sb11))))}}:|(-({5'sb00011,({6'sb001001,s3,s5,s5})|((ctrl[4]?6'sb100111:6'sb010011)),s2}))))+({4{-((s0)>((ctrl[2]?{1{2'sb10}}:{4{(ctrl[5]?1'b1:2'sb01)}})))}})))>>(((s7)<<<((ctrl[2]?(5'sb00111)<<(-((ctrl[5]?((s7)^(s0))!=((s0)+(4'sb0000)):s0))):s7)))|((u0)+((4'sb1111)>=(((+(s3))^((-((3'sb110)<<(6'sb101011)))^(((ctrl[7]?6'sb010011:1'sb1))-((6'sb000111)^~(s4)))))>>>(((ctrl[1]?+({s1}):s7))|(s0))))));
endmodule
