--N32_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_12_T2
--operation mode is arithmetic

N32_sload_path[7]_lut_out = N32_sload_path[7] $ N32L51;
N32_sload_path[7] = DFFE(N32_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !N32L81);

--N32_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_12_T2
--operation mode is arithmetic

N32_cout = CARRY(!N32L51 # !N32_sload_path[7]);


--N32_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_12_T2
--operation mode is arithmetic

N32_sload_path[6]_lut_out = N32_sload_path[6] $ !N32L31;
N32_sload_path[6] = DFFE(N32_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !N32L81);

--N32L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_12_T2
--operation mode is arithmetic

N32L51 = CARRY(N32_sload_path[6] & !N32L31);


--N32_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_12_T2
--operation mode is arithmetic

N32_sload_path[5]_lut_out = N32_sload_path[5] $ N32L11;
N32_sload_path[5] = DFFE(N32_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !N32L81);

--N32L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_12_T2
--operation mode is arithmetic

N32L31 = CARRY(!N32L11 # !N32_sload_path[5]);


--N32_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_12_T2
--operation mode is arithmetic

N32_sload_path[4]_lut_out = N32_sload_path[4] $ !N32L9;
N32_sload_path[4] = DFFE(N32_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !N32L81);

--N32L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_12_T2
--operation mode is arithmetic

N32L11 = CARRY(N32_sload_path[4] & !N32L9);


--N32_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_12_T2
--operation mode is arithmetic

N32_sload_path[3]_lut_out = N32_sload_path[3] $ N32L7;
N32_sload_path[3] = DFFE(N32_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !N32L81);

--N32L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_12_T2
--operation mode is arithmetic

N32L9 = CARRY(!N32L7 # !N32_sload_path[3]);


--N32_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_12_T2
--operation mode is arithmetic

N32_sload_path[2]_lut_out = N32_sload_path[2] $ !N32L5;
N32_sload_path[2] = DFFE(N32_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !N32L81);

--N32L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_12_T2
--operation mode is arithmetic

N32L7 = CARRY(N32_sload_path[2] & !N32L5);


--N32_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_12_T2
--operation mode is arithmetic

N32_sload_path[1]_lut_out = N32_sload_path[1] $ N32L3;
N32_sload_path[1] = DFFE(N32_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !N32L81);

--N32L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_12_T2
--operation mode is arithmetic

N32L5 = CARRY(!N32L3 # !N32_sload_path[1]);


--N32_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_12_T2
--operation mode is qfbk_counter

N32_sload_path[0]_lut_out = !N32_sload_path[0];
N32_sload_path[0] = DFFE(N32_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !N32L81);

--N32L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_12_T2
--operation mode is qfbk_counter

N32L3 = CARRY(N32_sload_path[0]);


--N42_sload_path[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_8_L3
--operation mode is normal

N42_sload_path[14]_lut_out = N42L92 $ !N42_sload_path[14];
N42_sload_path[14]_reg_input = !TB32_aeb_out & N42_sload_path[14]_lut_out;
N42_sload_path[14] = DFFE(N42_sload_path[14]_reg_input, GLOBAL(JE1_outclock0), !Q1L25, , );


--N42_sload_path[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_8_L3
--operation mode is counter

N42_sload_path[13]_lut_out = N42_sload_path[13] $ N42L72;
N42_sload_path[13]_reg_input = !TB32_aeb_out & N42_sload_path[13]_lut_out;
N42_sload_path[13] = DFFE(N42_sload_path[13]_reg_input, GLOBAL(JE1_outclock0), !Q1L25, , );

--N42L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_8_L3
--operation mode is counter

N42L92 = CARRY(!N42L72 # !N42_sload_path[13]);


--N42_sload_path[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_8_L3
--operation mode is counter

N42_sload_path[12]_lut_out = N42_sload_path[12] $ !N42L52;
N42_sload_path[12]_reg_input = !TB32_aeb_out & N42_sload_path[12]_lut_out;
N42_sload_path[12] = DFFE(N42_sload_path[12]_reg_input, GLOBAL(JE1_outclock0), !Q1L25, , );

--N42L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_8_L3
--operation mode is counter

N42L72 = CARRY(N42_sload_path[12] & !N42L52);


--N42_sload_path[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_8_L3
--operation mode is counter

N42_sload_path[11]_lut_out = N42_sload_path[11] $ N42L32;
N42_sload_path[11]_reg_input = !TB32_aeb_out & N42_sload_path[11]_lut_out;
N42_sload_path[11] = DFFE(N42_sload_path[11]_reg_input, GLOBAL(JE1_outclock0), !Q1L25, , );

--N42L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_8_L3
--operation mode is counter

N42L52 = CARRY(!N42L32 # !N42_sload_path[11]);


--N42_sload_path[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_8_L3
--operation mode is counter

N42_sload_path[10]_lut_out = N42_sload_path[10] $ !N42L12;
N42_sload_path[10]_reg_input = !TB32_aeb_out & N42_sload_path[10]_lut_out;
N42_sload_path[10] = DFFE(N42_sload_path[10]_reg_input, GLOBAL(JE1_outclock0), !Q1L25, , );

--N42L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_8_L3
--operation mode is counter

N42L32 = CARRY(N42_sload_path[10] & !N42L12);


--N42_sload_path[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_6_L3
--operation mode is counter

N42_sload_path[9]_lut_out = N42_sload_path[9] $ N42L91;
N42_sload_path[9]_reg_input = !TB32_aeb_out & N42_sload_path[9]_lut_out;
N42_sload_path[9] = DFFE(N42_sload_path[9]_reg_input, GLOBAL(JE1_outclock0), !Q1L25, , );

--N42L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_6_L3
--operation mode is counter

N42L12 = CARRY(!N42L91 # !N42_sload_path[9]);


--N42_sload_path[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_6_L3
--operation mode is counter

N42_sload_path[8]_lut_out = N42_sload_path[8] $ !N42L71;
N42_sload_path[8]_reg_input = !TB32_aeb_out & N42_sload_path[8]_lut_out;
N42_sload_path[8] = DFFE(N42_sload_path[8]_reg_input, GLOBAL(JE1_outclock0), !Q1L25, , );

--N42L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_6_L3
--operation mode is counter

N42L91 = CARRY(N42_sload_path[8] & !N42L71);


--N42_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_6_L3
--operation mode is counter

N42_sload_path[7]_lut_out = N42_sload_path[7] $ N42L51;
N42_sload_path[7]_reg_input = !TB32_aeb_out & N42_sload_path[7]_lut_out;
N42_sload_path[7] = DFFE(N42_sload_path[7]_reg_input, GLOBAL(JE1_outclock0), !Q1L25, , );

--N42L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_6_L3
--operation mode is counter

N42L71 = CARRY(!N42L51 # !N42_sload_path[7]);


--N42_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_6_L3
--operation mode is counter

N42_sload_path[6]_lut_out = N42_sload_path[6] $ !N42L31;
N42_sload_path[6]_reg_input = !TB32_aeb_out & N42_sload_path[6]_lut_out;
N42_sload_path[6] = DFFE(N42_sload_path[6]_reg_input, GLOBAL(JE1_outclock0), !Q1L25, , );

--N42L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_6_L3
--operation mode is counter

N42L51 = CARRY(N42_sload_path[6] & !N42L31);


--N42_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_6_L3
--operation mode is counter

N42_sload_path[5]_lut_out = N42_sload_path[5] $ N42L11;
N42_sload_path[5]_reg_input = !TB32_aeb_out & N42_sload_path[5]_lut_out;
N42_sload_path[5] = DFFE(N42_sload_path[5]_reg_input, GLOBAL(JE1_outclock0), !Q1L25, , );

--N42L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_6_L3
--operation mode is counter

N42L31 = CARRY(!N42L11 # !N42_sload_path[5]);


--N42_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_6_L3
--operation mode is counter

N42_sload_path[4]_lut_out = N42_sload_path[4] $ !N42L9;
N42_sload_path[4]_reg_input = !TB32_aeb_out & N42_sload_path[4]_lut_out;
N42_sload_path[4] = DFFE(N42_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), !Q1L25, , );

--N42L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_L3
--operation mode is counter

N42L11 = CARRY(N42_sload_path[4] & !N42L9);


--N42_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_6_L3
--operation mode is counter

N42_sload_path[3]_lut_out = N42_sload_path[3] $ N42L7;
N42_sload_path[3]_reg_input = !TB32_aeb_out & N42_sload_path[3]_lut_out;
N42_sload_path[3] = DFFE(N42_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), !Q1L25, , );

--N42L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_L3
--operation mode is counter

N42L9 = CARRY(!N42L7 # !N42_sload_path[3]);


--N42_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_6_L3
--operation mode is counter

N42_sload_path[2]_lut_out = N42_sload_path[2] $ !N42L5;
N42_sload_path[2]_reg_input = !TB32_aeb_out & N42_sload_path[2]_lut_out;
N42_sload_path[2] = DFFE(N42_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), !Q1L25, , );

--N42L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_L3
--operation mode is counter

N42L7 = CARRY(N42_sload_path[2] & !N42L5);


--N42_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_6_L3
--operation mode is counter

N42_sload_path[1]_lut_out = N42_sload_path[1] $ N42L3;
N42_sload_path[1]_reg_input = !TB32_aeb_out & N42_sload_path[1]_lut_out;
N42_sload_path[1] = DFFE(N42_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), !Q1L25, , );

--N42L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_L3
--operation mode is counter

N42L5 = CARRY(!N42L3 # !N42_sload_path[1]);


--N42_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_6_L3
--operation mode is qfbk_counter

N42_sload_path[0]_lut_out = !N42_sload_path[0];
N42_sload_path[0]_reg_input = !TB32_aeb_out & N42_sload_path[0]_lut_out;
N42_sload_path[0] = DFFE(N42_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), !Q1L25, , );

--N42L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_L3
--operation mode is qfbk_counter

N42L3 = CARRY(N42_sload_path[0]);


--N91_q[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_10_A3
--operation mode is normal

N91_q[15]_lut_out = N91L13 $ N91_q[15];
N91_q[15] = DFFE(N91_q[15]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);


--N91_q[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_10_A3
--operation mode is arithmetic

N91_q[14]_lut_out = N91_q[14] $ !N91L92;
N91_q[14] = DFFE(N91_q[14]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);

--N91L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_10_A3
--operation mode is arithmetic

N91L13 = CARRY(N91_q[14] & !N91L92);


--N91_q[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_10_A3
--operation mode is arithmetic

N91_q[13]_lut_out = N91_q[13] $ N91L72;
N91_q[13] = DFFE(N91_q[13]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);

--N91L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_10_A3
--operation mode is arithmetic

N91L92 = CARRY(!N91L72 # !N91_q[13]);


--N91_q[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_10_A3
--operation mode is arithmetic

N91_q[12]_lut_out = N91_q[12] $ !N91L52;
N91_q[12] = DFFE(N91_q[12]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);

--N91L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_10_A3
--operation mode is arithmetic

N91L72 = CARRY(N91_q[12] & !N91L52);


--N91_q[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_10_A3
--operation mode is arithmetic

N91_q[11]_lut_out = N91_q[11] $ N91L32;
N91_q[11] = DFFE(N91_q[11]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);

--N91L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_10_A3
--operation mode is arithmetic

N91L52 = CARRY(!N91L32 # !N91_q[11]);


--N91_q[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_10_A3
--operation mode is arithmetic

N91_q[10]_lut_out = N91_q[10] $ !N91L12;
N91_q[10] = DFFE(N91_q[10]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);

--N91L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_10_A3
--operation mode is arithmetic

N91L32 = CARRY(N91_q[10] & !N91L12);


--N91_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_8_A3
--operation mode is arithmetic

N91_q[9]_lut_out = N91_q[9] $ N91L91;
N91_q[9] = DFFE(N91_q[9]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);

--N91L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_8_A3
--operation mode is arithmetic

N91L12 = CARRY(!N91L91 # !N91_q[9]);


--N91_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_8_A3
--operation mode is arithmetic

N91_q[8]_lut_out = N91_q[8] $ !N91L71;
N91_q[8] = DFFE(N91_q[8]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);

--N91L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_8_A3
--operation mode is arithmetic

N91L91 = CARRY(N91_q[8] & !N91L71);


--N91_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_8_A3
--operation mode is arithmetic

N91_q[7]_lut_out = N91_q[7] $ N91L51;
N91_q[7] = DFFE(N91_q[7]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);

--N91L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_8_A3
--operation mode is arithmetic

N91L71 = CARRY(!N91L51 # !N91_q[7]);


--N91_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_8_A3
--operation mode is arithmetic

N91_q[6]_lut_out = N91_q[6] $ !N91L31;
N91_q[6] = DFFE(N91_q[6]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);

--N91L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_8_A3
--operation mode is arithmetic

N91L51 = CARRY(N91_q[6] & !N91L31);


--N91_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_8_A3
--operation mode is arithmetic

N91_q[5]_lut_out = N91_q[5] $ N91L11;
N91_q[5] = DFFE(N91_q[5]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);

--N91L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_8_A3
--operation mode is arithmetic

N91L31 = CARRY(!N91L11 # !N91_q[5]);


--N91_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_8_A3
--operation mode is arithmetic

N91_q[4]_lut_out = N91_q[4] $ !N91L9;
N91_q[4] = DFFE(N91_q[4]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);

--N91L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_8_A3
--operation mode is arithmetic

N91L11 = CARRY(N91_q[4] & !N91L9);


--N91_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_8_A3
--operation mode is arithmetic

N91_q[3]_lut_out = N91_q[3] $ N91L7;
N91_q[3] = DFFE(N91_q[3]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);

--N91L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_8_A3
--operation mode is arithmetic

N91L9 = CARRY(!N91L7 # !N91_q[3]);


--N91_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_8_A3
--operation mode is arithmetic

N91_q[2]_lut_out = N91_q[2] $ !N91L5;
N91_q[2] = DFFE(N91_q[2]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);

--N91L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_8_A3
--operation mode is arithmetic

N91L7 = CARRY(N91_q[2] & !N91L5);


--N91_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_8_A3
--operation mode is arithmetic

N91_q[1]_lut_out = N91_q[1] $ N91L3;
N91_q[1] = DFFE(N91_q[1]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);

--N91L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_8_A3
--operation mode is arithmetic

N91L5 = CARRY(!N91L3 # !N91_q[1]);


--N91_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_8_A3
--operation mode is qfbk_counter

N91_q[0]_lut_out = !N91_q[0];
N91_q[0] = DFFE(N91_q[0]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , ED1L55Q);

--N91L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_8_A3
--operation mode is qfbk_counter

N91L3 = CARRY(N91_q[0]);


--N22_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_14_I3
--operation mode is qfbk_counter

N22_sload_path[0]_lut_out = !N22_sload_path[0];
N22_sload_path[0] = DFFE(N22_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);

--N22_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_14_I3
--operation mode is qfbk_counter

N22_the_carries[1] = CARRY(S1_inst46 $ !N22_sload_path[0]);


--N22_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_14_I3
--operation mode is arithmetic

N22_pre_out[1]_lut_out = N22_pre_out[1] $ N22_the_carries[1];
N22_pre_out[1] = DFFE(N22_pre_out[1]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);

--N22_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_14_I3
--operation mode is arithmetic

N22_the_carries[2] = CARRY(S1_inst46 $ N22_pre_out[1] # !N22_the_carries[1]);


--N22_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_14_I3
--operation mode is arithmetic

N22_pre_out[2]_lut_out = N22_pre_out[2] $ !N22_the_carries[2];
N22_pre_out[2] = DFFE(N22_pre_out[2]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);

--N22_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_14_I3
--operation mode is arithmetic

N22_the_carries[3] = CARRY(!N22_the_carries[2] & (S1_inst46 $ !N22_pre_out[2]));


--N22_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_14_I3
--operation mode is arithmetic

N22_pre_out[3]_lut_out = N22_pre_out[3] $ N22_the_carries[3];
N22_pre_out[3] = DFFE(N22_pre_out[3]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);

--N22_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_14_I3
--operation mode is arithmetic

N22_the_carries[4] = CARRY(S1_inst46 $ N22_pre_out[3] # !N22_the_carries[3]);


--N22_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_14_I3
--operation mode is arithmetic

N22_pre_out[4]_lut_out = N22_pre_out[4] $ !N22_the_carries[4];
N22_pre_out[4] = DFFE(N22_pre_out[4]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);

--N22_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_14_I3
--operation mode is arithmetic

N22_the_carries[5] = CARRY(!N22_the_carries[4] & (S1_inst46 $ !N22_pre_out[4]));


--N22_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_14_I3
--operation mode is arithmetic

N22_pre_out[5]_lut_out = N22_pre_out[5] $ N22_the_carries[5];
N22_pre_out[5] = DFFE(N22_pre_out[5]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);

--N22_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_14_I3
--operation mode is arithmetic

N22_the_carries[6] = CARRY(S1_inst46 $ N22_pre_out[5] # !N22_the_carries[5]);


--N22_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_14_I3
--operation mode is arithmetic

N22_pre_out[6]_lut_out = N22_pre_out[6] $ !N22_the_carries[6];
N22_pre_out[6] = DFFE(N22_pre_out[6]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);

--N22_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_14_I3
--operation mode is arithmetic

N22_the_carries[7] = CARRY(!N22_the_carries[6] & (S1_inst46 $ !N22_pre_out[6]));


--N22_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_14_I3
--operation mode is arithmetic

N22_pre_out[7]_lut_out = N22_pre_out[7] $ N22_the_carries[7];
N22_pre_out[7] = DFFE(N22_pre_out[7]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);

--N22_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_14_I3
--operation mode is arithmetic

N22_the_carries[8] = CARRY(S1_inst46 $ N22_pre_out[7] # !N22_the_carries[7]);


--N22_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_14_I3
--operation mode is arithmetic

N22_pre_out[8]_lut_out = N22_pre_out[8] $ !N22_the_carries[8];
N22_pre_out[8] = DFFE(N22_pre_out[8]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);

--N22_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_14_I3
--operation mode is arithmetic

N22_the_carries[9] = CARRY(!N22_the_carries[8] & (S1_inst46 $ !N22_pre_out[8]));


--N22_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_14_I3
--operation mode is arithmetic

N22_pre_out[9]_lut_out = N22_pre_out[9] $ N22_the_carries[9];
N22_pre_out[9] = DFFE(N22_pre_out[9]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);

--N22_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_14_I3
--operation mode is arithmetic

N22_the_carries[10] = CARRY(S1_inst46 $ N22_pre_out[9] # !N22_the_carries[9]);


--N22_pre_out[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_16_I3
--operation mode is arithmetic

N22_pre_out[10]_lut_out = N22_pre_out[10] $ !N22_the_carries[10];
N22_pre_out[10] = DFFE(N22_pre_out[10]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);

--N22_the_carries[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_16_I3
--operation mode is arithmetic

N22_the_carries[11] = CARRY(!N22_the_carries[10] & (N22_pre_out[10] $ !S1_inst46));


--N22_pre_out[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_16_I3
--operation mode is arithmetic

N22_pre_out[11]_lut_out = N22_pre_out[11] $ N22_the_carries[11];
N22_pre_out[11] = DFFE(N22_pre_out[11]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);

--N22_the_carries[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_16_I3
--operation mode is arithmetic

N22_the_carries[12] = CARRY(N22_pre_out[11] $ S1_inst46 # !N22_the_carries[11]);


--N22_pre_out[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_16_I3
--operation mode is arithmetic

N22_pre_out[12]_lut_out = N22_pre_out[12] $ !N22_the_carries[12];
N22_pre_out[12] = DFFE(N22_pre_out[12]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);

--N22_the_carries[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_16_I3
--operation mode is arithmetic

N22_the_carries[13] = CARRY(!N22_the_carries[12] & (N22_pre_out[12] $ !S1_inst46));


--N22_pre_out[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_16_I3
--operation mode is arithmetic

N22_pre_out[13]_lut_out = N22_pre_out[13] $ N22_the_carries[13];
N22_pre_out[13] = DFFE(N22_pre_out[13]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);

--N22_the_carries[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_16_I3
--operation mode is arithmetic

N22_the_carries[14] = CARRY(N22_pre_out[13] $ S1_inst46 # !N22_the_carries[13]);


--N22_pre_out[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_16_I3
--operation mode is arithmetic

N22_pre_out[14]_lut_out = N22_pre_out[14] $ !N22_the_carries[14];
N22_pre_out[14] = DFFE(N22_pre_out[14]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);

--N22_the_carries[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_16_I3
--operation mode is arithmetic

N22_the_carries[15] = CARRY(!N22_the_carries[14] & (N22_pre_out[14] $ !S1_inst46));


--N22_pre_out[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_16_I3
--operation mode is normal

N22_pre_out[15]_lut_out = N22_pre_out[15] $ N22_the_carries[15];
N22_pre_out[15] = DFFE(N22_pre_out[15]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst48);


--N02_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC7_11_J3
--operation mode is arithmetic

N02_sload_path[2]_lut_out = N02_sload_path[2] $ !N02L5;
N02_sload_path[2] = DFFE(N02_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !ED1_STF, , ED1L501Q);

--N02_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC7_11_J3
--operation mode is arithmetic

N02_cout = CARRY(N02_sload_path[2] & !N02L5);


--N02_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC6_11_J3
--operation mode is arithmetic

N02_sload_path[1]_lut_out = N02_sload_path[1] $ N02L3;
N02_sload_path[1] = DFFE(N02_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !ED1_STF, , ED1L501Q);

--N02L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC6_11_J3
--operation mode is arithmetic

N02L5 = CARRY(!N02L3 # !N02_sload_path[1]);


--N02_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC5_11_J3
--operation mode is arithmetic

N02_sload_path[0]_lut_out = !N02_sload_path[0];
N02_sload_path[0] = DFFE(N02_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !ED1_STF, , ED1L501Q);

--N02L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC5_11_J3
--operation mode is arithmetic

N02L3 = CARRY(N02_sload_path[0]);


--N12_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC9_7_J3
--operation mode is arithmetic

N12_sload_path[2]_lut_out = N12_sload_path[2] $ N12L6;
N12_sload_path[2] = DFFE(N12_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !ED1_STF, , ED1L501Q);

--N12_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC9_7_J3
--operation mode is arithmetic

N12_cout = CARRY(!N12L6 # !N12_sload_path[2]);


--N12_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC8_7_J3
--operation mode is arithmetic

N12_sload_path[1]_lut_out = N12_sload_path[1] $ !N12L4;
N12_sload_path[1] = DFFE(N12_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !ED1_STF, , ED1L501Q);

--N12L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC8_7_J3
--operation mode is arithmetic

N12L6 = CARRY(N12_sload_path[1] & !N12L4);


--N12_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC7_7_J3
--operation mode is arithmetic

N12_sload_path[0]_lut_out = N12_sload_path[0] $ N12L3;
N12_sload_path[0] = DFFE(N12_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !ED1_STF, , ED1L501Q);

--N12L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC7_7_J3
--operation mode is arithmetic

N12L4 = CARRY(!N12L3 # !N12_sload_path[0]);


--N81_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_6_J3
--operation mode is qfbk_counter

N81_q[0]_lut_out = !N81_q[0];
N81_q[0]_sload_eqn = (ED1_STF & TE1_portadataout[2]) # (!ED1_STF & N81_q[0]_lut_out);
N81_q[0] = DFFE(N81_q[0]_sload_eqn, GLOBAL(JE1_outclock0), , , ED1L99Q);

--N81_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_6_J3
--operation mode is qfbk_counter

N81_the_carries[1] = CARRY(ED1_PL_INC $ !N81_q[0]);


--N81_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_6_J3
--operation mode is counter

N81_pre_out[1]_lut_out = N81_pre_out[1] $ N81_the_carries[1];
N81_pre_out[1]_sload_eqn = (ED1_STF & TE1_portadataout[3]) # (!ED1_STF & N81_pre_out[1]_lut_out);
N81_pre_out[1] = DFFE(N81_pre_out[1]_sload_eqn, GLOBAL(JE1_outclock0), , , ED1L99Q);

--N81_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_6_J3
--operation mode is counter

N81_the_carries[2] = CARRY(N81_pre_out[1] $ ED1_PL_INC # !N81_the_carries[1]);


--N81_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_6_J3
--operation mode is counter

N81_pre_out[2]_lut_out = N81_pre_out[2] $ !N81_the_carries[2];
N81_pre_out[2]_sload_eqn = (ED1_STF & TE1_portadataout[4]) # (!ED1_STF & N81_pre_out[2]_lut_out);
N81_pre_out[2] = DFFE(N81_pre_out[2]_sload_eqn, GLOBAL(JE1_outclock0), , , ED1L99Q);

--N81_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_6_J3
--operation mode is counter

N81_the_carries[3] = CARRY(!N81_the_carries[2] & (N81_pre_out[2] $ !ED1_PL_INC));


--N81_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_6_J3
--operation mode is counter

N81_pre_out[3]_lut_out = N81_pre_out[3] $ N81_the_carries[3];
N81_pre_out[3]_sload_eqn = (ED1_STF & TE1_portadataout[5]) # (!ED1_STF & N81_pre_out[3]_lut_out);
N81_pre_out[3] = DFFE(N81_pre_out[3]_sload_eqn, GLOBAL(JE1_outclock0), , , ED1L99Q);

--N81_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_6_J3
--operation mode is counter

N81_the_carries[4] = CARRY(N81_pre_out[3] $ ED1_PL_INC # !N81_the_carries[3]);


--N81_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_6_J3
--operation mode is counter

N81_pre_out[4]_lut_out = N81_pre_out[4] $ !N81_the_carries[4];
N81_pre_out[4]_sload_eqn = (ED1_STF & TE1_portadataout[6]) # (!ED1_STF & N81_pre_out[4]_lut_out);
N81_pre_out[4] = DFFE(N81_pre_out[4]_sload_eqn, GLOBAL(JE1_outclock0), , , ED1L99Q);

--N81_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_6_J3
--operation mode is counter

N81_the_carries[5] = CARRY(!N81_the_carries[4] & (N81_pre_out[4] $ !ED1_PL_INC));


--N81_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_6_J3
--operation mode is counter

N81_pre_out[5]_lut_out = N81_pre_out[5] $ N81_the_carries[5];
N81_pre_out[5]_sload_eqn = (ED1_STF & TE1_portadataout[7]) # (!ED1_STF & N81_pre_out[5]_lut_out);
N81_pre_out[5] = DFFE(N81_pre_out[5]_sload_eqn, GLOBAL(JE1_outclock0), , , ED1L99Q);

--N81_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_6_J3
--operation mode is counter

N81_the_carries[6] = CARRY(N81_pre_out[5] $ ED1_PL_INC # !N81_the_carries[5]);


--N81_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_6_J3
--operation mode is counter

N81_pre_out[6]_lut_out = N81_pre_out[6] $ !N81_the_carries[6];
N81_pre_out[6]_sload_eqn = (ED1_STF & TE1_portadataout[8]) # (!ED1_STF & N81_pre_out[6]_lut_out);
N81_pre_out[6] = DFFE(N81_pre_out[6]_sload_eqn, GLOBAL(JE1_outclock0), , , ED1L99Q);

--N81_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_6_J3
--operation mode is counter

N81_the_carries[7] = CARRY(!N81_the_carries[6] & (N81_pre_out[6] $ !ED1_PL_INC));


--N81_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_6_J3
--operation mode is counter

N81_pre_out[7]_lut_out = N81_pre_out[7] $ N81_the_carries[7];
N81_pre_out[7]_sload_eqn = (ED1_STF & TE1_portadataout[9]) # (!ED1_STF & N81_pre_out[7]_lut_out);
N81_pre_out[7] = DFFE(N81_pre_out[7]_sload_eqn, GLOBAL(JE1_outclock0), , , ED1L99Q);

--N81_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_6_J3
--operation mode is counter

N81_the_carries[8] = CARRY(N81_pre_out[7] $ ED1_PL_INC # !N81_the_carries[7]);


--N81_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_6_J3
--operation mode is counter

N81_pre_out[8]_lut_out = N81_pre_out[8] $ !N81_the_carries[8];
N81_pre_out[8]_sload_eqn = (ED1_STF & TE1_portadataout[10]) # (!ED1_STF & N81_pre_out[8]_lut_out);
N81_pre_out[8] = DFFE(N81_pre_out[8]_sload_eqn, GLOBAL(JE1_outclock0), , , ED1L99Q);

--N81_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_6_J3
--operation mode is counter

N81_the_carries[9] = CARRY(!N81_the_carries[8] & (N81_pre_out[8] $ !ED1_PL_INC));


--N81_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_6_J3
--operation mode is counter

N81_pre_out[9]_lut_out = N81_pre_out[9] $ N81_the_carries[9];
N81_pre_out[9]_sload_eqn = (ED1_STF & TE1_portadataout[11]) # (!ED1_STF & N81_pre_out[9]_lut_out);
N81_pre_out[9] = DFFE(N81_pre_out[9]_sload_eqn, GLOBAL(JE1_outclock0), , , ED1L99Q);

--N81_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_6_J3
--operation mode is counter

N81_the_carries[10] = CARRY(N81_pre_out[9] $ ED1_PL_INC # !N81_the_carries[9]);


--N51_lsb is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lsb at LC1_6_B3
--operation mode is qfbk_counter

N51_lsb_lut_out = !N51_lsb;
N51_lsb = DFFE(N51_lsb_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , AD1_daclev_adj);

--N51_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_6_B3
--operation mode is qfbk_counter

N51_the_carries[1] = CARRY(AD1L7 $ N51_lsb);


--N51_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_6_B3
--operation mode is arithmetic

N51_pre_out[1]_lut_out = N51_pre_out[1] $ N51_the_carries[1];
N51_pre_out[1] = DFFE(N51_pre_out[1]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , AD1_daclev_adj);

--N51_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_6_B3
--operation mode is arithmetic

N51_the_carries[2] = CARRY(N51_pre_out[1] $ !AD1L7 # !N51_the_carries[1]);


--N51_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_6_B3
--operation mode is arithmetic

N51_pre_out[2]_lut_out = N51_pre_out[2] $ !N51_the_carries[2];
N51_pre_out[2] = DFFE(N51_pre_out[2]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , AD1_daclev_adj);

--N51_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_6_B3
--operation mode is arithmetic

N51_the_carries[3] = CARRY(!N51_the_carries[2] & (N51_pre_out[2] $ AD1L7));


--N51_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_6_B3
--operation mode is arithmetic

N51_pre_out[3]_lut_out = N51_pre_out[3] $ N51_the_carries[3];
N51_pre_out[3] = DFFE(N51_pre_out[3]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , AD1_daclev_adj);

--N51_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_6_B3
--operation mode is arithmetic

N51_the_carries[4] = CARRY(N51_pre_out[3] $ !AD1L7 # !N51_the_carries[3]);


--N51_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_6_B3
--operation mode is arithmetic

N51_pre_out[4]_lut_out = N51_pre_out[4] $ !N51_the_carries[4];
N51_pre_out[4] = DFFE(N51_pre_out[4]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , AD1_daclev_adj);

--N51_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_6_B3
--operation mode is arithmetic

N51_the_carries[5] = CARRY(!N51_the_carries[4] & (N51_pre_out[4] $ AD1L7));


--N51_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_6_B3
--operation mode is arithmetic

N51_pre_out[5]_lut_out = N51_pre_out[5] $ N51_the_carries[5];
N51_pre_out[5] = DFFE(N51_pre_out[5]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , AD1_daclev_adj);

--N51_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_6_B3
--operation mode is arithmetic

N51_the_carries[6] = CARRY(N51_pre_out[5] $ !AD1L7 # !N51_the_carries[5]);


--N51_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_6_B3
--operation mode is arithmetic

N51_pre_out[6]_lut_out = N51_pre_out[6] $ !N51_the_carries[6];
N51_pre_out[6] = DFFE(N51_pre_out[6]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , AD1_daclev_adj);

--N51_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_6_B3
--operation mode is arithmetic

N51_the_carries[7] = CARRY(!N51_the_carries[6] & (N51_pre_out[6] $ AD1L7));


--N51_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_6_B3
--operation mode is normal

N51_pre_out[7]_lut_out = N51_pre_out[7] $ N51_the_carries[7];
N51_pre_out[7] = DFFE(N51_pre_out[7]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , AD1_daclev_adj);


--N61_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_10_L3
--operation mode is counter

N61_sload_path[4]_lut_out = N61_sload_path[4] $ !N61L9;
N61_sload_path[4]_reg_input = !N61_pre_sclr & N61_sload_path[4]_lut_out;
N61_sload_path[4] = DFFE(N61_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), , , !KD1L4Q);

--N61L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_10_L3
--operation mode is counter

N61L11 = CARRY(N61_sload_path[4] & !N61L9);


--N61_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_10_L3
--operation mode is counter

N61_sload_path[3]_lut_out = N61_sload_path[3] $ N61L7;
N61_sload_path[3]_reg_input = !N61_pre_sclr & N61_sload_path[3]_lut_out;
N61_sload_path[3] = DFFE(N61_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), , , !KD1L4Q);

--N61L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_10_L3
--operation mode is counter

N61L9 = CARRY(!N61L7 # !N61_sload_path[3]);


--N61_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_10_L3
--operation mode is counter

N61_sload_path[2]_lut_out = N61_sload_path[2] $ !N61L5;
N61_sload_path[2]_reg_input = !N61_pre_sclr & N61_sload_path[2]_lut_out;
N61_sload_path[2] = DFFE(N61_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), , , !KD1L4Q);

--N61L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_L3
--operation mode is counter

N61L7 = CARRY(N61_sload_path[2] & !N61L5);


--N61_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_L3
--operation mode is counter

N61_sload_path[1]_lut_out = N61_sload_path[1] $ N61L3;
N61_sload_path[1]_reg_input = !N61_pre_sclr & N61_sload_path[1]_lut_out;
N61_sload_path[1] = DFFE(N61_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), , , !KD1L4Q);

--N61L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_L3
--operation mode is counter

N61L5 = CARRY(!N61L3 # !N61_sload_path[1]);


--N61_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_L3
--operation mode is qfbk_counter

N61_sload_path[0]_lut_out = !N61_sload_path[0];
N61_sload_path[0]_reg_input = !N61_pre_sclr & N61_sload_path[0]_lut_out;
N61_sload_path[0] = DFFE(N61_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), , , !KD1L4Q);

--N61L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_L3
--operation mode is qfbk_counter

N61L3 = CARRY(N61_sload_path[0]);


--N61L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_10_L3
--operation mode is arithmetic

N61L22 = TB51_aeb_out # N61L11;

--N61_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_10_L3
--operation mode is arithmetic

N61_cout = CARRY(!TB51_aeb_out & !N61L11);


--N71_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_11_L3
--operation mode is counter

N71_sload_path[3]_lut_out = N71_sload_path[3] $ N71L7;
N71_sload_path[3]_reg_input = !TB61_aeb_out & N71_sload_path[3]_lut_out;
N71_sload_path[3] = DFFE(N71_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), KD1L01Q, , N61L31);

--N71L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_11_L3
--operation mode is counter

N71L9 = CARRY(!N71L7 # !N71_sload_path[3]);


--N71_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_11_L3
--operation mode is counter

N71_sload_path[2]_lut_out = N71_sload_path[2] $ !N71L5;
N71_sload_path[2]_reg_input = !TB61_aeb_out & N71_sload_path[2]_lut_out;
N71_sload_path[2] = DFFE(N71_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), KD1L01Q, , N61L31);

--N71L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_11_L3
--operation mode is counter

N71L7 = CARRY(N71_sload_path[2] & !N71L5);


--N71_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_11_L3
--operation mode is counter

N71_sload_path[1]_lut_out = N71_sload_path[1] $ N71L3;
N71_sload_path[1]_reg_input = !TB61_aeb_out & N71_sload_path[1]_lut_out;
N71_sload_path[1] = DFFE(N71_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), KD1L01Q, , N61L31);

--N71L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_11_L3
--operation mode is counter

N71L5 = CARRY(!N71L3 # !N71_sload_path[1]);


--N71_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_11_L3
--operation mode is qfbk_counter

N71_sload_path[0]_lut_out = !N71_sload_path[0];
N71_sload_path[0]_reg_input = !TB61_aeb_out & N71_sload_path[0]_lut_out;
N71_sload_path[0] = DFFE(N71_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), KD1L01Q, , N61L31);

--N71L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_11_L3
--operation mode is qfbk_counter

N71L3 = CARRY(N71_sload_path[0]);


--N71L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC5_11_L3
--operation mode is arithmetic

N71L81 = TB61_aeb_out # !N71L9;

--N71_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC5_11_L3
--operation mode is arithmetic

N71_cout = CARRY(TB61_aeb_out # !N71L9);


--N7_sload_path[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[15] at LC6_3_H1
--operation mode is arithmetic

N7_sload_path[15]_lut_out = N7_sload_path[15] $ N7L13;
N7_sload_path[15] = DFFE(N7_sload_path[15]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_3_H1
--operation mode is arithmetic

N7_cout = CARRY(!N7L13 # !N7_sload_path[15]);


--N7_sload_path[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_3_H1
--operation mode is arithmetic

N7_sload_path[14]_lut_out = N7_sload_path[14] $ !N7L92;
N7_sload_path[14] = DFFE(N7_sload_path[14]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_3_H1
--operation mode is arithmetic

N7L13 = CARRY(N7_sload_path[14] & !N7L92);


--N7_sload_path[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_3_H1
--operation mode is arithmetic

N7_sload_path[13]_lut_out = N7_sload_path[13] $ N7L72;
N7_sload_path[13] = DFFE(N7_sload_path[13]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_3_H1
--operation mode is arithmetic

N7L92 = CARRY(!N7L72 # !N7_sload_path[13]);


--N7_sload_path[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_3_H1
--operation mode is arithmetic

N7_sload_path[12]_lut_out = N7_sload_path[12] $ !N7L52;
N7_sload_path[12] = DFFE(N7_sload_path[12]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_3_H1
--operation mode is arithmetic

N7L72 = CARRY(N7_sload_path[12] & !N7L52);


--N7_sload_path[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_3_H1
--operation mode is arithmetic

N7_sload_path[11]_lut_out = N7_sload_path[11] $ N7L32;
N7_sload_path[11] = DFFE(N7_sload_path[11]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_3_H1
--operation mode is arithmetic

N7L52 = CARRY(!N7L32 # !N7_sload_path[11]);


--N7_sload_path[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_3_H1
--operation mode is arithmetic

N7_sload_path[10]_lut_out = N7_sload_path[10] $ !N7L12;
N7_sload_path[10] = DFFE(N7_sload_path[10]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_3_H1
--operation mode is arithmetic

N7L32 = CARRY(N7_sload_path[10] & !N7L12);


--N7_sload_path[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_1_H1
--operation mode is arithmetic

N7_sload_path[9]_lut_out = N7_sload_path[9] $ N7L91;
N7_sload_path[9] = DFFE(N7_sload_path[9]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_1_H1
--operation mode is arithmetic

N7L12 = CARRY(!N7L91 # !N7_sload_path[9]);


--N7_sload_path[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_1_H1
--operation mode is arithmetic

N7_sload_path[8]_lut_out = N7_sload_path[8] $ !N7L71;
N7_sload_path[8] = DFFE(N7_sload_path[8]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_1_H1
--operation mode is arithmetic

N7L91 = CARRY(N7_sload_path[8] & !N7L71);


--N7_sload_path[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_1_H1
--operation mode is arithmetic

N7_sload_path[7]_lut_out = N7_sload_path[7] $ N7L51;
N7_sload_path[7] = DFFE(N7_sload_path[7]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_1_H1
--operation mode is arithmetic

N7L71 = CARRY(!N7L51 # !N7_sload_path[7]);


--N7_sload_path[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_1_H1
--operation mode is arithmetic

N7_sload_path[6]_lut_out = N7_sload_path[6] $ !N7L31;
N7_sload_path[6] = DFFE(N7_sload_path[6]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_1_H1
--operation mode is arithmetic

N7L51 = CARRY(N7_sload_path[6] & !N7L31);


--N7_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_1_H1
--operation mode is arithmetic

N7_sload_path[5]_lut_out = N7_sload_path[5] $ N7L11;
N7_sload_path[5] = DFFE(N7_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_1_H1
--operation mode is arithmetic

N7L31 = CARRY(!N7L11 # !N7_sload_path[5]);


--N7_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_1_H1
--operation mode is arithmetic

N7_sload_path[4]_lut_out = N7_sload_path[4] $ !N7L9;
N7_sload_path[4] = DFFE(N7_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_1_H1
--operation mode is arithmetic

N7L11 = CARRY(N7_sload_path[4] & !N7L9);


--N7_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_1_H1
--operation mode is arithmetic

N7_sload_path[3]_lut_out = N7_sload_path[3] $ N7L7;
N7_sload_path[3] = DFFE(N7_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_1_H1
--operation mode is arithmetic

N7L9 = CARRY(!N7L7 # !N7_sload_path[3]);


--N7_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_1_H1
--operation mode is arithmetic

N7_sload_path[2]_lut_out = N7_sload_path[2] $ !N7L5;
N7_sload_path[2] = DFFE(N7_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_1_H1
--operation mode is arithmetic

N7L7 = CARRY(N7_sload_path[2] & !N7L5);


--N7_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_1_H1
--operation mode is arithmetic

N7_sload_path[1]_lut_out = N7_sload_path[1] $ N7L3;
N7_sload_path[1] = DFFE(N7_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_1_H1
--operation mode is arithmetic

N7L5 = CARRY(!N7L3 # !N7_sload_path[1]);


--N7_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_1_H1
--operation mode is qfbk_counter

N7_sload_path[0]_lut_out = !N7_sload_path[0];
N7_sload_path[0] = DFFE(N7_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst39);

--N7L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_1_H1
--operation mode is qfbk_counter

N7L3 = CARRY(N7_sload_path[0]);


--N9_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_13_H1
--operation mode is qfbk_counter

N9_sload_path[0]_lut_out = !N9_sload_path[0];
N9_sload_path[0] = DFFE(N9_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);

--N9_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_13_H1
--operation mode is qfbk_counter

N9_the_carries[1] = CARRY(R1L3 $ !N9_sload_path[0]);


--N9_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_13_H1
--operation mode is arithmetic

N9_pre_out[1]_lut_out = N9_pre_out[1] $ N9_the_carries[1];
N9_pre_out[1] = DFFE(N9_pre_out[1]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);

--N9_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_13_H1
--operation mode is arithmetic

N9_the_carries[2] = CARRY(N9_pre_out[1] $ R1L3 # !N9_the_carries[1]);


--N9_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_13_H1
--operation mode is arithmetic

N9_pre_out[2]_lut_out = N9_pre_out[2] $ !N9_the_carries[2];
N9_pre_out[2] = DFFE(N9_pre_out[2]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);

--N9_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_13_H1
--operation mode is arithmetic

N9_the_carries[3] = CARRY(!N9_the_carries[2] & (N9_pre_out[2] $ !R1L3));


--N9_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_13_H1
--operation mode is arithmetic

N9_pre_out[3]_lut_out = N9_pre_out[3] $ N9_the_carries[3];
N9_pre_out[3] = DFFE(N9_pre_out[3]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);

--N9_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_13_H1
--operation mode is arithmetic

N9_the_carries[4] = CARRY(N9_pre_out[3] $ R1L3 # !N9_the_carries[3]);


--N9_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_13_H1
--operation mode is arithmetic

N9_pre_out[4]_lut_out = N9_pre_out[4] $ !N9_the_carries[4];
N9_pre_out[4] = DFFE(N9_pre_out[4]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);

--N9_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_13_H1
--operation mode is arithmetic

N9_the_carries[5] = CARRY(!N9_the_carries[4] & (N9_pre_out[4] $ !R1L3));


--N9_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_13_H1
--operation mode is arithmetic

N9_pre_out[5]_lut_out = N9_pre_out[5] $ N9_the_carries[5];
N9_pre_out[5] = DFFE(N9_pre_out[5]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);

--N9_the_carries[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_13_H1
--operation mode is arithmetic

N9_the_carries[6] = CARRY(N9_pre_out[5] $ R1L3 # !N9_the_carries[5]);


--N9_pre_out[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_13_H1
--operation mode is arithmetic

N9_pre_out[6]_lut_out = N9_pre_out[6] $ !N9_the_carries[6];
N9_pre_out[6] = DFFE(N9_pre_out[6]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);

--N9_the_carries[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_13_H1
--operation mode is arithmetic

N9_the_carries[7] = CARRY(!N9_the_carries[6] & (N9_pre_out[6] $ !R1L3));


--N9_pre_out[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_13_H1
--operation mode is arithmetic

N9_pre_out[7]_lut_out = N9_pre_out[7] $ N9_the_carries[7];
N9_pre_out[7] = DFFE(N9_pre_out[7]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);

--N9_the_carries[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_13_H1
--operation mode is arithmetic

N9_the_carries[8] = CARRY(N9_pre_out[7] $ R1L3 # !N9_the_carries[7]);


--N9_pre_out[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_13_H1
--operation mode is arithmetic

N9_pre_out[8]_lut_out = N9_pre_out[8] $ !N9_the_carries[8];
N9_pre_out[8] = DFFE(N9_pre_out[8]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);

--N9_the_carries[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_13_H1
--operation mode is arithmetic

N9_the_carries[9] = CARRY(!N9_the_carries[8] & (N9_pre_out[8] $ !R1L3));


--N9_pre_out[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_13_H1
--operation mode is arithmetic

N9_pre_out[9]_lut_out = N9_pre_out[9] $ N9_the_carries[9];
N9_pre_out[9] = DFFE(N9_pre_out[9]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);

--N9_the_carries[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_13_H1
--operation mode is arithmetic

N9_the_carries[10] = CARRY(N9_pre_out[9] $ R1L3 # !N9_the_carries[9]);


--N9_pre_out[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_15_H1
--operation mode is arithmetic

N9_pre_out[10]_lut_out = N9_pre_out[10] $ !N9_the_carries[10];
N9_pre_out[10] = DFFE(N9_pre_out[10]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);

--N9_the_carries[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_15_H1
--operation mode is arithmetic

N9_the_carries[11] = CARRY(!N9_the_carries[10] & (R1L3 $ !N9_pre_out[10]));


--N9_pre_out[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_15_H1
--operation mode is arithmetic

N9_pre_out[11]_lut_out = N9_pre_out[11] $ N9_the_carries[11];
N9_pre_out[11] = DFFE(N9_pre_out[11]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);

--N9_the_carries[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_15_H1
--operation mode is arithmetic

N9_the_carries[12] = CARRY(R1L3 $ N9_pre_out[11] # !N9_the_carries[11]);


--N9_pre_out[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_15_H1
--operation mode is arithmetic

N9_pre_out[12]_lut_out = N9_pre_out[12] $ !N9_the_carries[12];
N9_pre_out[12] = DFFE(N9_pre_out[12]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);

--N9_the_carries[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_15_H1
--operation mode is arithmetic

N9_the_carries[13] = CARRY(!N9_the_carries[12] & (R1L3 $ !N9_pre_out[12]));


--N9_pre_out[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_15_H1
--operation mode is arithmetic

N9_pre_out[13]_lut_out = N9_pre_out[13] $ N9_the_carries[13];
N9_pre_out[13] = DFFE(N9_pre_out[13]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);

--N9_the_carries[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_15_H1
--operation mode is arithmetic

N9_the_carries[14] = CARRY(R1L3 $ N9_pre_out[13] # !N9_the_carries[13]);


--N9_pre_out[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_15_H1
--operation mode is arithmetic

N9_pre_out[14]_lut_out = N9_pre_out[14] $ !N9_the_carries[14];
N9_pre_out[14] = DFFE(N9_pre_out[14]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);

--N9_the_carries[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_15_H1
--operation mode is arithmetic

N9_the_carries[15] = CARRY(!N9_the_carries[14] & (R1L3 $ !N9_pre_out[14]));


--N9_pre_out[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_15_H1
--operation mode is normal

N9_pre_out[15]_lut_out = N9_the_carries[15] $ N9_pre_out[15];
N9_pre_out[15] = DFFE(N9_pre_out[15]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst22);


--N01_q[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_9_A4
--operation mode is normal

N01_q[15]_lut_out = N01_q[15] $ N01L13;
N01_q[15]_sload_eqn = (BB1_CRC_ERR & R1_inst40[15]) # (!BB1_CRC_ERR & N01_q[15]_lut_out);
N01_q[15] = DFFE(N01_q[15]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);


--N01_q[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_9_A4
--operation mode is counter

N01_q[14]_lut_out = N01_q[14] $ !N01L92;
N01_q[14]_sload_eqn = (BB1_CRC_ERR & R1_inst40[14]) # (!BB1_CRC_ERR & N01_q[14]_lut_out);
N01_q[14] = DFFE(N01_q[14]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);

--N01L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_9_A4
--operation mode is counter

N01L13 = CARRY(N01_q[14] & !N01L92);


--N01_q[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_9_A4
--operation mode is counter

N01_q[13]_lut_out = N01_q[13] $ N01L72;
N01_q[13]_sload_eqn = (BB1_CRC_ERR & R1_inst40[13]) # (!BB1_CRC_ERR & N01_q[13]_lut_out);
N01_q[13] = DFFE(N01_q[13]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);

--N01L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_9_A4
--operation mode is counter

N01L92 = CARRY(!N01L72 # !N01_q[13]);


--N01_q[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_9_A4
--operation mode is counter

N01_q[12]_lut_out = N01_q[12] $ !N01L52;
N01_q[12]_sload_eqn = (BB1_CRC_ERR & R1_inst40[12]) # (!BB1_CRC_ERR & N01_q[12]_lut_out);
N01_q[12] = DFFE(N01_q[12]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);

--N01L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_9_A4
--operation mode is counter

N01L72 = CARRY(N01_q[12] & !N01L52);


--N01_q[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_9_A4
--operation mode is counter

N01_q[11]_lut_out = N01_q[11] $ N01L32;
N01_q[11]_sload_eqn = (BB1_CRC_ERR & R1_inst40[11]) # (!BB1_CRC_ERR & N01_q[11]_lut_out);
N01_q[11] = DFFE(N01_q[11]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);

--N01L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_9_A4
--operation mode is counter

N01L52 = CARRY(!N01L32 # !N01_q[11]);


--N01_q[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_9_A4
--operation mode is counter

N01_q[10]_lut_out = N01_q[10] $ !N01L12;
N01_q[10]_sload_eqn = (BB1_CRC_ERR & R1_inst40[10]) # (!BB1_CRC_ERR & N01_q[10]_lut_out);
N01_q[10] = DFFE(N01_q[10]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);

--N01L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_9_A4
--operation mode is counter

N01L32 = CARRY(N01_q[10] & !N01L12);


--N01_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_7_A4
--operation mode is counter

N01_q[9]_lut_out = N01_q[9] $ N01L91;
N01_q[9]_sload_eqn = (BB1_CRC_ERR & R1_inst40[9]) # (!BB1_CRC_ERR & N01_q[9]_lut_out);
N01_q[9] = DFFE(N01_q[9]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);

--N01L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_7_A4
--operation mode is counter

N01L12 = CARRY(!N01L91 # !N01_q[9]);


--N01_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_7_A4
--operation mode is counter

N01_q[8]_lut_out = N01_q[8] $ !N01L71;
N01_q[8]_sload_eqn = (BB1_CRC_ERR & R1_inst40[8]) # (!BB1_CRC_ERR & N01_q[8]_lut_out);
N01_q[8] = DFFE(N01_q[8]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);

--N01L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_7_A4
--operation mode is counter

N01L91 = CARRY(N01_q[8] & !N01L71);


--N01_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_7_A4
--operation mode is counter

N01_q[7]_lut_out = N01_q[7] $ N01L51;
N01_q[7]_sload_eqn = (BB1_CRC_ERR & R1_inst40[7]) # (!BB1_CRC_ERR & N01_q[7]_lut_out);
N01_q[7] = DFFE(N01_q[7]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);

--N01L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_7_A4
--operation mode is counter

N01L71 = CARRY(!N01L51 # !N01_q[7]);


--N01_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_7_A4
--operation mode is counter

N01_q[6]_lut_out = N01_q[6] $ !N01L31;
N01_q[6]_sload_eqn = (BB1_CRC_ERR & R1_inst40[6]) # (!BB1_CRC_ERR & N01_q[6]_lut_out);
N01_q[6] = DFFE(N01_q[6]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);

--N01L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_A4
--operation mode is counter

N01L51 = CARRY(N01_q[6] & !N01L31);


--N01_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_7_A4
--operation mode is counter

N01_q[5]_lut_out = N01_q[5] $ N01L11;
N01_q[5]_sload_eqn = (BB1_CRC_ERR & R1_inst40[5]) # (!BB1_CRC_ERR & N01_q[5]_lut_out);
N01_q[5] = DFFE(N01_q[5]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);

--N01L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_A4
--operation mode is counter

N01L31 = CARRY(!N01L11 # !N01_q[5]);


--N01_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_7_A4
--operation mode is counter

N01_q[4]_lut_out = N01_q[4] $ !N01L9;
N01_q[4]_sload_eqn = (BB1_CRC_ERR & R1_inst40[4]) # (!BB1_CRC_ERR & N01_q[4]_lut_out);
N01_q[4] = DFFE(N01_q[4]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);

--N01L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_A4
--operation mode is counter

N01L11 = CARRY(N01_q[4] & !N01L9);


--N01_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_7_A4
--operation mode is counter

N01_q[3]_lut_out = N01_q[3] $ N01L7;
N01_q[3]_sload_eqn = (BB1_CRC_ERR & R1_inst40[3]) # (!BB1_CRC_ERR & N01_q[3]_lut_out);
N01_q[3] = DFFE(N01_q[3]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);

--N01L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_A4
--operation mode is counter

N01L9 = CARRY(!N01L7 # !N01_q[3]);


--N01_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_7_A4
--operation mode is counter

N01_q[2]_lut_out = N01_q[2] $ !N01L5;
N01_q[2]_sload_eqn = (BB1_CRC_ERR & R1_inst40[2]) # (!BB1_CRC_ERR & N01_q[2]_lut_out);
N01_q[2] = DFFE(N01_q[2]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);

--N01L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_A4
--operation mode is counter

N01L7 = CARRY(N01_q[2] & !N01L5);


--N01_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_7_A4
--operation mode is counter

N01_q[1]_lut_out = N01_q[1] $ N01L3;
N01_q[1]_sload_eqn = (BB1_CRC_ERR & R1_inst40[1]) # (!BB1_CRC_ERR & N01_q[1]_lut_out);
N01_q[1] = DFFE(N01_q[1]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);

--N01L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_A4
--operation mode is counter

N01L5 = CARRY(!N01L3 # !N01_q[1]);


--N01_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_7_A4
--operation mode is qfbk_counter

N01_q[0]_lut_out = !N01_q[0];
N01_q[0]_sload_eqn = (BB1_CRC_ERR & R1_inst40[0]) # (!BB1_CRC_ERR & N01_q[0]_lut_out);
N01_q[0] = DFFE(N01_q[0]_sload_eqn, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , R1_inst5);

--N01L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_A4
--operation mode is qfbk_counter

N01L3 = CARRY(N01_q[0]);


--N41_sload_path[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5] at LC6_9_D3
--operation mode is normal

N41_sload_path[5]_lut_out = N41_sload_path[5] $ (UC1_valid_wreq & N41L11);
N41_sload_path[5] = DFFE(N41_sload_path[5]_lut_out, GLOBAL(JE1_outclock0), NC1L41Q, , );


--N41_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4] at LC5_9_D3
--operation mode is arithmetic

N41_sload_path[4]_lut_out = N41_sload_path[4] $ (UC1_valid_wreq & !N41L9);
N41_sload_path[4] = DFFE(N41_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), NC1L41Q, , );

--N41L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_D3
--operation mode is arithmetic

N41L11 = CARRY(N41_sload_path[4] & !N41L9);


--N41_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_D3
--operation mode is arithmetic

N41_sload_path[3]_lut_out = N41_sload_path[3] $ (UC1_valid_wreq & N41L7);
N41_sload_path[3] = DFFE(N41_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), NC1L41Q, , );

--N41L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_D3
--operation mode is arithmetic

N41L9 = CARRY(!N41L7 # !N41_sload_path[3]);


--N41_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_D3
--operation mode is arithmetic

N41_sload_path[2]_lut_out = N41_sload_path[2] $ (UC1_valid_wreq & !N41L5);
N41_sload_path[2] = DFFE(N41_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), NC1L41Q, , );

--N41L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_D3
--operation mode is arithmetic

N41L7 = CARRY(N41_sload_path[2] & !N41L5);


--N41_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_D3
--operation mode is arithmetic

N41_sload_path[1]_lut_out = N41_sload_path[1] $ (UC1_valid_wreq & N41L3);
N41_sload_path[1] = DFFE(N41_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), NC1L41Q, , );

--N41L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_D3
--operation mode is arithmetic

N41L5 = CARRY(!N41L3 # !N41_sload_path[1]);


--N41_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_D3
--operation mode is qfbk_counter

N41_sload_path[0]_lut_out = UC1_valid_wreq $ N41_sload_path[0];
N41_sload_path[0] = DFFE(N41_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), NC1L41Q, , );

--N41L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_D3
--operation mode is qfbk_counter

N41L3 = CARRY(N41_sload_path[0]);


--N31_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4] at LC5_16_D3
--operation mode is normal

N31_sload_path[4]_lut_out = N31_sload_path[4] $ (UC1L1 & !N31L9);
N31_sload_path[4] = DFFE(N31_sload_path[4]_lut_out, GLOBAL(JE1_outclock0), NC1L41Q, , );


--N31_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3] at LC4_16_D3
--operation mode is arithmetic

N31_sload_path[3]_lut_out = N31_sload_path[3] $ (UC1L1 & N31L7);
N31_sload_path[3] = DFFE(N31_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), NC1L41Q, , );

--N31L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_16_D3
--operation mode is arithmetic

N31L9 = CARRY(!N31L7 # !N31_sload_path[3]);


--N31_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2] at LC3_16_D3
--operation mode is arithmetic

N31_sload_path[2]_lut_out = N31_sload_path[2] $ (UC1L1 & !N31L5);
N31_sload_path[2] = DFFE(N31_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), NC1L41Q, , );

--N31L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_D3
--operation mode is arithmetic

N31L7 = CARRY(N31_sload_path[2] & !N31L5);


--N31_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_D3
--operation mode is arithmetic

N31_sload_path[1]_lut_out = N31_sload_path[1] $ (UC1L1 & N31L3);
N31_sload_path[1] = DFFE(N31_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), NC1L41Q, , );

--N31L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_D3
--operation mode is arithmetic

N31L5 = CARRY(!N31L3 # !N31_sload_path[1]);


--N31_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_D3
--operation mode is qfbk_counter

N31_sload_path[0]_lut_out = UC1L1 $ N31_sload_path[0];
N31_sload_path[0] = DFFE(N31_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), NC1L41Q, , );

--N31L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_D3
--operation mode is qfbk_counter

N31L3 = CARRY(N31_sload_path[0]);


--N21_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0] at LC1_11_D3
--operation mode is qfbk_counter

N21_sload_path[0]_lut_out = !N21_sload_path[0];
N21_sload_path[0]_sload_eqn = (VC1L1 & N21_sload_path[0]) # (!VC1L1 & N21_sload_path[0]_lut_out);
N21_sload_path[0] = DFFE(N21_sload_path[0]_sload_eqn, GLOBAL(JE1_outclock0), NC1L41Q, , );

--N21_the_carries[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1] at LC1_11_D3
--operation mode is qfbk_counter

N21_the_carries[1] = CARRY(UC1_valid_wreq $ !N21_sload_path[0]);


--N21_pre_out[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1] at LC2_11_D3
--operation mode is counter

N21_pre_out[1]_lut_out = N21_pre_out[1] $ N21_the_carries[1];
N21_pre_out[1]_sload_eqn = (VC1L1 & N21_pre_out[1]) # (!VC1L1 & N21_pre_out[1]_lut_out);
N21_pre_out[1] = DFFE(N21_pre_out[1]_sload_eqn, GLOBAL(JE1_outclock0), NC1L41Q, , );

--N21_the_carries[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2] at LC2_11_D3
--operation mode is counter

N21_the_carries[2] = CARRY(UC1_valid_wreq $ N21_pre_out[1] # !N21_the_carries[1]);


--N21_pre_out[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2] at LC3_11_D3
--operation mode is counter

N21_pre_out[2]_lut_out = N21_pre_out[2] $ !N21_the_carries[2];
N21_pre_out[2]_sload_eqn = (VC1L1 & N21_pre_out[2]) # (!VC1L1 & N21_pre_out[2]_lut_out);
N21_pre_out[2] = DFFE(N21_pre_out[2]_sload_eqn, GLOBAL(JE1_outclock0), NC1L41Q, , );

--N21_the_carries[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3] at LC3_11_D3
--operation mode is counter

N21_the_carries[3] = CARRY(!N21_the_carries[2] & (UC1_valid_wreq $ !N21_pre_out[2]));


--N21_pre_out[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3] at LC4_11_D3
--operation mode is counter

N21_pre_out[3]_lut_out = N21_pre_out[3] $ N21_the_carries[3];
N21_pre_out[3]_sload_eqn = (VC1L1 & N21_pre_out[3]) # (!VC1L1 & N21_pre_out[3]_lut_out);
N21_pre_out[3] = DFFE(N21_pre_out[3]_sload_eqn, GLOBAL(JE1_outclock0), NC1L41Q, , );

--N21_the_carries[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4] at LC4_11_D3
--operation mode is counter

N21_the_carries[4] = CARRY(UC1_valid_wreq $ N21_pre_out[3] # !N21_the_carries[3]);


--N21_pre_out[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4] at LC5_11_D3
--operation mode is counter

N21_pre_out[4]_lut_out = N21_pre_out[4] $ !N21_the_carries[4];
N21_pre_out[4]_sload_eqn = (VC1L1 & N21_pre_out[4]) # (!VC1L1 & N21_pre_out[4]_lut_out);
N21_pre_out[4] = DFFE(N21_pre_out[4]_sload_eqn, GLOBAL(JE1_outclock0), NC1L41Q, , );

--N21_the_carries[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5] at LC5_11_D3
--operation mode is counter

N21_the_carries[5] = CARRY(!N21_the_carries[4] & (N21_pre_out[4] $ !UC1_valid_wreq));


--N21_pre_out[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5] at LC6_11_D3
--operation mode is normal

N21_pre_out[5]_lut_out = N21_the_carries[5] $ N21_pre_out[5];
N21_pre_out[5]_sload_eqn = (VC1L1 & N21_pre_out[5]) # (!VC1L1 & N21_pre_out[5]_lut_out);
N21_pre_out[5] = DFFE(N21_pre_out[5]_sload_eqn, GLOBAL(JE1_outclock0), NC1L41Q, , );


--N11_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_12_D3
--operation mode is counter

N11_q[5]_lut_out = N11_q[5] $ N11L11;
N11_q[5]_sload_eqn = (NC1L02Q & VCC) # (!NC1L02Q & N11_q[5]_lut_out);
N11_q[5] = DFFE(N11_q[5]_sload_eqn, GLOBAL(JE1_outclock0), , , NC1L91Q);

--N11_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_12_D3
--operation mode is counter

N11_cout = CARRY(N11_q[5] # !N11L11);


--N11_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_12_D3
--operation mode is counter

N11_q[4]_lut_out = N11_q[4] $ !N11L9;
N11_q[4]_sload_eqn = (NC1L02Q & VCC) # (!NC1L02Q & N11_q[4]_lut_out);
N11_q[4] = DFFE(N11_q[4]_sload_eqn, GLOBAL(JE1_outclock0), , , NC1L91Q);

--N11L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_12_D3
--operation mode is counter

N11L11 = CARRY(!N11_q[4] & !N11L9);


--N11_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_12_D3
--operation mode is counter

N11_q[3]_lut_out = N11_q[3] $ N11L7;
N11_q[3]_sload_eqn = (NC1L02Q & ~GND) # (!NC1L02Q & N11_q[3]_lut_out);
N11_q[3] = DFFE(N11_q[3]_sload_eqn, GLOBAL(JE1_outclock0), , , NC1L91Q);

--N11L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_12_D3
--operation mode is counter

N11L9 = CARRY(N11_q[3] # !N11L7);


--N11_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_12_D3
--operation mode is counter

N11_q[2]_lut_out = N11_q[2] $ !N11L5;
N11_q[2]_sload_eqn = (NC1L02Q & ~GND) # (!NC1L02Q & N11_q[2]_lut_out);
N11_q[2] = DFFE(N11_q[2]_sload_eqn, GLOBAL(JE1_outclock0), , , NC1L91Q);

--N11L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_12_D3
--operation mode is counter

N11L7 = CARRY(!N11_q[2] & !N11L5);


--N11_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_12_D3
--operation mode is counter

N11_q[1]_lut_out = N11_q[1] $ N11L3;
N11_q[1]_sload_eqn = (NC1L02Q & ~GND) # (!NC1L02Q & N11_q[1]_lut_out);
N11_q[1] = DFFE(N11_q[1]_sload_eqn, GLOBAL(JE1_outclock0), , , NC1L91Q);

--N11L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_12_D3
--operation mode is counter

N11L5 = CARRY(N11_q[1] # !N11L3);


--N11_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_12_D3
--operation mode is qfbk_counter

N11_q[0]_lut_out = !N11_q[0];
N11_q[0]_sload_eqn = (NC1L02Q & ~GND) # (!NC1L02Q & N11_q[0]_lut_out);
N11_q[0] = DFFE(N11_q[0]_sload_eqn, GLOBAL(JE1_outclock0), , , NC1L91Q);

--N11L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_12_D3
--operation mode is qfbk_counter

N11L3 = CARRY(!N11_q[0]);


--N8_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_7_N2
--operation mode is arithmetic

N8_sload_path[1]_lut_out = N8_sload_path[1] $ N8L3;
N8_sload_path[1] = DFFE(N8_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );

--N8_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC2_7_N2
--operation mode is arithmetic

N8_cout = CARRY(!N8L3 # !N8_sload_path[1]);


--N8_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_N2
--operation mode is qfbk_counter

N8_sload_path[0]_lut_out = !N8_sload_path[0];
N8_sload_path[0] = DFFE(N8_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );

--N8L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_N2
--operation mode is qfbk_counter

N8L3 = CARRY(N8_sload_path[0]);


--N6_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_8_C4
--operation mode is normal

N6_sload_path[3]_lut_out = N6L7 $ N6_sload_path[3];
N6_sload_path[3] = DFFE(N6_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), WB1L51Q, , );


--N6_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_8_C4
--operation mode is arithmetic

N6_sload_path[2]_lut_out = N6_sload_path[2] $ !N6L5;
N6_sload_path[2] = DFFE(N6_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), WB1L51Q, , );

--N6L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_8_C4
--operation mode is arithmetic

N6L7 = CARRY(N6_sload_path[2] & !N6L5);


--N6_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_8_C4
--operation mode is arithmetic

N6_sload_path[1]_lut_out = N6_sload_path[1] $ N6L3;
N6_sload_path[1] = DFFE(N6_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), WB1L51Q, , );

--N6L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_8_C4
--operation mode is arithmetic

N6L5 = CARRY(!N6L3 # !N6_sload_path[1]);


--N6_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_8_C4
--operation mode is qfbk_counter

N6_sload_path[0]_lut_out = !N6_sload_path[0];
N6_sload_path[0] = DFFE(N6_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), WB1L51Q, , );

--N6L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_8_C4
--operation mode is qfbk_counter

N6L3 = CARRY(N6_sload_path[0]);


--N4_sload_path[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_14_L4
--operation mode is counter

N4_sload_path[4]_lut_out = N4_sload_path[4] $ !N4L9;
N4_sload_path[4]_reg_input = !TB5_aeb_out & N4_sload_path[4]_lut_out;
N4_sload_path[4] = DFFE(N4_sload_path[4]_reg_input, GLOBAL(JE1_outclock0), JB1L9Q, , );

--N4L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_14_L4
--operation mode is counter

N4L11 = CARRY(N4_sload_path[4] & !N4L9);


--N4_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_14_L4
--operation mode is counter

N4_sload_path[3]_lut_out = N4_sload_path[3] $ N4L7;
N4_sload_path[3]_reg_input = !TB5_aeb_out & N4_sload_path[3]_lut_out;
N4_sload_path[3] = DFFE(N4_sload_path[3]_reg_input, GLOBAL(JE1_outclock0), JB1L9Q, , );

--N4L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_14_L4
--operation mode is counter

N4L9 = CARRY(!N4L7 # !N4_sload_path[3]);


--N4_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_14_L4
--operation mode is counter

N4_sload_path[2]_lut_out = N4_sload_path[2] $ !N4L5;
N4_sload_path[2]_reg_input = !TB5_aeb_out & N4_sload_path[2]_lut_out;
N4_sload_path[2] = DFFE(N4_sload_path[2]_reg_input, GLOBAL(JE1_outclock0), JB1L9Q, , );

--N4L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_14_L4
--operation mode is counter

N4L7 = CARRY(N4_sload_path[2] & !N4L5);


--N4_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_14_L4
--operation mode is counter

N4_sload_path[1]_lut_out = N4_sload_path[1] $ N4L3;
N4_sload_path[1]_reg_input = !TB5_aeb_out & N4_sload_path[1]_lut_out;
N4_sload_path[1] = DFFE(N4_sload_path[1]_reg_input, GLOBAL(JE1_outclock0), JB1L9Q, , );

--N4L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_14_L4
--operation mode is counter

N4L5 = CARRY(!N4L3 # !N4_sload_path[1]);


--N4_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_14_L4
--operation mode is qfbk_counter

N4_sload_path[0]_lut_out = !N4_sload_path[0];
N4_sload_path[0]_reg_input = !TB5_aeb_out & N4_sload_path[0]_lut_out;
N4_sload_path[0] = DFFE(N4_sload_path[0]_reg_input, GLOBAL(JE1_outclock0), JB1L9Q, , );

--N4L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_14_L4
--operation mode is qfbk_counter

N4L3 = CARRY(N4_sload_path[0]);


--N4L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_14_L4
--operation mode is arithmetic

N4L12 = TB5_aeb_out # N4L11;

--N4_cout is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_14_L4
--operation mode is arithmetic

N4_cout = CARRY(!TB5_aeb_out & !N4L11);


--N5_sload_path[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_13_L4
--operation mode is normal

N5_sload_path[3]_lut_out = N5L7 $ N5_sload_path[3];
N5_sload_path[3] = DFFE(N5_sload_path[3]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , N4L31);


--N5_sload_path[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_13_L4
--operation mode is arithmetic

N5_sload_path[2]_lut_out = N5_sload_path[2] $ !N5L5;
N5_sload_path[2] = DFFE(N5_sload_path[2]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , N4L31);

--N5L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_13_L4
--operation mode is arithmetic

N5L7 = CARRY(N5_sload_path[2] & !N5L5);


--N5_sload_path[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_13_L4
--operation mode is arithmetic

N5_sload_path[1]_lut_out = N5_sload_path[1] $ N5L3;
N5_sload_path[1] = DFFE(N5_sload_path[1]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , N4L31);

--N5L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_13_L4
--operation mode is arithmetic

N5L5 = CARRY(!N5L3 # !N5_sload_path[1]);


--N5_sload_path[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_13_L4
--operation mode is qfbk_counter

N5_sload_path[0]_lut_out = !N5_sload_path[0];
N5_sload_path[0] = DFFE(N5_sload_path[0]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , N4L31);

--N5L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_13_L4
--operation mode is qfbk_counter

N5L3 = CARRY(N5_sload_path[0]);


--RE1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant at LC1_8_A1
--operation mode is normal

RE1_lcell_hgrant = GND;


--RE1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0 at LC5_7_M1
--operation mode is normal

RE1_lcell_hresp0 = !KE1L43Q;


--RE1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1 at LC2_9_A1
--operation mode is normal

RE1_lcell_hresp1 = VCC;


--JE2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1 at PLL_1
JE2_outclock1 = PLL(CLK1p, , );


--JE1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 at PLL_2
JE1_outclock0 = PLL(CLK2p, , );

--JE1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 at PLL_2
JE1_outclock1 = PLL(CLK2p, , );


--Z1L051 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~6COMBOUT at LC1_13_K4
--operation mode is arithmetic

Z1L051 = Z1_max_val[0] & !Z1_ina[0];

--Z1L941 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~6 at LC1_13_K4
--operation mode is arithmetic

Z1L941 = CARRY(Z1_max_val[0] & !Z1_ina[0]);


--Z1L251 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~7COMBOUT at LC2_13_K4
--operation mode is arithmetic

Z1L251 = Z1_max_val[1] & (Z1L941 # !Z1L031) # !Z1_max_val[1] & !Z1L031 & Z1L941;

--Z1L151 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~7 at LC2_13_K4
--operation mode is arithmetic

Z1L151 = CARRY(Z1_max_val[1] & Z1L031 & !Z1L941 # !Z1_max_val[1] & (Z1L031 # !Z1L941));


--Z1L451 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~8COMBOUT at LC3_13_K4
--operation mode is arithmetic

Z1L451 = Z1_max_val[2] & (!Z1L151 # !Z1L231) # !Z1_max_val[2] & !Z1L231 & !Z1L151;

--Z1L351 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~8 at LC3_13_K4
--operation mode is arithmetic

Z1L351 = CARRY(Z1_max_val[2] & (!Z1L151 # !Z1L231) # !Z1_max_val[2] & !Z1L231 & !Z1L151);


--Z1L651 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~9COMBOUT at LC4_13_K4
--operation mode is arithmetic

Z1L651 = Z1_max_val[3] & (Z1L351 # !Z1L431) # !Z1_max_val[3] & !Z1L431 & Z1L351;

--Z1L551 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~9 at LC4_13_K4
--operation mode is arithmetic

Z1L551 = CARRY(Z1_max_val[3] & Z1L431 & !Z1L351 # !Z1_max_val[3] & (Z1L431 # !Z1L351));


--Z1L851 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~10COMBOUT at LC5_13_K4
--operation mode is arithmetic

Z1L851 = Z1_max_val[4] & (!Z1L551 # !Z1L631) # !Z1_max_val[4] & !Z1L631 & !Z1L551;

--Z1L751 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~10 at LC5_13_K4
--operation mode is arithmetic

Z1L751 = CARRY(Z1_max_val[4] & (!Z1L551 # !Z1L631) # !Z1_max_val[4] & !Z1L631 & !Z1L551);


--Z1L061 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~11COMBOUT at LC6_13_K4
--operation mode is arithmetic

Z1L061 = Z1_max_val[5] & (Z1L751 # !Z1L831) # !Z1_max_val[5] & !Z1L831 & Z1L751;

--Z1L951 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~11 at LC6_13_K4
--operation mode is arithmetic

Z1L951 = CARRY(Z1_max_val[5] & Z1L831 & !Z1L751 # !Z1_max_val[5] & (Z1L831 # !Z1L751));


--Z1L261 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~12COMBOUT at LC7_13_K4
--operation mode is arithmetic

Z1L261 = Z1_max_val[6] & (!Z1L951 # !Z1L041) # !Z1_max_val[6] & !Z1L041 & !Z1L951;

--Z1L161 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~12 at LC7_13_K4
--operation mode is arithmetic

Z1L161 = CARRY(Z1_max_val[6] & (!Z1L951 # !Z1L041) # !Z1_max_val[6] & !Z1L041 & !Z1L951);


--Z1L461 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~13COMBOUT at LC8_13_K4
--operation mode is arithmetic

Z1L461 = Z1_max_val[7] & (Z1L161 # !Z1L241) # !Z1_max_val[7] & !Z1L241 & Z1L161;

--Z1L361 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~13 at LC8_13_K4
--operation mode is arithmetic

Z1L361 = CARRY(Z1_max_val[7] & Z1L241 & !Z1L161 # !Z1_max_val[7] & (Z1L241 # !Z1L161));


--Z1L661 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~14COMBOUT at LC9_13_K4
--operation mode is arithmetic

Z1L661 = Z1_max_val[8] & (!Z1L361 # !Z1L441) # !Z1_max_val[8] & !Z1L441 & !Z1L361;

--Z1L561 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~14 at LC9_13_K4
--operation mode is arithmetic

Z1L561 = CARRY(Z1_max_val[8] & (!Z1L361 # !Z1L441) # !Z1_max_val[8] & !Z1L441 & !Z1L361);


--Z1L761 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~15 at LC10_13_K4
--operation mode is normal

Z1L761 = Z1_max_val[9] & (Z1L561 # !Z1L641) # !Z1_max_val[9] & Z1L561 & !Z1L641;


--Z1L091 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~6COMBOUT at LC1_3_K4
--operation mode is arithmetic

Z1L091 = !Z1L861 & Z1_max_val[0];

--Z1L981 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~6 at LC1_3_K4
--operation mode is arithmetic

Z1L981 = CARRY(!Z1L861 & Z1_max_val[0]);


--Z1L291 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~7COMBOUT at LC2_3_K4
--operation mode is arithmetic

Z1L291 = Z1L071 & Z1_max_val[1] & Z1L981 # !Z1L071 & (Z1_max_val[1] # Z1L981);

--Z1L191 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~7 at LC2_3_K4
--operation mode is arithmetic

Z1L191 = CARRY(Z1L071 & (!Z1L981 # !Z1_max_val[1]) # !Z1L071 & !Z1_max_val[1] & !Z1L981);


--Z1L491 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~8COMBOUT at LC3_3_K4
--operation mode is arithmetic

Z1L491 = Z1L271 & Z1_max_val[2] & !Z1L191 # !Z1L271 & (Z1_max_val[2] # !Z1L191);

--Z1L391 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~8 at LC3_3_K4
--operation mode is arithmetic

Z1L391 = CARRY(Z1L271 & Z1_max_val[2] & !Z1L191 # !Z1L271 & (Z1_max_val[2] # !Z1L191));


--Z1L691 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~9COMBOUT at LC4_3_K4
--operation mode is arithmetic

Z1L691 = Z1L471 & Z1_max_val[3] & Z1L391 # !Z1L471 & (Z1_max_val[3] # Z1L391);

--Z1L591 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~9 at LC4_3_K4
--operation mode is arithmetic

Z1L591 = CARRY(Z1L471 & (!Z1L391 # !Z1_max_val[3]) # !Z1L471 & !Z1_max_val[3] & !Z1L391);


--Z1L891 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~10COMBOUT at LC5_3_K4
--operation mode is arithmetic

Z1L891 = Z1L671 & Z1_max_val[4] & !Z1L591 # !Z1L671 & (Z1_max_val[4] # !Z1L591);

--Z1L791 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~10 at LC5_3_K4
--operation mode is arithmetic

Z1L791 = CARRY(Z1L671 & Z1_max_val[4] & !Z1L591 # !Z1L671 & (Z1_max_val[4] # !Z1L591));


--Z1L002 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~11COMBOUT at LC6_3_K4
--operation mode is arithmetic

Z1L002 = Z1_max_val[5] & (Z1L791 # !Z1L871) # !Z1_max_val[5] & !Z1L871 & Z1L791;

--Z1L991 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~11 at LC6_3_K4
--operation mode is arithmetic

Z1L991 = CARRY(Z1_max_val[5] & Z1L871 & !Z1L791 # !Z1_max_val[5] & (Z1L871 # !Z1L791));


--Z1L202 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~12COMBOUT at LC7_3_K4
--operation mode is arithmetic

Z1L202 = Z1_max_val[6] & (!Z1L991 # !Z1L081) # !Z1_max_val[6] & !Z1L081 & !Z1L991;

--Z1L102 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~12 at LC7_3_K4
--operation mode is arithmetic

Z1L102 = CARRY(Z1_max_val[6] & (!Z1L991 # !Z1L081) # !Z1_max_val[6] & !Z1L081 & !Z1L991);


--Z1L402 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~13COMBOUT at LC8_3_K4
--operation mode is arithmetic

Z1L402 = Z1_max_val[7] & (Z1L102 # !Z1L281) # !Z1_max_val[7] & !Z1L281 & Z1L102;

--Z1L302 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~13 at LC8_3_K4
--operation mode is arithmetic

Z1L302 = CARRY(Z1_max_val[7] & Z1L281 & !Z1L102 # !Z1_max_val[7] & (Z1L281 # !Z1L102));


--Z1L602 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~14COMBOUT at LC9_3_K4
--operation mode is arithmetic

Z1L602 = Z1_max_val[8] & (!Z1L302 # !Z1L481) # !Z1_max_val[8] & !Z1L481 & !Z1L302;

--Z1L502 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~14 at LC9_3_K4
--operation mode is arithmetic

Z1L502 = CARRY(Z1_max_val[8] & (!Z1L302 # !Z1L481) # !Z1_max_val[8] & !Z1L481 & !Z1L302);


--Z1L702 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~15 at LC10_3_K4
--operation mode is normal

Z1L702 = Z1_max_val[9] & (Z1L502 # !Z1L681) # !Z1_max_val[9] & Z1L502 & !Z1L681;


--Z1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~6COMBOUT at LC1_11_J4
--operation mode is arithmetic

Z1L27 = Z1_inb[0] & !Z1_ina[0];

--Z1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~6 at LC1_11_J4
--operation mode is arithmetic

Z1L17 = CARRY(Z1_inb[0] & !Z1_ina[0]);


--Z1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~7COMBOUT at LC2_11_J4
--operation mode is arithmetic

Z1L47 = Z1_inb[1] & (Z1L17 # !Z1L25) # !Z1_inb[1] & !Z1L25 & Z1L17;

--Z1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~7 at LC2_11_J4
--operation mode is arithmetic

Z1L37 = CARRY(Z1_inb[1] & Z1L25 & !Z1L17 # !Z1_inb[1] & (Z1L25 # !Z1L17));


--Z1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~8COMBOUT at LC3_11_J4
--operation mode is arithmetic

Z1L67 = Z1_inb[2] & (!Z1L37 # !Z1L45) # !Z1_inb[2] & !Z1L45 & !Z1L37;

--Z1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~8 at LC3_11_J4
--operation mode is arithmetic

Z1L57 = CARRY(Z1_inb[2] & (!Z1L37 # !Z1L45) # !Z1_inb[2] & !Z1L45 & !Z1L37);


--Z1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~9COMBOUT at LC4_11_J4
--operation mode is arithmetic

Z1L87 = Z1_inb[3] & (Z1L57 # !Z1L65) # !Z1_inb[3] & !Z1L65 & Z1L57;

--Z1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~9 at LC4_11_J4
--operation mode is arithmetic

Z1L77 = CARRY(Z1_inb[3] & Z1L65 & !Z1L57 # !Z1_inb[3] & (Z1L65 # !Z1L57));


--Z1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~10COMBOUT at LC5_11_J4
--operation mode is arithmetic

Z1L08 = Z1_inb[4] & (!Z1L77 # !Z1L85) # !Z1_inb[4] & !Z1L85 & !Z1L77;

--Z1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~10 at LC5_11_J4
--operation mode is arithmetic

Z1L97 = CARRY(Z1_inb[4] & (!Z1L77 # !Z1L85) # !Z1_inb[4] & !Z1L85 & !Z1L77);


--Z1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~11COMBOUT at LC6_11_J4
--operation mode is arithmetic

Z1L28 = Z1_inb[5] & (Z1L97 # !Z1L06) # !Z1_inb[5] & !Z1L06 & Z1L97;

--Z1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~11 at LC6_11_J4
--operation mode is arithmetic

Z1L18 = CARRY(Z1_inb[5] & Z1L06 & !Z1L97 # !Z1_inb[5] & (Z1L06 # !Z1L97));


--Z1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~12COMBOUT at LC7_11_J4
--operation mode is arithmetic

Z1L48 = Z1_inb[6] & (!Z1L18 # !Z1L26) # !Z1_inb[6] & !Z1L26 & !Z1L18;

--Z1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~12 at LC7_11_J4
--operation mode is arithmetic

Z1L38 = CARRY(Z1_inb[6] & (!Z1L18 # !Z1L26) # !Z1_inb[6] & !Z1L26 & !Z1L18);


--Z1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~13COMBOUT at LC8_11_J4
--operation mode is arithmetic

Z1L68 = Z1_inb[7] & (Z1L38 # !Z1L46) # !Z1_inb[7] & !Z1L46 & Z1L38;

--Z1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~13 at LC8_11_J4
--operation mode is arithmetic

Z1L58 = CARRY(Z1_inb[7] & Z1L46 & !Z1L38 # !Z1_inb[7] & (Z1L46 # !Z1L38));


--Z1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~14COMBOUT at LC9_11_J4
--operation mode is arithmetic

Z1L88 = Z1_inb[8] & (!Z1L58 # !Z1L66) # !Z1_inb[8] & !Z1L66 & !Z1L58;

--Z1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~14 at LC9_11_J4
--operation mode is arithmetic

Z1L78 = CARRY(Z1_inb[8] & (!Z1L58 # !Z1L66) # !Z1_inb[8] & !Z1L66 & !Z1L58);


--Z1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~15 at LC10_11_J4
--operation mode is normal

Z1L98 = Z1_inb[9] & (Z1L78 # !Z1L86) # !Z1_inb[9] & Z1L78 & !Z1L86;


--Z1L211 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~6COMBOUT at LC1_5_J4
--operation mode is arithmetic

Z1L211 = !Z1L09 & Z1_inb[0];

--Z1L111 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~6 at LC1_5_J4
--operation mode is arithmetic

Z1L111 = CARRY(!Z1L09 & Z1_inb[0]);


--Z1L411 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~7COMBOUT at LC2_5_J4
--operation mode is arithmetic

Z1L411 = Z1L29 & Z1_inb[1] & Z1L111 # !Z1L29 & (Z1_inb[1] # Z1L111);

--Z1L311 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~7 at LC2_5_J4
--operation mode is arithmetic

Z1L311 = CARRY(Z1L29 & (!Z1L111 # !Z1_inb[1]) # !Z1L29 & !Z1_inb[1] & !Z1L111);


--Z1L611 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~8COMBOUT at LC3_5_J4
--operation mode is arithmetic

Z1L611 = Z1L49 & Z1_inb[2] & !Z1L311 # !Z1L49 & (Z1_inb[2] # !Z1L311);

--Z1L511 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~8 at LC3_5_J4
--operation mode is arithmetic

Z1L511 = CARRY(Z1L49 & Z1_inb[2] & !Z1L311 # !Z1L49 & (Z1_inb[2] # !Z1L311));


--Z1L811 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~9COMBOUT at LC4_5_J4
--operation mode is arithmetic

Z1L811 = Z1L69 & Z1_inb[3] & Z1L511 # !Z1L69 & (Z1_inb[3] # Z1L511);

--Z1L711 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~9 at LC4_5_J4
--operation mode is arithmetic

Z1L711 = CARRY(Z1L69 & (!Z1L511 # !Z1_inb[3]) # !Z1L69 & !Z1_inb[3] & !Z1L511);


--Z1L021 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~10COMBOUT at LC5_5_J4
--operation mode is arithmetic

Z1L021 = Z1L89 & Z1_inb[4] & !Z1L711 # !Z1L89 & (Z1_inb[4] # !Z1L711);

--Z1L911 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~10 at LC5_5_J4
--operation mode is arithmetic

Z1L911 = CARRY(Z1L89 & Z1_inb[4] & !Z1L711 # !Z1L89 & (Z1_inb[4] # !Z1L711));


--Z1L221 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~11COMBOUT at LC6_5_J4
--operation mode is arithmetic

Z1L221 = Z1_inb[5] & (Z1L911 # !Z1L001) # !Z1_inb[5] & !Z1L001 & Z1L911;

--Z1L121 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~11 at LC6_5_J4
--operation mode is arithmetic

Z1L121 = CARRY(Z1_inb[5] & Z1L001 & !Z1L911 # !Z1_inb[5] & (Z1L001 # !Z1L911));


--Z1L421 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~12COMBOUT at LC7_5_J4
--operation mode is arithmetic

Z1L421 = Z1_inb[6] & (!Z1L121 # !Z1L201) # !Z1_inb[6] & !Z1L201 & !Z1L121;

--Z1L321 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~12 at LC7_5_J4
--operation mode is arithmetic

Z1L321 = CARRY(Z1_inb[6] & (!Z1L121 # !Z1L201) # !Z1_inb[6] & !Z1L201 & !Z1L121);


--Z1L621 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~13COMBOUT at LC8_5_J4
--operation mode is arithmetic

Z1L621 = Z1_inb[7] & (Z1L321 # !Z1L401) # !Z1_inb[7] & !Z1L401 & Z1L321;

--Z1L521 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~13 at LC8_5_J4
--operation mode is arithmetic

Z1L521 = CARRY(Z1_inb[7] & Z1L401 & !Z1L321 # !Z1_inb[7] & (Z1L401 # !Z1L321));


--Z1L821 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~14COMBOUT at LC9_5_J4
--operation mode is arithmetic

Z1L821 = Z1_inb[8] & (!Z1L521 # !Z1L601) # !Z1_inb[8] & !Z1L601 & !Z1L521;

--Z1L721 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~14 at LC9_5_J4
--operation mode is arithmetic

Z1L721 = CARRY(Z1_inb[8] & (!Z1L521 # !Z1L601) # !Z1_inb[8] & !Z1L601 & !Z1L521);


--Z1L921 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~15 at LC10_5_J4
--operation mode is normal

Z1L921 = Z1_inb[9] & (Z1L721 # !Z1L801) # !Z1_inb[9] & Z1L721 & !Z1L801;


--G1L031 is rate_meters:inst_rate_meters|i~259COMBOUT at LC2_7_Q1
--operation mode is arithmetic

G1L031 = !N92_q[1] & J1_RM_ctrl_local.rm_rate_dead[0];

--G1L921 is rate_meters:inst_rate_meters|i~259 at LC2_7_Q1
--operation mode is arithmetic

G1L921 = CARRY(!N92_q[1] & J1_RM_ctrl_local.rm_rate_dead[0]);


--G1L231 is rate_meters:inst_rate_meters|i~260COMBOUT at LC3_7_Q1
--operation mode is arithmetic

G1L231 = N92_q[2] & J1_RM_ctrl_local.rm_rate_dead[1] & G1L921 # !N92_q[2] & (J1_RM_ctrl_local.rm_rate_dead[1] # G1L921);

--G1L131 is rate_meters:inst_rate_meters|i~260 at LC3_7_Q1
--operation mode is arithmetic

G1L131 = CARRY(N92_q[2] & (!G1L921 # !J1_RM_ctrl_local.rm_rate_dead[1]) # !N92_q[2] & !J1_RM_ctrl_local.rm_rate_dead[1] & !G1L921);


--G1L431 is rate_meters:inst_rate_meters|i~261COMBOUT at LC4_7_Q1
--operation mode is arithmetic

G1L431 = N92_q[3] & J1_RM_ctrl_local.rm_rate_dead[2] & !G1L131 # !N92_q[3] & (J1_RM_ctrl_local.rm_rate_dead[2] # !G1L131);

--G1L331 is rate_meters:inst_rate_meters|i~261 at LC4_7_Q1
--operation mode is arithmetic

G1L331 = CARRY(N92_q[3] & J1_RM_ctrl_local.rm_rate_dead[2] & !G1L131 # !N92_q[3] & (J1_RM_ctrl_local.rm_rate_dead[2] # !G1L131));


--G1L631 is rate_meters:inst_rate_meters|i~262COMBOUT at LC5_7_Q1
--operation mode is arithmetic

G1L631 = N92_q[4] & J1_RM_ctrl_local.rm_rate_dead[3] & G1L331 # !N92_q[4] & (J1_RM_ctrl_local.rm_rate_dead[3] # G1L331);

--G1L531 is rate_meters:inst_rate_meters|i~262 at LC5_7_Q1
--operation mode is arithmetic

G1L531 = CARRY(N92_q[4] & (!G1L331 # !J1_RM_ctrl_local.rm_rate_dead[3]) # !N92_q[4] & !J1_RM_ctrl_local.rm_rate_dead[3] & !G1L331);


--G1L831 is rate_meters:inst_rate_meters|i~263COMBOUT at LC6_7_Q1
--operation mode is arithmetic

G1L831 = N92_q[5] & J1_RM_ctrl_local.rm_rate_dead[4] & !G1L531 # !N92_q[5] & (J1_RM_ctrl_local.rm_rate_dead[4] # !G1L531);

--G1L731 is rate_meters:inst_rate_meters|i~263 at LC6_7_Q1
--operation mode is arithmetic

G1L731 = CARRY(N92_q[5] & J1_RM_ctrl_local.rm_rate_dead[4] & !G1L531 # !N92_q[5] & (J1_RM_ctrl_local.rm_rate_dead[4] # !G1L531));


--G1L041 is rate_meters:inst_rate_meters|i~264COMBOUT at LC7_7_Q1
--operation mode is arithmetic

G1L041 = N92_q[6] & J1_RM_ctrl_local.rm_rate_dead[5] & G1L731 # !N92_q[6] & (J1_RM_ctrl_local.rm_rate_dead[5] # G1L731);

--G1L931 is rate_meters:inst_rate_meters|i~264 at LC7_7_Q1
--operation mode is arithmetic

G1L931 = CARRY(N92_q[6] & (!G1L731 # !J1_RM_ctrl_local.rm_rate_dead[5]) # !N92_q[6] & !J1_RM_ctrl_local.rm_rate_dead[5] & !G1L731);


--G1L241 is rate_meters:inst_rate_meters|i~265COMBOUT at LC8_7_Q1
--operation mode is arithmetic

G1L241 = N92_q[7] & J1_RM_ctrl_local.rm_rate_dead[6] & !G1L931 # !N92_q[7] & (J1_RM_ctrl_local.rm_rate_dead[6] # !G1L931);

--G1L141 is rate_meters:inst_rate_meters|i~265 at LC8_7_Q1
--operation mode is arithmetic

G1L141 = CARRY(N92_q[7] & J1_RM_ctrl_local.rm_rate_dead[6] & !G1L931 # !N92_q[7] & (J1_RM_ctrl_local.rm_rate_dead[6] # !G1L931));


--G1L441 is rate_meters:inst_rate_meters|i~266COMBOUT at LC9_7_Q1
--operation mode is arithmetic

G1L441 = N92_q[8] & J1_RM_ctrl_local.rm_rate_dead[7] & G1L141 # !N92_q[8] & (J1_RM_ctrl_local.rm_rate_dead[7] # G1L141);

--G1L341 is rate_meters:inst_rate_meters|i~266 at LC9_7_Q1
--operation mode is arithmetic

G1L341 = CARRY(N92_q[8] & (!G1L141 # !J1_RM_ctrl_local.rm_rate_dead[7]) # !N92_q[8] & !J1_RM_ctrl_local.rm_rate_dead[7] & !G1L141);


--G1L541 is rate_meters:inst_rate_meters|i~267 at LC10_7_Q1
--operation mode is normal

G1L541 = J1_RM_ctrl_local.rm_rate_dead[8] & (!N92_q[9] # !G1L341) # !J1_RM_ctrl_local.rm_rate_dead[8] & !G1L341 & !N92_q[9];


--G1L741 is rate_meters:inst_rate_meters|i~268COMBOUT at LC1_5_Y1
--operation mode is arithmetic

G1L741 = !N72_q[1] & J1_RM_ctrl_local.rm_rate_dead[0];

--G1L641 is rate_meters:inst_rate_meters|i~268 at LC1_5_Y1
--operation mode is arithmetic

G1L641 = CARRY(!N72_q[1] & J1_RM_ctrl_local.rm_rate_dead[0]);


--G1L941 is rate_meters:inst_rate_meters|i~269COMBOUT at LC2_5_Y1
--operation mode is arithmetic

G1L941 = N72_q[2] & J1_RM_ctrl_local.rm_rate_dead[1] & G1L641 # !N72_q[2] & (J1_RM_ctrl_local.rm_rate_dead[1] # G1L641);

--G1L841 is rate_meters:inst_rate_meters|i~269 at LC2_5_Y1
--operation mode is arithmetic

G1L841 = CARRY(N72_q[2] & (!G1L641 # !J1_RM_ctrl_local.rm_rate_dead[1]) # !N72_q[2] & !J1_RM_ctrl_local.rm_rate_dead[1] & !G1L641);


--G1L151 is rate_meters:inst_rate_meters|i~270COMBOUT at LC3_5_Y1
--operation mode is arithmetic

G1L151 = N72_q[3] & J1_RM_ctrl_local.rm_rate_dead[2] & !G1L841 # !N72_q[3] & (J1_RM_ctrl_local.rm_rate_dead[2] # !G1L841);

--G1L051 is rate_meters:inst_rate_meters|i~270 at LC3_5_Y1
--operation mode is arithmetic

G1L051 = CARRY(N72_q[3] & J1_RM_ctrl_local.rm_rate_dead[2] & !G1L841 # !N72_q[3] & (J1_RM_ctrl_local.rm_rate_dead[2] # !G1L841));


--G1L351 is rate_meters:inst_rate_meters|i~271COMBOUT at LC4_5_Y1
--operation mode is arithmetic

G1L351 = N72_q[4] & J1_RM_ctrl_local.rm_rate_dead[3] & G1L051 # !N72_q[4] & (J1_RM_ctrl_local.rm_rate_dead[3] # G1L051);

--G1L251 is rate_meters:inst_rate_meters|i~271 at LC4_5_Y1
--operation mode is arithmetic

G1L251 = CARRY(N72_q[4] & (!G1L051 # !J1_RM_ctrl_local.rm_rate_dead[3]) # !N72_q[4] & !J1_RM_ctrl_local.rm_rate_dead[3] & !G1L051);


--G1L551 is rate_meters:inst_rate_meters|i~272COMBOUT at LC5_5_Y1
--operation mode is arithmetic

G1L551 = N72_q[5] & J1_RM_ctrl_local.rm_rate_dead[4] & !G1L251 # !N72_q[5] & (J1_RM_ctrl_local.rm_rate_dead[4] # !G1L251);

--G1L451 is rate_meters:inst_rate_meters|i~272 at LC5_5_Y1
--operation mode is arithmetic

G1L451 = CARRY(N72_q[5] & J1_RM_ctrl_local.rm_rate_dead[4] & !G1L251 # !N72_q[5] & (J1_RM_ctrl_local.rm_rate_dead[4] # !G1L251));


--G1L751 is rate_meters:inst_rate_meters|i~273COMBOUT at LC6_5_Y1
--operation mode is arithmetic

G1L751 = N72_q[6] & J1_RM_ctrl_local.rm_rate_dead[5] & G1L451 # !N72_q[6] & (J1_RM_ctrl_local.rm_rate_dead[5] # G1L451);

--G1L651 is rate_meters:inst_rate_meters|i~273 at LC6_5_Y1
--operation mode is arithmetic

G1L651 = CARRY(N72_q[6] & (!G1L451 # !J1_RM_ctrl_local.rm_rate_dead[5]) # !N72_q[6] & !J1_RM_ctrl_local.rm_rate_dead[5] & !G1L451);


--G1L951 is rate_meters:inst_rate_meters|i~274COMBOUT at LC7_5_Y1
--operation mode is arithmetic

G1L951 = N72_q[7] & J1_RM_ctrl_local.rm_rate_dead[6] & !G1L651 # !N72_q[7] & (J1_RM_ctrl_local.rm_rate_dead[6] # !G1L651);

--G1L851 is rate_meters:inst_rate_meters|i~274 at LC7_5_Y1
--operation mode is arithmetic

G1L851 = CARRY(N72_q[7] & J1_RM_ctrl_local.rm_rate_dead[6] & !G1L651 # !N72_q[7] & (J1_RM_ctrl_local.rm_rate_dead[6] # !G1L651));


--G1L161 is rate_meters:inst_rate_meters|i~275COMBOUT at LC8_5_Y1
--operation mode is arithmetic

G1L161 = N72_q[8] & J1_RM_ctrl_local.rm_rate_dead[7] & G1L851 # !N72_q[8] & (J1_RM_ctrl_local.rm_rate_dead[7] # G1L851);

--G1L061 is rate_meters:inst_rate_meters|i~275 at LC8_5_Y1
--operation mode is arithmetic

G1L061 = CARRY(N72_q[8] & (!G1L851 # !J1_RM_ctrl_local.rm_rate_dead[7]) # !N72_q[8] & !J1_RM_ctrl_local.rm_rate_dead[7] & !G1L851);


--G1L261 is rate_meters:inst_rate_meters|i~276 at LC9_5_Y1
--operation mode is normal

G1L261 = N72_q[9] & !G1L061 & J1_RM_ctrl_local.rm_rate_dead[8] # !N72_q[9] & (J1_RM_ctrl_local.rm_rate_dead[8] # !G1L061);


--Z1L902 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~0COMBOUT at LC1_3_J4
--operation mode is arithmetic

Z1L902 = Z1_ina[0] & !Z1_adcmax[0];

--Z1L802 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~0 at LC1_3_J4
--operation mode is arithmetic

Z1L802 = CARRY(Z1_ina[0] & !Z1_adcmax[0]);


--Z1L112 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~1COMBOUT at LC2_3_J4
--operation mode is arithmetic

Z1L112 = Z1_ina[1] & (Z1L802 # !Z1_adcmax[1]) # !Z1_ina[1] & !Z1_adcmax[1] & Z1L802;

--Z1L012 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~1 at LC2_3_J4
--operation mode is arithmetic

Z1L012 = CARRY(Z1_ina[1] & Z1_adcmax[1] & !Z1L802 # !Z1_ina[1] & (Z1_adcmax[1] # !Z1L802));


--Z1L312 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~2COMBOUT at LC3_3_J4
--operation mode is arithmetic

Z1L312 = Z1_ina[2] & (!Z1L012 # !Z1_adcmax[2]) # !Z1_ina[2] & !Z1_adcmax[2] & !Z1L012;

--Z1L212 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~2 at LC3_3_J4
--operation mode is arithmetic

Z1L212 = CARRY(Z1_ina[2] & (!Z1L012 # !Z1_adcmax[2]) # !Z1_ina[2] & !Z1_adcmax[2] & !Z1L012);


--Z1L512 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~3COMBOUT at LC4_3_J4
--operation mode is arithmetic

Z1L512 = Z1_ina[3] & (Z1L212 # !Z1_adcmax[3]) # !Z1_ina[3] & !Z1_adcmax[3] & Z1L212;

--Z1L412 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~3 at LC4_3_J4
--operation mode is arithmetic

Z1L412 = CARRY(Z1_ina[3] & Z1_adcmax[3] & !Z1L212 # !Z1_ina[3] & (Z1_adcmax[3] # !Z1L212));


--Z1L712 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~4COMBOUT at LC5_3_J4
--operation mode is arithmetic

Z1L712 = Z1_adcmax[4] & Z1_ina[4] & !Z1L412 # !Z1_adcmax[4] & (Z1_ina[4] # !Z1L412);

--Z1L612 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~4 at LC5_3_J4
--operation mode is arithmetic

Z1L612 = CARRY(Z1_adcmax[4] & Z1_ina[4] & !Z1L412 # !Z1_adcmax[4] & (Z1_ina[4] # !Z1L412));


--Z1L912 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~5COMBOUT at LC6_3_J4
--operation mode is arithmetic

Z1L912 = Z1_adcmax[5] & Z1_ina[5] & Z1L612 # !Z1_adcmax[5] & (Z1_ina[5] # Z1L612);

--Z1L812 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~5 at LC6_3_J4
--operation mode is arithmetic

Z1L812 = CARRY(Z1_adcmax[5] & (!Z1L612 # !Z1_ina[5]) # !Z1_adcmax[5] & !Z1_ina[5] & !Z1L612);


--Z1L122 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~6COMBOUT at LC7_3_J4
--operation mode is arithmetic

Z1L122 = Z1_adcmax[6] & Z1_ina[6] & !Z1L812 # !Z1_adcmax[6] & (Z1_ina[6] # !Z1L812);

--Z1L022 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~6 at LC7_3_J4
--operation mode is arithmetic

Z1L022 = CARRY(Z1_adcmax[6] & Z1_ina[6] & !Z1L812 # !Z1_adcmax[6] & (Z1_ina[6] # !Z1L812));


--Z1L322 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~7COMBOUT at LC8_3_J4
--operation mode is arithmetic

Z1L322 = Z1_adcmax[7] & Z1_ina[7] & Z1L022 # !Z1_adcmax[7] & (Z1_ina[7] # Z1L022);

--Z1L222 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~7 at LC8_3_J4
--operation mode is arithmetic

Z1L222 = CARRY(Z1_adcmax[7] & (!Z1L022 # !Z1_ina[7]) # !Z1_adcmax[7] & !Z1_ina[7] & !Z1L022);


--Z1L522 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~8COMBOUT at LC9_3_J4
--operation mode is arithmetic

Z1L522 = Z1_adcmax[8] & Z1_ina[8] & !Z1L222 # !Z1_adcmax[8] & (Z1_ina[8] # !Z1L222);

--Z1L422 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~8 at LC9_3_J4
--operation mode is arithmetic

Z1L422 = CARRY(Z1_adcmax[8] & Z1_ina[8] & !Z1L222 # !Z1_adcmax[8] & (Z1_ina[8] # !Z1L222));


--Z1L622 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~9 at LC10_3_J4
--operation mode is normal

Z1L622 = Z1_adcmax[9] & Z1L422 & Z1_ina[9] # !Z1_adcmax[9] & (Z1L422 # Z1_ina[9]);


--DD1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1 at LC4_12_A3
--operation mode is arithmetic

DD1L4 = DD1_tx_dpr_waddr[0] $ N91_q[0];

--DD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1COUT at LC4_12_A3
--operation mode is arithmetic

DD1L5 = CARRY(DD1_tx_dpr_waddr[0] # !N91_q[0]);


--DD1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2 at LC5_12_A3
--operation mode is arithmetic

DD1L6 = DD1_tx_dpr_waddr[1] $ N91_q[1] $ !DD1L5;

--DD1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2COUT at LC5_12_A3
--operation mode is arithmetic

DD1L7 = CARRY(DD1_tx_dpr_waddr[1] & N91_q[1] & !DD1L5 # !DD1_tx_dpr_waddr[1] & (N91_q[1] # !DD1L5));


--DD1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3 at LC6_12_A3
--operation mode is arithmetic

DD1L8 = DD1_tx_dpr_waddr[2] $ N91_q[2] $ DD1L7;

--DD1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3COUT at LC6_12_A3
--operation mode is arithmetic

DD1L9 = CARRY(DD1_tx_dpr_waddr[2] & (!DD1L7 # !N91_q[2]) # !DD1_tx_dpr_waddr[2] & !N91_q[2] & !DD1L7);


--DD1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4 at LC7_12_A3
--operation mode is arithmetic

DD1L01 = DD1_tx_dpr_waddr[3] $ N91_q[3] $ !DD1L9;

--DD1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4COUT at LC7_12_A3
--operation mode is arithmetic

DD1L11 = CARRY(DD1_tx_dpr_waddr[3] & N91_q[3] & !DD1L9 # !DD1_tx_dpr_waddr[3] & (N91_q[3] # !DD1L9));


--DD1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5 at LC8_12_A3
--operation mode is arithmetic

DD1L21 = DD1_tx_dpr_waddr[4] $ N91_q[4] $ DD1L11;

--DD1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5COUT at LC8_12_A3
--operation mode is arithmetic

DD1L31 = CARRY(DD1_tx_dpr_waddr[4] & (!DD1L11 # !N91_q[4]) # !DD1_tx_dpr_waddr[4] & !N91_q[4] & !DD1L11);


--DD1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6 at LC9_12_A3
--operation mode is arithmetic

DD1L41 = DD1_tx_dpr_waddr[5] $ N91_q[5] $ !DD1L31;

--DD1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6COUT at LC9_12_A3
--operation mode is arithmetic

DD1L51 = CARRY(DD1_tx_dpr_waddr[5] & N91_q[5] & !DD1L31 # !DD1_tx_dpr_waddr[5] & (N91_q[5] # !DD1L31));


--DD1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7 at LC10_12_A3
--operation mode is arithmetic

DD1L61 = N91_q[6] $ DD1_tx_dpr_waddr[6] $ DD1L51;

--DD1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7COUT at LC10_12_A3
--operation mode is arithmetic

DD1L71 = CARRY(N91_q[6] & DD1_tx_dpr_waddr[6] & !DD1L51 # !N91_q[6] & (DD1_tx_dpr_waddr[6] # !DD1L51));


--DD1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8 at LC1_14_A3
--operation mode is arithmetic

DD1L81 = DD1_tx_dpr_waddr[7] $ N91_q[7] $ !DD1L71;

--DD1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8COUT at LC1_14_A3
--operation mode is arithmetic

DD1L91 = CARRY(DD1_tx_dpr_waddr[7] & N91_q[7] & !DD1L71 # !DD1_tx_dpr_waddr[7] & (N91_q[7] # !DD1L71));


--DD1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9 at LC2_14_A3
--operation mode is arithmetic

DD1L02 = N91_q[8] $ DD1_tx_dpr_waddr[8] $ DD1L91;

--DD1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9COUT at LC2_14_A3
--operation mode is arithmetic

DD1L12 = CARRY(N91_q[8] & DD1_tx_dpr_waddr[8] & !DD1L91 # !N91_q[8] & (DD1_tx_dpr_waddr[8] # !DD1L91));


--DD1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10 at LC3_14_A3
--operation mode is arithmetic

DD1L22 = DD1_tx_dpr_waddr[9] $ N91_q[9] $ !DD1L12;

--DD1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10COUT at LC3_14_A3
--operation mode is arithmetic

DD1L32 = CARRY(DD1_tx_dpr_waddr[9] & N91_q[9] & !DD1L12 # !DD1_tx_dpr_waddr[9] & (N91_q[9] # !DD1L12));


--DD1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11 at LC4_14_A3
--operation mode is arithmetic

DD1L42 = N91_q[10] $ DD1_tx_dpr_waddr[10] $ DD1L32;

--DD1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11COUT at LC4_14_A3
--operation mode is arithmetic

DD1L52 = CARRY(N91_q[10] & DD1_tx_dpr_waddr[10] & !DD1L32 # !N91_q[10] & (DD1_tx_dpr_waddr[10] # !DD1L32));


--DD1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12 at LC5_14_A3
--operation mode is arithmetic

DD1L62 = N91_q[11] $ DD1_tx_dpr_waddr[11] $ !DD1L52;

--DD1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12COUT at LC5_14_A3
--operation mode is arithmetic

DD1L72 = CARRY(N91_q[11] & (!DD1L52 # !DD1_tx_dpr_waddr[11]) # !N91_q[11] & !DD1_tx_dpr_waddr[11] & !DD1L52);


--DD1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13 at LC6_14_A3
--operation mode is arithmetic

DD1L82 = N91_q[12] $ DD1_tx_dpr_waddr[12] $ DD1L72;

--DD1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13COUT at LC6_14_A3
--operation mode is arithmetic

DD1L92 = CARRY(N91_q[12] & DD1_tx_dpr_waddr[12] & !DD1L72 # !N91_q[12] & (DD1_tx_dpr_waddr[12] # !DD1L72));


--DD1L03 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~14 at LC7_14_A3
--operation mode is normal

DD1L03 = DD1_tx_dpr_waddr[13] $ N91_q[13] $ !DD1L92;


--DD1L95 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1COMBOUT at LC5_7_A3
--operation mode is arithmetic

DD1L95 = VCC;

--DD1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1 at LC5_7_A3
--operation mode is arithmetic

DD1L85 = CARRY(N91_q[0] # !DD1_tx_dpr_waddr[0]);


--DD1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2 at LC6_7_A3
--operation mode is arithmetic

DD1L06 = DD1_tx_dpr_waddr[1] $ N91_q[1] $ !DD1L85;

--DD1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2COUT at LC6_7_A3
--operation mode is arithmetic

DD1L16 = CARRY(DD1_tx_dpr_waddr[1] & (!DD1L85 # !N91_q[1]) # !DD1_tx_dpr_waddr[1] & !N91_q[1] & !DD1L85);


--DD1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3 at LC7_7_A3
--operation mode is arithmetic

DD1L26 = DD1_tx_dpr_waddr[2] $ N91_q[2] $ DD1L16;

--DD1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3COUT at LC7_7_A3
--operation mode is arithmetic

DD1L36 = CARRY(DD1_tx_dpr_waddr[2] & N91_q[2] & !DD1L16 # !DD1_tx_dpr_waddr[2] & (N91_q[2] # !DD1L16));


--DD1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4 at LC8_7_A3
--operation mode is arithmetic

DD1L46 = DD1_tx_dpr_waddr[3] $ N91_q[3] $ !DD1L36;

--DD1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4COUT at LC8_7_A3
--operation mode is arithmetic

DD1L56 = CARRY(DD1_tx_dpr_waddr[3] & (!DD1L36 # !N91_q[3]) # !DD1_tx_dpr_waddr[3] & !N91_q[3] & !DD1L36);


--DD1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5 at LC9_7_A3
--operation mode is arithmetic

DD1L66 = DD1_tx_dpr_waddr[4] $ N91_q[4] $ DD1L56;

--DD1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5COUT at LC9_7_A3
--operation mode is arithmetic

DD1L76 = CARRY(DD1_tx_dpr_waddr[4] & N91_q[4] & !DD1L56 # !DD1_tx_dpr_waddr[4] & (N91_q[4] # !DD1L56));


--DD1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6 at LC10_7_A3
--operation mode is arithmetic

DD1L86 = DD1_tx_dpr_waddr[5] $ N91_q[5] $ !DD1L76;

--DD1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6COUT at LC10_7_A3
--operation mode is arithmetic

DD1L96 = CARRY(DD1_tx_dpr_waddr[5] & (!DD1L76 # !N91_q[5]) # !DD1_tx_dpr_waddr[5] & !N91_q[5] & !DD1L76);


--DD1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7 at LC1_9_A3
--operation mode is arithmetic

DD1L07 = N91_q[6] $ DD1_tx_dpr_waddr[6] $ DD1L96;

--DD1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7COUT at LC1_9_A3
--operation mode is arithmetic

DD1L17 = CARRY(N91_q[6] & (!DD1L96 # !DD1_tx_dpr_waddr[6]) # !N91_q[6] & !DD1_tx_dpr_waddr[6] & !DD1L96);


--DD1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8 at LC2_9_A3
--operation mode is arithmetic

DD1L27 = N91_q[7] $ DD1_tx_dpr_waddr[7] $ !DD1L17;

--DD1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8COUT at LC2_9_A3
--operation mode is arithmetic

DD1L37 = CARRY(N91_q[7] & DD1_tx_dpr_waddr[7] & !DD1L17 # !N91_q[7] & (DD1_tx_dpr_waddr[7] # !DD1L17));


--DD1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9 at LC3_9_A3
--operation mode is arithmetic

DD1L47 = N91_q[8] $ DD1_tx_dpr_waddr[8] $ DD1L37;

--DD1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9COUT at LC3_9_A3
--operation mode is arithmetic

DD1L57 = CARRY(N91_q[8] & (!DD1L37 # !DD1_tx_dpr_waddr[8]) # !N91_q[8] & !DD1_tx_dpr_waddr[8] & !DD1L37);


--DD1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10 at LC4_9_A3
--operation mode is arithmetic

DD1L67 = N91_q[9] $ DD1_tx_dpr_waddr[9] $ !DD1L57;

--DD1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10COUT at LC4_9_A3
--operation mode is arithmetic

DD1L77 = CARRY(N91_q[9] & DD1_tx_dpr_waddr[9] & !DD1L57 # !N91_q[9] & (DD1_tx_dpr_waddr[9] # !DD1L57));


--DD1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11 at LC5_9_A3
--operation mode is arithmetic

DD1L87 = DD1_tx_dpr_waddr[10] $ N91_q[10] $ DD1L77;

--DD1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11COUT at LC5_9_A3
--operation mode is arithmetic

DD1L97 = CARRY(DD1_tx_dpr_waddr[10] & N91_q[10] & !DD1L77 # !DD1_tx_dpr_waddr[10] & (N91_q[10] # !DD1L77));


--DD1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12 at LC6_9_A3
--operation mode is arithmetic

DD1L08 = DD1_tx_dpr_waddr[11] $ N91_q[11] $ !DD1L97;

--DD1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12COUT at LC6_9_A3
--operation mode is arithmetic

DD1L18 = CARRY(DD1_tx_dpr_waddr[11] & (!DD1L97 # !N91_q[11]) # !DD1_tx_dpr_waddr[11] & !N91_q[11] & !DD1L97);


--DD1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~13 at LC7_9_A3
--operation mode is normal

DD1L28 = DD1_tx_dpr_waddr[12] $ DD1L18 $ N91_q[12];


--W1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1 at LC4_13_A1
--operation mode is arithmetic

W1L83 = W1_dpr_radr[0] $ W1_dpr_wadr[0];

--W1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1COUT at LC4_13_A1
--operation mode is arithmetic

W1L93 = CARRY(W1_dpr_wadr[0] # !W1_dpr_radr[0]);


--W1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2 at LC5_13_A1
--operation mode is arithmetic

W1L04 = W1_dpr_wadr[1] $ W1_dpr_radr[1] $ !W1L93;

--W1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2COUT at LC5_13_A1
--operation mode is arithmetic

W1L14 = CARRY(W1_dpr_wadr[1] & W1_dpr_radr[1] & !W1L93 # !W1_dpr_wadr[1] & (W1_dpr_radr[1] # !W1L93));


--W1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3 at LC6_13_A1
--operation mode is arithmetic

W1L24 = W1_dpr_wadr[2] $ W1_dpr_radr[2] $ W1L14;

--W1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3COUT at LC6_13_A1
--operation mode is arithmetic

W1L34 = CARRY(W1_dpr_wadr[2] & (!W1L14 # !W1_dpr_radr[2]) # !W1_dpr_wadr[2] & !W1_dpr_radr[2] & !W1L14);


--W1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4 at LC7_13_A1
--operation mode is arithmetic

W1L44 = W1_dpr_radr[3] $ W1_dpr_wadr[3] $ !W1L34;

--W1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4COUT at LC7_13_A1
--operation mode is arithmetic

W1L54 = CARRY(W1_dpr_radr[3] & (!W1L34 # !W1_dpr_wadr[3]) # !W1_dpr_radr[3] & !W1_dpr_wadr[3] & !W1L34);


--W1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5 at LC8_13_A1
--operation mode is arithmetic

W1L64 = W1_dpr_wadr[4] $ W1_dpr_radr[4] $ W1L54;

--W1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5COUT at LC8_13_A1
--operation mode is arithmetic

W1L74 = CARRY(W1_dpr_wadr[4] & (!W1L54 # !W1_dpr_radr[4]) # !W1_dpr_wadr[4] & !W1_dpr_radr[4] & !W1L54);


--W1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6 at LC9_13_A1
--operation mode is arithmetic

W1L84 = W1_dpr_radr[5] $ W1_dpr_wadr[5] $ !W1L74;

--W1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6COUT at LC9_13_A1
--operation mode is arithmetic

W1L94 = CARRY(W1_dpr_radr[5] & (!W1L74 # !W1_dpr_wadr[5]) # !W1_dpr_radr[5] & !W1_dpr_wadr[5] & !W1L74);


--W1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7 at LC10_13_A1
--operation mode is arithmetic

W1L05 = W1_dpr_wadr[6] $ W1_dpr_radr[6] $ W1L94;

--W1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7COUT at LC10_13_A1
--operation mode is arithmetic

W1L15 = CARRY(W1_dpr_wadr[6] & (!W1L94 # !W1_dpr_radr[6]) # !W1_dpr_wadr[6] & !W1_dpr_radr[6] & !W1L94);


--W1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8 at LC1_15_A1
--operation mode is arithmetic

W1L25 = W1_dpr_radr[7] $ W1_dpr_wadr[7] $ !W1L15;

--W1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8COUT at LC1_15_A1
--operation mode is arithmetic

W1L35 = CARRY(W1_dpr_radr[7] & (!W1L15 # !W1_dpr_wadr[7]) # !W1_dpr_radr[7] & !W1_dpr_wadr[7] & !W1L15);


--W1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9 at LC2_15_A1
--operation mode is arithmetic

W1L45 = W1_dpr_radr[8] $ W1_dpr_wadr[8] $ W1L35;

--W1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9COUT at LC2_15_A1
--operation mode is arithmetic

W1L55 = CARRY(W1_dpr_radr[8] & W1_dpr_wadr[8] & !W1L35 # !W1_dpr_radr[8] & (W1_dpr_wadr[8] # !W1L35));


--W1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10 at LC3_15_A1
--operation mode is arithmetic

W1L65 = W1_dpr_wadr[9] $ W1_dpr_radr[9] $ !W1L55;

--W1L75 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10COUT at LC3_15_A1
--operation mode is arithmetic

W1L75 = CARRY(W1_dpr_wadr[9] & W1_dpr_radr[9] & !W1L55 # !W1_dpr_wadr[9] & (W1_dpr_radr[9] # !W1L55));


--W1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11 at LC4_15_A1
--operation mode is arithmetic

W1L85 = W1_dpr_radr[10] $ W1_dpr_wadr[10] $ W1L75;

--W1L95 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11COUT at LC4_15_A1
--operation mode is arithmetic

W1L95 = CARRY(W1_dpr_radr[10] & W1_dpr_wadr[10] & !W1L75 # !W1_dpr_radr[10] & (W1_dpr_wadr[10] # !W1L75));


--W1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12 at LC5_15_A1
--operation mode is arithmetic

W1L06 = W1_dpr_radr[11] $ W1_dpr_wadr[11] $ !W1L95;

--W1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12COUT at LC5_15_A1
--operation mode is arithmetic

W1L16 = CARRY(W1_dpr_radr[11] & (!W1L95 # !W1_dpr_wadr[11]) # !W1_dpr_radr[11] & !W1_dpr_wadr[11] & !W1L95);


--W1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13 at LC6_15_A1
--operation mode is arithmetic

W1L26 = W1_dpr_wadr[12] $ W1_dpr_radr[12] $ W1L16;

--W1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13COUT at LC6_15_A1
--operation mode is arithmetic

W1L36 = CARRY(W1_dpr_wadr[12] & (!W1L16 # !W1_dpr_radr[12]) # !W1_dpr_wadr[12] & !W1_dpr_radr[12] & !W1L16);


--W1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~14 at LC7_15_A1
--operation mode is normal

W1L46 = W1_dpr_wadr[13] $ W1L36 $ !W1_dpr_radr[13];


--W1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1 at LC5_5_A1
--operation mode is arithmetic

W1L29 = W1_dpr_radr[0] $ W1_dpr_wadr[0];

--W1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1COUT at LC5_5_A1
--operation mode is arithmetic

W1L39 = CARRY(W1_dpr_radr[0] # !W1_dpr_wadr[0]);


--W1L49 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2 at LC6_5_A1
--operation mode is arithmetic

W1L49 = W1_dpr_wadr[1] $ W1_dpr_radr[1] $ !W1L39;

--W1L59 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2COUT at LC6_5_A1
--operation mode is arithmetic

W1L59 = CARRY(W1_dpr_wadr[1] & (!W1L39 # !W1_dpr_radr[1]) # !W1_dpr_wadr[1] & !W1_dpr_radr[1] & !W1L39);


--W1L69 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3 at LC7_5_A1
--operation mode is arithmetic

W1L69 = W1_dpr_wadr[2] $ W1_dpr_radr[2] $ W1L59;

--W1L79 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3COUT at LC7_5_A1
--operation mode is arithmetic

W1L79 = CARRY(W1_dpr_wadr[2] & W1_dpr_radr[2] & !W1L59 # !W1_dpr_wadr[2] & (W1_dpr_radr[2] # !W1L59));


--W1L89 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4 at LC8_5_A1
--operation mode is arithmetic

W1L89 = W1_dpr_radr[3] $ W1_dpr_wadr[3] $ !W1L79;

--W1L99 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4COUT at LC8_5_A1
--operation mode is arithmetic

W1L99 = CARRY(W1_dpr_radr[3] & W1_dpr_wadr[3] & !W1L79 # !W1_dpr_radr[3] & (W1_dpr_wadr[3] # !W1L79));


--W1L001 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5 at LC9_5_A1
--operation mode is arithmetic

W1L001 = W1_dpr_wadr[4] $ W1_dpr_radr[4] $ W1L99;

--W1L101 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5COUT at LC9_5_A1
--operation mode is arithmetic

W1L101 = CARRY(W1_dpr_wadr[4] & W1_dpr_radr[4] & !W1L99 # !W1_dpr_wadr[4] & (W1_dpr_radr[4] # !W1L99));


--W1L201 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6 at LC10_5_A1
--operation mode is arithmetic

W1L201 = W1_dpr_radr[5] $ W1_dpr_wadr[5] $ !W1L101;

--W1L301 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6COUT at LC10_5_A1
--operation mode is arithmetic

W1L301 = CARRY(W1_dpr_radr[5] & W1_dpr_wadr[5] & !W1L101 # !W1_dpr_radr[5] & (W1_dpr_wadr[5] # !W1L101));


--W1L401 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7 at LC1_7_A1
--operation mode is arithmetic

W1L401 = W1_dpr_wadr[6] $ W1_dpr_radr[6] $ W1L301;

--W1L501 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7COUT at LC1_7_A1
--operation mode is arithmetic

W1L501 = CARRY(W1_dpr_wadr[6] & W1_dpr_radr[6] & !W1L301 # !W1_dpr_wadr[6] & (W1_dpr_radr[6] # !W1L301));


--W1L601 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8 at LC2_7_A1
--operation mode is arithmetic

W1L601 = W1_dpr_radr[7] $ W1_dpr_wadr[7] $ !W1L501;

--W1L701 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8COUT at LC2_7_A1
--operation mode is arithmetic

W1L701 = CARRY(W1_dpr_radr[7] & W1_dpr_wadr[7] & !W1L501 # !W1_dpr_radr[7] & (W1_dpr_wadr[7] # !W1L501));


--W1L801 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9 at LC3_7_A1
--operation mode is arithmetic

W1L801 = W1_dpr_wadr[8] $ W1_dpr_radr[8] $ W1L701;

--W1L901 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9COUT at LC3_7_A1
--operation mode is arithmetic

W1L901 = CARRY(W1_dpr_wadr[8] & W1_dpr_radr[8] & !W1L701 # !W1_dpr_wadr[8] & (W1_dpr_radr[8] # !W1L701));


--W1L011 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10 at LC4_7_A1
--operation mode is arithmetic

W1L011 = W1_dpr_radr[9] $ W1_dpr_wadr[9] $ !W1L901;

--W1L111 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10COUT at LC4_7_A1
--operation mode is arithmetic

W1L111 = CARRY(W1_dpr_radr[9] & W1_dpr_wadr[9] & !W1L901 # !W1_dpr_radr[9] & (W1_dpr_wadr[9] # !W1L901));


--W1L211 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11 at LC5_7_A1
--operation mode is arithmetic

W1L211 = W1_dpr_wadr[10] $ W1_dpr_radr[10] $ W1L111;

--W1L311 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11COUT at LC5_7_A1
--operation mode is arithmetic

W1L311 = CARRY(W1_dpr_wadr[10] & W1_dpr_radr[10] & !W1L111 # !W1_dpr_wadr[10] & (W1_dpr_radr[10] # !W1L111));


--W1L411 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12 at LC6_7_A1
--operation mode is arithmetic

W1L411 = W1_dpr_radr[11] $ W1_dpr_wadr[11] $ !W1L311;

--W1L511 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12COUT at LC6_7_A1
--operation mode is arithmetic

W1L511 = CARRY(W1_dpr_radr[11] & W1_dpr_wadr[11] & !W1L311 # !W1_dpr_radr[11] & (W1_dpr_wadr[11] # !W1L311));


--W1L611 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~13 at LC7_7_A1
--operation mode is normal

W1L611 = W1_dpr_wadr[12] $ W1L511 $ W1_dpr_radr[12];


--Z1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~1 at LC1_12_J4
--operation mode is arithmetic

Z1L25 = !Z1_ina[1];

--Z1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~1COUT at LC1_12_J4
--operation mode is arithmetic

Z1L35 = CARRY(Z1_ina[1]);


--Z1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~2 at LC2_12_J4
--operation mode is arithmetic

Z1L45 = Z1_ina[2] $ !Z1L35;

--Z1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~2COUT at LC2_12_J4
--operation mode is arithmetic

Z1L55 = CARRY(!Z1_ina[2] & !Z1L35);


--Z1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~3 at LC3_12_J4
--operation mode is arithmetic

Z1L65 = Z1_ina[3] $ !Z1L55;

--Z1L75 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~3COUT at LC3_12_J4
--operation mode is arithmetic

Z1L75 = CARRY(Z1_ina[3] & !Z1L55);


--Z1L85 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~4 at LC4_12_J4
--operation mode is arithmetic

Z1L85 = Z1_ina[4] $ Z1L75;

--Z1L95 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~4COUT at LC4_12_J4
--operation mode is arithmetic

Z1L95 = CARRY(!Z1L75 # !Z1_ina[4]);


--Z1L06 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~5 at LC5_12_J4
--operation mode is arithmetic

Z1L06 = Z1_ina[5] $ !Z1L95;

--Z1L16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~5COUT at LC5_12_J4
--operation mode is arithmetic

Z1L16 = CARRY(Z1_ina[5] & !Z1L95);


--Z1L26 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~6 at LC6_12_J4
--operation mode is arithmetic

Z1L26 = Z1_ina[6] $ Z1L16;

--Z1L36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~6COUT at LC6_12_J4
--operation mode is arithmetic

Z1L36 = CARRY(!Z1L16 # !Z1_ina[6]);


--Z1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~7 at LC7_12_J4
--operation mode is arithmetic

Z1L46 = Z1_ina[7] $ !Z1L36;

--Z1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~7COUT at LC7_12_J4
--operation mode is arithmetic

Z1L56 = CARRY(Z1_ina[7] & !Z1L36);


--Z1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~8 at LC8_12_J4
--operation mode is arithmetic

Z1L66 = Z1_ina[8] $ Z1L56;

--Z1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~8COUT at LC8_12_J4
--operation mode is arithmetic

Z1L76 = CARRY(!Z1L56 # !Z1_ina[8]);


--Z1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~9 at LC9_12_J4
--operation mode is arithmetic

Z1L86 = Z1_ina[9] $ !Z1L76;

--Z1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~9COUT at LC9_12_J4
--operation mode is arithmetic

Z1L96 = CARRY(Z1_ina[9] & !Z1L76);


--Z1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~10 at LC10_12_J4
--operation mode is normal

Z1L07 = Z1L96;


--Z1L031 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~1 at LC1_14_K4
--operation mode is arithmetic

Z1L031 = !Z1_ina[1];

--Z1L131 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~1COUT at LC1_14_K4
--operation mode is arithmetic

Z1L131 = CARRY(Z1_ina[1]);


--Z1L231 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~2 at LC2_14_K4
--operation mode is arithmetic

Z1L231 = Z1_ina[2] $ Z1L131;

--Z1L331 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~2COUT at LC2_14_K4
--operation mode is arithmetic

Z1L331 = CARRY(!Z1L131 # !Z1_ina[2]);


--Z1L431 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~3 at LC3_14_K4
--operation mode is arithmetic

Z1L431 = Z1_ina[3] $ !Z1L331;

--Z1L531 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~3COUT at LC3_14_K4
--operation mode is arithmetic

Z1L531 = CARRY(Z1_ina[3] & !Z1L331);


--Z1L631 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~4 at LC4_14_K4
--operation mode is arithmetic

Z1L631 = Z1_ina[4] $ Z1L531;

--Z1L731 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~4COUT at LC4_14_K4
--operation mode is arithmetic

Z1L731 = CARRY(!Z1L531 # !Z1_ina[4]);


--Z1L831 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~5 at LC5_14_K4
--operation mode is arithmetic

Z1L831 = Z1_ina[5] $ !Z1L731;

--Z1L931 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~5COUT at LC5_14_K4
--operation mode is arithmetic

Z1L931 = CARRY(Z1_ina[5] & !Z1L731);


--Z1L041 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~6 at LC6_14_K4
--operation mode is arithmetic

Z1L041 = Z1_ina[6] $ !Z1L931;

--Z1L141 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~6COUT at LC6_14_K4
--operation mode is arithmetic

Z1L141 = CARRY(!Z1_ina[6] & !Z1L931);


--Z1L241 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~7 at LC7_14_K4
--operation mode is arithmetic

Z1L241 = Z1_ina[7] $ !Z1L141;

--Z1L341 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~7COUT at LC7_14_K4
--operation mode is arithmetic

Z1L341 = CARRY(Z1_ina[7] & !Z1L141);


--Z1L441 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~8 at LC8_14_K4
--operation mode is arithmetic

Z1L441 = Z1_ina[8] $ Z1L341;

--Z1L541 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~8COUT at LC8_14_K4
--operation mode is arithmetic

Z1L541 = CARRY(!Z1L341 # !Z1_ina[8]);


--Z1L641 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~9 at LC9_14_K4
--operation mode is arithmetic

Z1L641 = Z1_ina[9] $ !Z1L541;

--Z1L741 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~9COUT at LC9_14_K4
--operation mode is arithmetic

Z1L741 = CARRY(Z1_ina[9] & !Z1L541);


--Z1L841 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~10 at LC10_14_K4
--operation mode is normal

Z1L841 = Z1L741;


--FE2L1 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2 at LC1_1_U2
--operation mode is arithmetic

FE2L1 = WC11_q[0] $ EE2_i12;

--FE2L2 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2COUT at LC1_1_U2
--operation mode is arithmetic

FE2L2 = CARRY(EE2_i12 # !WC11_q[0]);


--FE2L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3 at LC2_1_U2
--operation mode is arithmetic

FE2L3 = WC11_q[1] $ EE2_i11 $ !FE2L2;

--FE2L4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3COUT at LC2_1_U2
--operation mode is arithmetic

FE2L4 = CARRY(WC11_q[1] & (!FE2L2 # !EE2_i11) # !WC11_q[1] & !EE2_i11 & !FE2L2);


--FE2L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4 at LC3_1_U2
--operation mode is arithmetic

FE2L5 = WC11_q[2] $ EE2_i10 $ FE2L4;

--FE2L6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4COUT at LC3_1_U2
--operation mode is arithmetic

FE2L6 = CARRY(WC11_q[2] & EE2_i10 & !FE2L4 # !WC11_q[2] & (EE2_i10 # !FE2L4));


--FE2L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5 at LC4_1_U2
--operation mode is arithmetic

FE2L7 = WC11_q[3] $ EE2_i9 $ !FE2L6;

--FE2L8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5COUT at LC4_1_U2
--operation mode is arithmetic

FE2L8 = CARRY(WC11_q[3] & (!FE2L6 # !EE2_i9) # !WC11_q[3] & !EE2_i9 & !FE2L6);


--FE2L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6 at LC5_1_U2
--operation mode is arithmetic

FE2L9 = WC11_q[4] $ EE2_i8 $ FE2L8;

--FE2L01 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6COUT at LC5_1_U2
--operation mode is arithmetic

FE2L01 = CARRY(WC11_q[4] & EE2_i8 & !FE2L8 # !WC11_q[4] & (EE2_i8 # !FE2L8));


--FE2L11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7 at LC6_1_U2
--operation mode is arithmetic

FE2L11 = WC11_q[5] $ EE2_i7 $ !FE2L01;

--FE2L21 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7COUT at LC6_1_U2
--operation mode is arithmetic

FE2L21 = CARRY(WC11_q[5] & (!FE2L01 # !EE2_i7) # !WC11_q[5] & !EE2_i7 & !FE2L01);


--FE2L31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8 at LC7_1_U2
--operation mode is arithmetic

FE2L31 = WC11_q[6] $ EE2_i6 $ FE2L21;

--FE2L41 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8COUT at LC7_1_U2
--operation mode is arithmetic

FE2L41 = CARRY(WC11_q[6] & EE2_i6 & !FE2L21 # !WC11_q[6] & (EE2_i6 # !FE2L21));


--FE2L51 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9 at LC8_1_U2
--operation mode is arithmetic

FE2L51 = WC11_q[7] $ EE2_i5 $ !FE2L41;

--FE2L61 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9COUT at LC8_1_U2
--operation mode is arithmetic

FE2L61 = CARRY(WC11_q[7] & (!FE2L41 # !EE2_i5) # !WC11_q[7] & !EE2_i5 & !FE2L41);


--FE2L71 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10 at LC9_1_U2
--operation mode is arithmetic

FE2L71 = WC11_q[8] $ EE2_i4 $ FE2L61;

--FE2L81 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10COUT at LC9_1_U2
--operation mode is arithmetic

FE2L81 = CARRY(WC11_q[8] & EE2_i4 & !FE2L61 # !WC11_q[8] & (EE2_i4 # !FE2L61));


--FE2L91 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~11 at LC10_1_U2
--operation mode is normal

FE2L91 = DE2L31Q $ FE2L81 $ !WC11_q[9];


--FE1L1 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2 at LC1_3_T2
--operation mode is arithmetic

FE1L1 = EE1_i12 $ WC01_q[0];

--FE1L2 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~2COUT at LC1_3_T2
--operation mode is arithmetic

FE1L2 = CARRY(EE1_i12 # !WC01_q[0]);


--FE1L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3 at LC2_3_T2
--operation mode is arithmetic

FE1L3 = EE1_i11 $ WC01_q[1] $ !FE1L2;

--FE1L4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~3COUT at LC2_3_T2
--operation mode is arithmetic

FE1L4 = CARRY(EE1_i11 & WC01_q[1] & !FE1L2 # !EE1_i11 & (WC01_q[1] # !FE1L2));


--FE1L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4 at LC3_3_T2
--operation mode is arithmetic

FE1L5 = EE1_i10 $ WC01_q[2] $ FE1L4;

--FE1L6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~4COUT at LC3_3_T2
--operation mode is arithmetic

FE1L6 = CARRY(EE1_i10 & (!FE1L4 # !WC01_q[2]) # !EE1_i10 & !WC01_q[2] & !FE1L4);


--FE1L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5 at LC4_3_T2
--operation mode is arithmetic

FE1L7 = EE1_i9 $ WC01_q[3] $ !FE1L6;

--FE1L8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~5COUT at LC4_3_T2
--operation mode is arithmetic

FE1L8 = CARRY(EE1_i9 & WC01_q[3] & !FE1L6 # !EE1_i9 & (WC01_q[3] # !FE1L6));


--FE1L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6 at LC5_3_T2
--operation mode is arithmetic

FE1L9 = WC01_q[4] $ EE1_i8 $ FE1L8;

--FE1L01 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~6COUT at LC5_3_T2
--operation mode is arithmetic

FE1L01 = CARRY(WC01_q[4] & EE1_i8 & !FE1L8 # !WC01_q[4] & (EE1_i8 # !FE1L8));


--FE1L11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7 at LC6_3_T2
--operation mode is arithmetic

FE1L11 = WC01_q[5] $ EE1_i7 $ !FE1L01;

--FE1L21 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~7COUT at LC6_3_T2
--operation mode is arithmetic

FE1L21 = CARRY(WC01_q[5] & (!FE1L01 # !EE1_i7) # !WC01_q[5] & !EE1_i7 & !FE1L01);


--FE1L31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8 at LC7_3_T2
--operation mode is arithmetic

FE1L31 = WC01_q[6] $ EE1_i6 $ FE1L21;

--FE1L41 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~8COUT at LC7_3_T2
--operation mode is arithmetic

FE1L41 = CARRY(WC01_q[6] & EE1_i6 & !FE1L21 # !WC01_q[6] & (EE1_i6 # !FE1L21));


--FE1L51 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9 at LC8_3_T2
--operation mode is arithmetic

FE1L51 = WC01_q[7] $ EE1_i5 $ !FE1L41;

--FE1L61 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~9COUT at LC8_3_T2
--operation mode is arithmetic

FE1L61 = CARRY(WC01_q[7] & (!FE1L41 # !EE1_i5) # !WC01_q[7] & !EE1_i5 & !FE1L41);


--FE1L71 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10 at LC9_3_T2
--operation mode is arithmetic

FE1L71 = WC01_q[8] $ EE1_i4 $ FE1L61;

--FE1L81 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~10COUT at LC9_3_T2
--operation mode is arithmetic

FE1L81 = CARRY(WC01_q[8] & EE1_i4 & !FE1L61 # !WC01_q[8] & (EE1_i4 # !FE1L61));


--FE1L91 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|pedestal_sub:inst_pedestal_sub|i~11 at LC10_3_T2
--operation mode is normal

FE1L91 = DE1L31Q $ FE1L81 $ !WC01_q[9];


--LC63_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC4_14_N2
--operation mode is arithmetic

LC63_sout_node[0]_lut_out = LC33L1 $ COM_AD_D[9];
LC63_sout_node[0] = DFFE(LC63_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst9, , );

--LC63L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC4_14_N2
--operation mode is arithmetic

LC63L3 = CARRY(LC33L1 & COM_AD_D[9]);


--LC63_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC5_14_N2
--operation mode is arithmetic

LC63_sout_node[1]_lut_out = LC33L3 $ COM_AD_D[10] $ LC63L3;
LC63_sout_node[1] = DFFE(LC63_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst9, , );

--LC63L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC5_14_N2
--operation mode is arithmetic

LC63L5 = CARRY(LC33L3 & !COM_AD_D[10] & !LC63L3 # !LC33L3 & (!LC63L3 # !COM_AD_D[10]));


--LC63_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC6_14_N2
--operation mode is arithmetic

LC63_sout_node[2]_lut_out = COM_AD_D[11] $ LC33L4 $ !LC63L5;
LC63_sout_node[2] = DFFE(LC63_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst9, , );

--LC63L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC6_14_N2
--operation mode is arithmetic

LC63L7 = CARRY(COM_AD_D[11] & (LC33L4 # !LC63L5) # !COM_AD_D[11] & LC33L4 & !LC63L5);


--LC63_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC7_14_N2
--operation mode is arithmetic

LC63_sout_node[3]_lut_out = LC63_sout_node[3] $ LC33L5 $ LC63L7;
LC63_sout_node[3] = DFFE(LC63_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst9, , );

--LC63L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC7_14_N2
--operation mode is arithmetic

LC63L9 = CARRY(LC63_sout_node[3] $ !LC33L5 # !LC63L7);


--LC63_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC8_14_N2
--operation mode is normal

LC63_sout_node[4]_lut_out = LC63_sout_node[4] $ LC63L9 $ !LC33L6;
LC63_sout_node[4] = DFFE(LC63_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst9, , );


--LC03_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC1_4_N2
--operation mode is arithmetic

LC03_sout_node[0]_lut_out = LC03_sout_node[0] $ COM_AD_D[4];
LC03_sout_node[0] = DFFE(LC03_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst9, , );

--LC03L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_4_N2
--operation mode is arithmetic

LC03L3 = CARRY(LC03_sout_node[0] & COM_AD_D[4]);


--LC03_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC2_4_N2
--operation mode is arithmetic

LC03_sout_node[1]_lut_out = COM_AD_D[5] $ LC03_sout_node[1] $ LC03L3;
LC03_sout_node[1] = DFFE(LC03_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst9, , );

--LC03L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_4_N2
--operation mode is arithmetic

LC03L5 = CARRY(COM_AD_D[5] & !LC03_sout_node[1] & !LC03L3 # !COM_AD_D[5] & (!LC03L3 # !LC03_sout_node[1]));


--LC03_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC3_4_N2
--operation mode is arithmetic

LC03_sout_node[2]_lut_out = LC03_sout_node[2] $ COM_AD_D[6] $ !LC03L5;
LC03_sout_node[2] = DFFE(LC03_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst9, , );

--LC03L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_4_N2
--operation mode is arithmetic

LC03L7 = CARRY(LC03_sout_node[2] & (COM_AD_D[6] # !LC03L5) # !LC03_sout_node[2] & COM_AD_D[6] & !LC03L5);


--LC03_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC4_4_N2
--operation mode is arithmetic

LC03_sout_node[3]_lut_out = COM_AD_D[7] $ LC03_sout_node[3] $ LC03L7;
LC03_sout_node[3] = DFFE(LC03_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst9, , );

--LC03L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_4_N2
--operation mode is arithmetic

LC03L9 = CARRY(COM_AD_D[7] & !LC03_sout_node[3] & !LC03L7 # !COM_AD_D[7] & (!LC03L7 # !LC03_sout_node[3]));


--LC03_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC5_4_N2
--operation mode is arithmetic

LC03_sout_node[4]_lut_out = COM_AD_D[8] $ LC03_sout_node[4] $ !LC03L9;
LC03_sout_node[4] = DFFE(LC03_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst9, , );

--LC03L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC5_4_N2
--operation mode is arithmetic

LC03L11 = CARRY(COM_AD_D[8] & (LC03_sout_node[4] # !LC03L9) # !COM_AD_D[8] & LC03_sout_node[4] & !LC03L9);


--LC03_sout_node[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC6_4_N2
--operation mode is normal

LC03_sout_node[5]_lut_out = LC03L11;
LC03_sout_node[5] = DFFE(LC03_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst9, , );


--LC72_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC1_9_N2
--operation mode is arithmetic

LC72_sout_node[0]_lut_out = LC42L1 $ COM_AD_D[9];
LC72_sout_node[0] = DFFE(LC72_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst6, , );

--LC72L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_9_N2
--operation mode is arithmetic

LC72L3 = CARRY(LC42L1 & COM_AD_D[9]);


--LC72_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC2_9_N2
--operation mode is arithmetic

LC72_sout_node[1]_lut_out = COM_AD_D[10] $ LC42L3 $ LC72L3;
LC72_sout_node[1] = DFFE(LC72_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst6, , );

--LC72L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_9_N2
--operation mode is arithmetic

LC72L5 = CARRY(COM_AD_D[10] & !LC42L3 & !LC72L3 # !COM_AD_D[10] & (!LC72L3 # !LC42L3));


--LC72_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC3_9_N2
--operation mode is arithmetic

LC72_sout_node[2]_lut_out = LC42L4 $ COM_AD_D[11] $ !LC72L5;
LC72_sout_node[2] = DFFE(LC72_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst6, , );

--LC72L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_9_N2
--operation mode is arithmetic

LC72L7 = CARRY(LC42L4 & (COM_AD_D[11] # !LC72L5) # !LC42L4 & COM_AD_D[11] & !LC72L5);


--LC72_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC4_9_N2
--operation mode is arithmetic

LC72_sout_node[3]_lut_out = LC72_sout_node[3] $ LC42L5 $ LC72L7;
LC72_sout_node[3] = DFFE(LC72_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst6, , );

--LC72L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_9_N2
--operation mode is arithmetic

LC72L9 = CARRY(LC72_sout_node[3] $ !LC42L5 # !LC72L7);


--LC72_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC5_9_N2
--operation mode is normal

LC72_sout_node[4]_lut_out = LC72_sout_node[4] $ LC72L9 $ !LC42L6;
LC72_sout_node[4] = DFFE(LC72_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst6, , );


--LC12_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC5_8_N2
--operation mode is arithmetic

LC12_sout_node[0]_lut_out = COM_AD_D[4] $ LC12_sout_node[0];
LC12_sout_node[0] = DFFE(LC12_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst6, , );

--LC12L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_8_N2
--operation mode is arithmetic

LC12L3 = CARRY(COM_AD_D[4] & LC12_sout_node[0]);


--LC12_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC6_8_N2
--operation mode is arithmetic

LC12_sout_node[1]_lut_out = COM_AD_D[5] $ LC12_sout_node[1] $ LC12L3;
LC12_sout_node[1] = DFFE(LC12_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst6, , );

--LC12L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_8_N2
--operation mode is arithmetic

LC12L5 = CARRY(COM_AD_D[5] & !LC12_sout_node[1] & !LC12L3 # !COM_AD_D[5] & (!LC12L3 # !LC12_sout_node[1]));


--LC12_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC7_8_N2
--operation mode is arithmetic

LC12_sout_node[2]_lut_out = COM_AD_D[6] $ LC12_sout_node[2] $ !LC12L5;
LC12_sout_node[2] = DFFE(LC12_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst6, , );

--LC12L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_8_N2
--operation mode is arithmetic

LC12L7 = CARRY(COM_AD_D[6] & (LC12_sout_node[2] # !LC12L5) # !COM_AD_D[6] & LC12_sout_node[2] & !LC12L5);


--LC12_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC8_8_N2
--operation mode is arithmetic

LC12_sout_node[3]_lut_out = COM_AD_D[7] $ LC12_sout_node[3] $ LC12L7;
LC12_sout_node[3] = DFFE(LC12_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst6, , );

--LC12L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_8_N2
--operation mode is arithmetic

LC12L9 = CARRY(COM_AD_D[7] & !LC12_sout_node[3] & !LC12L7 # !COM_AD_D[7] & (!LC12L7 # !LC12_sout_node[3]));


--LC12_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC9_8_N2
--operation mode is arithmetic

LC12_sout_node[4]_lut_out = COM_AD_D[8] $ LC12_sout_node[4] $ !LC12L9;
LC12_sout_node[4] = DFFE(LC12_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst6, , );

--LC12L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC9_8_N2
--operation mode is arithmetic

LC12L11 = CARRY(COM_AD_D[8] & (LC12_sout_node[4] # !LC12L9) # !COM_AD_D[8] & LC12_sout_node[4] & !LC12L9);


--LC12_sout_node[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC10_8_N2
--operation mode is normal

LC12_sout_node[5]_lut_out = LC12L11;
LC12_sout_node[5] = DFFE(LC12_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst6, , );


--LC81_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC5_16_N2
--operation mode is arithmetic

LC81_sout_node[0]_lut_out = LC51L1 $ COM_AD_D[9];
LC81_sout_node[0] = DFFE(LC81_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst8, , );

--LC81L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_16_N2
--operation mode is arithmetic

LC81L3 = CARRY(LC51L1 & COM_AD_D[9]);


--LC81_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC6_16_N2
--operation mode is arithmetic

LC81_sout_node[1]_lut_out = LC51L3 $ COM_AD_D[10] $ LC81L3;
LC81_sout_node[1] = DFFE(LC81_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst8, , );

--LC81L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_16_N2
--operation mode is arithmetic

LC81L5 = CARRY(LC51L3 & !COM_AD_D[10] & !LC81L3 # !LC51L3 & (!LC81L3 # !COM_AD_D[10]));


--LC81_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC7_16_N2
--operation mode is arithmetic

LC81_sout_node[2]_lut_out = LC51L4 $ COM_AD_D[11] $ !LC81L5;
LC81_sout_node[2] = DFFE(LC81_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst8, , );

--LC81L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_16_N2
--operation mode is arithmetic

LC81L7 = CARRY(LC51L4 & (COM_AD_D[11] # !LC81L5) # !LC51L4 & COM_AD_D[11] & !LC81L5);


--LC81_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC8_16_N2
--operation mode is arithmetic

LC81_sout_node[3]_lut_out = LC51L5 $ LC81_sout_node[3] $ LC81L7;
LC81_sout_node[3] = DFFE(LC81_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst8, , );

--LC81L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_16_N2
--operation mode is arithmetic

LC81L9 = CARRY(LC51L5 $ !LC81_sout_node[3] # !LC81L7);


--LC81_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC9_16_N2
--operation mode is normal

LC81_sout_node[4]_lut_out = LC81_sout_node[4] $ LC81L9 $ !LC51L6;
LC81_sout_node[4] = DFFE(LC81_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst8, , );


--LC21_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC5_5_N2
--operation mode is arithmetic

LC21_sout_node[0]_lut_out = LC21_sout_node[0] $ COM_AD_D[4];
LC21_sout_node[0] = DFFE(LC21_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst8, , );

--LC21L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_5_N2
--operation mode is arithmetic

LC21L3 = CARRY(LC21_sout_node[0] & COM_AD_D[4]);


--LC21_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC6_5_N2
--operation mode is arithmetic

LC21_sout_node[1]_lut_out = COM_AD_D[5] $ LC21_sout_node[1] $ LC21L3;
LC21_sout_node[1] = DFFE(LC21_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst8, , );

--LC21L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_5_N2
--operation mode is arithmetic

LC21L5 = CARRY(COM_AD_D[5] & !LC21_sout_node[1] & !LC21L3 # !COM_AD_D[5] & (!LC21L3 # !LC21_sout_node[1]));


--LC21_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC7_5_N2
--operation mode is arithmetic

LC21_sout_node[2]_lut_out = LC21_sout_node[2] $ COM_AD_D[6] $ !LC21L5;
LC21_sout_node[2] = DFFE(LC21_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst8, , );

--LC21L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_5_N2
--operation mode is arithmetic

LC21L7 = CARRY(LC21_sout_node[2] & (COM_AD_D[6] # !LC21L5) # !LC21_sout_node[2] & COM_AD_D[6] & !LC21L5);


--LC21_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC8_5_N2
--operation mode is arithmetic

LC21_sout_node[3]_lut_out = COM_AD_D[7] $ LC21_sout_node[3] $ LC21L7;
LC21_sout_node[3] = DFFE(LC21_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst8, , );

--LC21L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_5_N2
--operation mode is arithmetic

LC21L9 = CARRY(COM_AD_D[7] & !LC21_sout_node[3] & !LC21L7 # !COM_AD_D[7] & (!LC21L7 # !LC21_sout_node[3]));


--LC21_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC9_5_N2
--operation mode is arithmetic

LC21_sout_node[4]_lut_out = LC21_sout_node[4] $ COM_AD_D[8] $ !LC21L9;
LC21_sout_node[4] = DFFE(LC21_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst8, , );

--LC21L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC9_5_N2
--operation mode is arithmetic

LC21L11 = CARRY(LC21_sout_node[4] & (COM_AD_D[8] # !LC21L9) # !LC21_sout_node[4] & COM_AD_D[8] & !LC21L9);


--LC21_sout_node[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC10_5_N2
--operation mode is normal

LC21_sout_node[5]_lut_out = LC21L11;
LC21_sout_node[5] = DFFE(LC21_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst8, , );


--LC9_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC1_11_N2
--operation mode is arithmetic

LC9_sout_node[0]_lut_out = LC6L1 $ COM_AD_D[9];
LC9_sout_node[0] = DFFE(LC9_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst7, , );

--LC9L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_11_N2
--operation mode is arithmetic

LC9L3 = CARRY(LC6L1 & COM_AD_D[9]);


--LC9_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC2_11_N2
--operation mode is arithmetic

LC9_sout_node[1]_lut_out = LC6L3 $ COM_AD_D[10] $ LC9L3;
LC9_sout_node[1] = DFFE(LC9_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst7, , );

--LC9L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_11_N2
--operation mode is arithmetic

LC9L5 = CARRY(LC6L3 & !COM_AD_D[10] & !LC9L3 # !LC6L3 & (!LC9L3 # !COM_AD_D[10]));


--LC9_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC3_11_N2
--operation mode is arithmetic

LC9_sout_node[2]_lut_out = LC6L4 $ COM_AD_D[11] $ !LC9L5;
LC9_sout_node[2] = DFFE(LC9_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst7, , );

--LC9L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_11_N2
--operation mode is arithmetic

LC9L7 = CARRY(LC6L4 & (COM_AD_D[11] # !LC9L5) # !LC6L4 & COM_AD_D[11] & !LC9L5);


--LC9_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC4_11_N2
--operation mode is arithmetic

LC9_sout_node[3]_lut_out = LC9_sout_node[3] $ LC6L5 $ LC9L7;
LC9_sout_node[3] = DFFE(LC9_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst7, , );

--LC9L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_11_N2
--operation mode is arithmetic

LC9L9 = CARRY(LC9_sout_node[3] $ !LC6L5 # !LC9L7);


--LC9_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC5_11_N2
--operation mode is normal

LC9_sout_node[4]_lut_out = LC6L6 $ LC9L9 $ !LC9_sout_node[4];
LC9_sout_node[4] = DFFE(LC9_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst7, , );


--LC3_sout_node[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC4_3_N2
--operation mode is arithmetic

LC3_sout_node[0]_lut_out = COM_AD_D[4] $ LC3_sout_node[0];
LC3_sout_node[0] = DFFE(LC3_sout_node[0]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst7, , );

--LC3L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC4_3_N2
--operation mode is arithmetic

LC3L3 = CARRY(COM_AD_D[4] & LC3_sout_node[0]);


--LC3_sout_node[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC5_3_N2
--operation mode is arithmetic

LC3_sout_node[1]_lut_out = LC3_sout_node[1] $ COM_AD_D[5] $ LC3L3;
LC3_sout_node[1] = DFFE(LC3_sout_node[1]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst7, , );

--LC3L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC5_3_N2
--operation mode is arithmetic

LC3L5 = CARRY(LC3_sout_node[1] & !COM_AD_D[5] & !LC3L3 # !LC3_sout_node[1] & (!LC3L3 # !COM_AD_D[5]));


--LC3_sout_node[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC6_3_N2
--operation mode is arithmetic

LC3_sout_node[2]_lut_out = COM_AD_D[6] $ LC3_sout_node[2] $ !LC3L5;
LC3_sout_node[2] = DFFE(LC3_sout_node[2]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst7, , );

--LC3L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC6_3_N2
--operation mode is arithmetic

LC3L7 = CARRY(COM_AD_D[6] & (LC3_sout_node[2] # !LC3L5) # !COM_AD_D[6] & LC3_sout_node[2] & !LC3L5);


--LC3_sout_node[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC7_3_N2
--operation mode is arithmetic

LC3_sout_node[3]_lut_out = LC3_sout_node[3] $ COM_AD_D[7] $ LC3L7;
LC3_sout_node[3] = DFFE(LC3_sout_node[3]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst7, , );

--LC3L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC7_3_N2
--operation mode is arithmetic

LC3L9 = CARRY(LC3_sout_node[3] & !COM_AD_D[7] & !LC3L7 # !LC3_sout_node[3] & (!LC3L7 # !COM_AD_D[7]));


--LC3_sout_node[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC8_3_N2
--operation mode is arithmetic

LC3_sout_node[4]_lut_out = LC3_sout_node[4] $ COM_AD_D[8] $ !LC3L9;
LC3_sout_node[4] = DFFE(LC3_sout_node[4]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst7, , );

--LC3L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC8_3_N2
--operation mode is arithmetic

LC3L11 = CARRY(LC3_sout_node[4] & (COM_AD_D[8] # !LC3L9) # !LC3_sout_node[4] & COM_AD_D[8] & !LC3L9);


--LC3_sout_node[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC9_3_N2
--operation mode is normal

LC3_sout_node[5]_lut_out = LC3L11;
LC3_sout_node[5] = DFFE(LC3_sout_node[5]_lut_out, GLOBAL(JE1_outclock0), !EB1_inst7, , );


--DD1L23 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1COMBOUT at LC4_11_A3
--operation mode is arithmetic

DD1L23 = VCC;

--DD1L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1 at LC4_11_A3
--operation mode is arithmetic

DD1L13 = CARRY(!DD1L4);


--DD1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2 at LC5_11_A3
--operation mode is arithmetic

DD1L33 = DD1L6 $ !DD1L13;

--DD1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2COUT at LC5_11_A3
--operation mode is arithmetic

DD1L43 = CARRY(DD1L6 # !DD1L13);


--DD1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3 at LC6_11_A3
--operation mode is arithmetic

DD1L53 = DD1L8 $ DD1L43;

--DD1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3COUT at LC6_11_A3
--operation mode is arithmetic

DD1L63 = CARRY(!DD1L8 & !DD1L43);


--DD1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4 at LC7_11_A3
--operation mode is arithmetic

DD1L73 = DD1L01 $ !DD1L63;

--DD1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4COUT at LC7_11_A3
--operation mode is arithmetic

DD1L83 = CARRY(DD1L01 # !DD1L63);


--DD1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5 at LC8_11_A3
--operation mode is arithmetic

DD1L93 = DD1L21 $ DD1L83;

--DD1L04 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5COUT at LC8_11_A3
--operation mode is arithmetic

DD1L04 = CARRY(!DD1L21 & !DD1L83);


--DD1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6 at LC9_11_A3
--operation mode is arithmetic

DD1L14 = DD1L41 $ !DD1L04;

--DD1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6COUT at LC9_11_A3
--operation mode is arithmetic

DD1L24 = CARRY(DD1L41 # !DD1L04);


--DD1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7 at LC10_11_A3
--operation mode is arithmetic

DD1L34 = DD1L61 $ DD1L24;

--DD1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7COUT at LC10_11_A3
--operation mode is arithmetic

DD1L44 = CARRY(!DD1L61 & !DD1L24);


--DD1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8 at LC1_13_A3
--operation mode is arithmetic

DD1L54 = DD1L81 $ !DD1L44;

--DD1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8COUT at LC1_13_A3
--operation mode is arithmetic

DD1L64 = CARRY(DD1L81 # !DD1L44);


--DD1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9 at LC2_13_A3
--operation mode is arithmetic

DD1L74 = DD1L02 $ DD1L64;

--DD1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9COUT at LC2_13_A3
--operation mode is arithmetic

DD1L84 = CARRY(!DD1L02 & !DD1L64);


--DD1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10 at LC3_13_A3
--operation mode is arithmetic

DD1L94 = DD1L22 $ !DD1L84;

--DD1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10COUT at LC3_13_A3
--operation mode is arithmetic

DD1L05 = CARRY(DD1L22 # !DD1L84);


--DD1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11 at LC4_13_A3
--operation mode is arithmetic

DD1L15 = DD1L42 $ DD1L05;

--DD1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11COUT at LC4_13_A3
--operation mode is arithmetic

DD1L25 = CARRY(!DD1L42 & !DD1L05);


--DD1L35 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12 at LC5_13_A3
--operation mode is arithmetic

DD1L35 = DD1L62 $ !DD1L25;

--DD1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12COUT at LC5_13_A3
--operation mode is arithmetic

DD1L45 = CARRY(DD1L62 # !DD1L25);


--DD1L55 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13 at LC6_13_A3
--operation mode is arithmetic

DD1L55 = DD1L82 $ DD1L45;

--DD1L65 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13COUT at LC6_13_A3
--operation mode is arithmetic

DD1L65 = CARRY(!DD1L82 & !DD1L45);


--DD1L75 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~14 at LC7_13_A3
--operation mode is normal

DD1L75 = DD1L65 $ DD1L03;


--SD1L53 is daq:inst_daq|ahb_master:inst_ahb_master|i~187 at LC1_3_A2
--operation mode is arithmetic

SD1L53 = UD1L1Q $ !SD1_haddr[2];

--SD1L63 is daq:inst_daq|ahb_master:inst_ahb_master|i~187COUT at LC1_3_A2
--operation mode is arithmetic

SD1L63 = CARRY(!UD1L1Q & SD1_haddr[2]);


--SD1L73 is daq:inst_daq|ahb_master:inst_ahb_master|i~188 at LC2_3_A2
--operation mode is arithmetic

SD1L73 = SD1_haddr[3] $ SD1L63;

--SD1L83 is daq:inst_daq|ahb_master:inst_ahb_master|i~188COUT at LC2_3_A2
--operation mode is arithmetic

SD1L83 = CARRY(!SD1L63 # !SD1_haddr[3]);


--SD1L93 is daq:inst_daq|ahb_master:inst_ahb_master|i~189 at LC3_3_A2
--operation mode is arithmetic

SD1L93 = SD1_haddr[4] $ !SD1L83;

--SD1L04 is daq:inst_daq|ahb_master:inst_ahb_master|i~189COUT at LC3_3_A2
--operation mode is arithmetic

SD1L04 = CARRY(SD1_haddr[4] & !SD1L83);


--SD1L14 is daq:inst_daq|ahb_master:inst_ahb_master|i~190 at LC4_3_A2
--operation mode is arithmetic

SD1L14 = SD1_haddr[5] $ SD1L04;

--SD1L24 is daq:inst_daq|ahb_master:inst_ahb_master|i~190COUT at LC4_3_A2
--operation mode is arithmetic

SD1L24 = CARRY(!SD1L04 # !SD1_haddr[5]);


--SD1L34 is daq:inst_daq|ahb_master:inst_ahb_master|i~191 at LC5_3_A2
--operation mode is arithmetic

SD1L34 = SD1_haddr[6] $ !SD1L24;

--SD1L44 is daq:inst_daq|ahb_master:inst_ahb_master|i~191COUT at LC5_3_A2
--operation mode is arithmetic

SD1L44 = CARRY(SD1_haddr[6] & !SD1L24);


--SD1L54 is daq:inst_daq|ahb_master:inst_ahb_master|i~192 at LC6_3_A2
--operation mode is arithmetic

SD1L54 = SD1_haddr[7] $ SD1L44;

--SD1L64 is daq:inst_daq|ahb_master:inst_ahb_master|i~192COUT at LC6_3_A2
--operation mode is arithmetic

SD1L64 = CARRY(!SD1L44 # !SD1_haddr[7]);


--SD1L74 is daq:inst_daq|ahb_master:inst_ahb_master|i~193 at LC7_3_A2
--operation mode is arithmetic

SD1L74 = SD1_haddr[8] $ !SD1L64;

--SD1L84 is daq:inst_daq|ahb_master:inst_ahb_master|i~193COUT at LC7_3_A2
--operation mode is arithmetic

SD1L84 = CARRY(SD1_haddr[8] & !SD1L64);


--SD1L94 is daq:inst_daq|ahb_master:inst_ahb_master|i~194 at LC8_3_A2
--operation mode is arithmetic

SD1L94 = SD1_haddr[9] $ SD1L84;

--SD1L05 is daq:inst_daq|ahb_master:inst_ahb_master|i~194COUT at LC8_3_A2
--operation mode is arithmetic

SD1L05 = CARRY(!SD1L84 # !SD1_haddr[9]);


--SD1L15 is daq:inst_daq|ahb_master:inst_ahb_master|i~195 at LC9_3_A2
--operation mode is arithmetic

SD1L15 = SD1_haddr[10] $ !SD1L05;

--SD1L25 is daq:inst_daq|ahb_master:inst_ahb_master|i~195COUT at LC9_3_A2
--operation mode is arithmetic

SD1L25 = CARRY(SD1_haddr[10] & !SD1L05);


--SD1L35 is daq:inst_daq|ahb_master:inst_ahb_master|i~196 at LC10_3_A2
--operation mode is arithmetic

SD1L35 = SD1_haddr[11] $ SD1L25;

--SD1L45 is daq:inst_daq|ahb_master:inst_ahb_master|i~196COUT at LC10_3_A2
--operation mode is arithmetic

SD1L45 = CARRY(!SD1L25 # !SD1_haddr[11]);


--SD1L55 is daq:inst_daq|ahb_master:inst_ahb_master|i~197 at LC1_5_A2
--operation mode is arithmetic

SD1L55 = SD1_haddr[12] $ !SD1L45;

--SD1L65 is daq:inst_daq|ahb_master:inst_ahb_master|i~197COUT at LC1_5_A2
--operation mode is arithmetic

SD1L65 = CARRY(SD1_haddr[12] & !SD1L45);


--SD1L75 is daq:inst_daq|ahb_master:inst_ahb_master|i~198 at LC2_5_A2
--operation mode is arithmetic

SD1L75 = SD1_haddr[13] $ SD1L65;

--SD1L85 is daq:inst_daq|ahb_master:inst_ahb_master|i~198COUT at LC2_5_A2
--operation mode is arithmetic

SD1L85 = CARRY(!SD1L65 # !SD1_haddr[13]);


--SD1L95 is daq:inst_daq|ahb_master:inst_ahb_master|i~199 at LC3_5_A2
--operation mode is arithmetic

SD1L95 = SD1_haddr[14] $ !SD1L85;

--SD1L06 is daq:inst_daq|ahb_master:inst_ahb_master|i~199COUT at LC3_5_A2
--operation mode is arithmetic

SD1L06 = CARRY(SD1_haddr[14] & !SD1L85);


--SD1L16 is daq:inst_daq|ahb_master:inst_ahb_master|i~200 at LC4_5_A2
--operation mode is arithmetic

SD1L16 = SD1_haddr[15] $ SD1L06;

--SD1L26 is daq:inst_daq|ahb_master:inst_ahb_master|i~200COUT at LC4_5_A2
--operation mode is arithmetic

SD1L26 = CARRY(!SD1L06 # !SD1_haddr[15]);


--SD1L36 is daq:inst_daq|ahb_master:inst_ahb_master|i~201 at LC5_5_A2
--operation mode is arithmetic

SD1L36 = SD1_haddr[16] $ !SD1L26;

--SD1L46 is daq:inst_daq|ahb_master:inst_ahb_master|i~201COUT at LC5_5_A2
--operation mode is arithmetic

SD1L46 = CARRY(SD1_haddr[16] & !SD1L26);


--SD1L56 is daq:inst_daq|ahb_master:inst_ahb_master|i~202 at LC6_5_A2
--operation mode is arithmetic

SD1L56 = SD1_haddr[17] $ SD1L46;

--SD1L66 is daq:inst_daq|ahb_master:inst_ahb_master|i~202COUT at LC6_5_A2
--operation mode is arithmetic

SD1L66 = CARRY(!SD1L46 # !SD1_haddr[17]);


--SD1L76 is daq:inst_daq|ahb_master:inst_ahb_master|i~203 at LC7_5_A2
--operation mode is arithmetic

SD1L76 = SD1_haddr[18] $ !SD1L66;

--SD1L86 is daq:inst_daq|ahb_master:inst_ahb_master|i~203COUT at LC7_5_A2
--operation mode is arithmetic

SD1L86 = CARRY(SD1_haddr[18] & !SD1L66);


--SD1L96 is daq:inst_daq|ahb_master:inst_ahb_master|i~204 at LC8_5_A2
--operation mode is arithmetic

SD1L96 = SD1_haddr[19] $ SD1L86;

--SD1L07 is daq:inst_daq|ahb_master:inst_ahb_master|i~204COUT at LC8_5_A2
--operation mode is arithmetic

SD1L07 = CARRY(!SD1L86 # !SD1_haddr[19]);


--SD1L17 is daq:inst_daq|ahb_master:inst_ahb_master|i~205 at LC9_5_A2
--operation mode is arithmetic

SD1L17 = SD1_haddr[20] $ !SD1L07;

--SD1L27 is daq:inst_daq|ahb_master:inst_ahb_master|i~205COUT at LC9_5_A2
--operation mode is arithmetic

SD1L27 = CARRY(SD1_haddr[20] & !SD1L07);


--SD1L37 is daq:inst_daq|ahb_master:inst_ahb_master|i~206 at LC10_5_A2
--operation mode is arithmetic

SD1L37 = SD1_haddr[21] $ SD1L27;

--SD1L47 is daq:inst_daq|ahb_master:inst_ahb_master|i~206COUT at LC10_5_A2
--operation mode is arithmetic

SD1L47 = CARRY(!SD1L27 # !SD1_haddr[21]);


--SD1L57 is daq:inst_daq|ahb_master:inst_ahb_master|i~207 at LC1_7_A2
--operation mode is arithmetic

SD1L57 = SD1_haddr[22] $ !SD1L47;

--SD1L67 is daq:inst_daq|ahb_master:inst_ahb_master|i~207COUT at LC1_7_A2
--operation mode is arithmetic

SD1L67 = CARRY(SD1_haddr[22] & !SD1L47);


--SD1L77 is daq:inst_daq|ahb_master:inst_ahb_master|i~208 at LC2_7_A2
--operation mode is arithmetic

SD1L77 = SD1_haddr[23] $ SD1L67;

--SD1L87 is daq:inst_daq|ahb_master:inst_ahb_master|i~208COUT at LC2_7_A2
--operation mode is arithmetic

SD1L87 = CARRY(!SD1L67 # !SD1_haddr[23]);


--SD1L97 is daq:inst_daq|ahb_master:inst_ahb_master|i~209 at LC3_7_A2
--operation mode is arithmetic

SD1L97 = SD1_haddr[24] $ !SD1L87;

--SD1L08 is daq:inst_daq|ahb_master:inst_ahb_master|i~209COUT at LC3_7_A2
--operation mode is arithmetic

SD1L08 = CARRY(SD1_haddr[24] & !SD1L87);


--SD1L18 is daq:inst_daq|ahb_master:inst_ahb_master|i~210 at LC4_7_A2
--operation mode is arithmetic

SD1L18 = SD1_haddr[25] $ SD1L08;

--SD1L28 is daq:inst_daq|ahb_master:inst_ahb_master|i~210COUT at LC4_7_A2
--operation mode is arithmetic

SD1L28 = CARRY(!SD1L08 # !SD1_haddr[25]);


--SD1L38 is daq:inst_daq|ahb_master:inst_ahb_master|i~211 at LC5_7_A2
--operation mode is arithmetic

SD1L38 = SD1_haddr[26] $ !SD1L28;

--SD1L48 is daq:inst_daq|ahb_master:inst_ahb_master|i~211COUT at LC5_7_A2
--operation mode is arithmetic

SD1L48 = CARRY(SD1_haddr[26] & !SD1L28);


--SD1L58 is daq:inst_daq|ahb_master:inst_ahb_master|i~212 at LC6_7_A2
--operation mode is arithmetic

SD1L58 = SD1_haddr[27] $ SD1L48;

--SD1L68 is daq:inst_daq|ahb_master:inst_ahb_master|i~212COUT at LC6_7_A2
--operation mode is arithmetic

SD1L68 = CARRY(!SD1L48 # !SD1_haddr[27]);


--SD1L78 is daq:inst_daq|ahb_master:inst_ahb_master|i~213 at LC7_7_A2
--operation mode is arithmetic

SD1L78 = SD1_haddr[28] $ !SD1L68;

--SD1L88 is daq:inst_daq|ahb_master:inst_ahb_master|i~213COUT at LC7_7_A2
--operation mode is arithmetic

SD1L88 = CARRY(SD1_haddr[28] & !SD1L68);


--SD1L98 is daq:inst_daq|ahb_master:inst_ahb_master|i~214 at LC8_7_A2
--operation mode is arithmetic

SD1L98 = SD1_haddr[29] $ SD1L88;

--SD1L09 is daq:inst_daq|ahb_master:inst_ahb_master|i~214COUT at LC8_7_A2
--operation mode is arithmetic

SD1L09 = CARRY(!SD1L88 # !SD1_haddr[29]);


--SD1L19 is daq:inst_daq|ahb_master:inst_ahb_master|i~215 at LC9_7_A2
--operation mode is arithmetic

SD1L19 = SD1_haddr[30] $ !SD1L09;

--SD1L29 is daq:inst_daq|ahb_master:inst_ahb_master|i~215COUT at LC9_7_A2
--operation mode is arithmetic

SD1L29 = CARRY(SD1_haddr[30] & !SD1L09);


--SD1L39 is daq:inst_daq|ahb_master:inst_ahb_master|i~216 at LC10_7_A2
--operation mode is normal

SD1L39 = SD1L29 $ SD1_haddr[31];


--W1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1 at LC4_12_A1
--operation mode is arithmetic

W1L56 = W1L83;

--W1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1COUT at LC4_12_A1
--operation mode is arithmetic

W1L66 = CARRY(!W1L83);


--W1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2 at LC5_12_A1
--operation mode is arithmetic

W1L76 = W1L04 $ !W1L66;

--W1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2COUT at LC5_12_A1
--operation mode is arithmetic

W1L86 = CARRY(W1L04 # !W1L66);


--W1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3 at LC6_12_A1
--operation mode is arithmetic

W1L96 = W1L24 $ W1L86;

--W1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3COUT at LC6_12_A1
--operation mode is arithmetic

W1L07 = CARRY(!W1L24 & !W1L86);


--W1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4 at LC7_12_A1
--operation mode is arithmetic

W1L17 = W1L44 $ !W1L07;

--W1L27 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4COUT at LC7_12_A1
--operation mode is arithmetic

W1L27 = CARRY(W1L44 # !W1L07);


--W1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5 at LC8_12_A1
--operation mode is arithmetic

W1L37 = W1L64 $ W1L27;

--W1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5COUT at LC8_12_A1
--operation mode is arithmetic

W1L47 = CARRY(!W1L64 & !W1L27);


--W1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6 at LC9_12_A1
--operation mode is arithmetic

W1L57 = W1L84 $ !W1L47;

--W1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6COUT at LC9_12_A1
--operation mode is arithmetic

W1L67 = CARRY(W1L84 # !W1L47);


--W1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7 at LC10_12_A1
--operation mode is arithmetic

W1L77 = W1L05 $ W1L67;

--W1L87 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7COUT at LC10_12_A1
--operation mode is arithmetic

W1L87 = CARRY(!W1L05 & !W1L67);


--W1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8 at LC1_14_A1
--operation mode is arithmetic

W1L97 = W1L25 $ !W1L87;

--W1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8COUT at LC1_14_A1
--operation mode is arithmetic

W1L08 = CARRY(W1L25 # !W1L87);


--W1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9 at LC2_14_A1
--operation mode is arithmetic

W1L18 = W1L45 $ W1L08;

--W1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9COUT at LC2_14_A1
--operation mode is arithmetic

W1L28 = CARRY(!W1L45 & !W1L08);


--W1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10 at LC3_14_A1
--operation mode is arithmetic

W1L38 = W1L65 $ !W1L28;

--W1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10COUT at LC3_14_A1
--operation mode is arithmetic

W1L48 = CARRY(W1L65 # !W1L28);


--W1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11 at LC4_14_A1
--operation mode is arithmetic

W1L58 = W1L85 $ W1L48;

--W1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11COUT at LC4_14_A1
--operation mode is arithmetic

W1L68 = CARRY(!W1L85 & !W1L48);


--W1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12 at LC5_14_A1
--operation mode is arithmetic

W1L78 = W1L06 $ !W1L68;

--W1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12COUT at LC5_14_A1
--operation mode is arithmetic

W1L88 = CARRY(W1L06 # !W1L68);


--W1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13 at LC6_14_A1
--operation mode is arithmetic

W1L98 = W1L26 $ W1L88;

--W1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13COUT at LC6_14_A1
--operation mode is arithmetic

W1L09 = CARRY(!W1L26 & !W1L88);


--W1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~14 at LC7_14_A1
--operation mode is normal

W1L19 = W1L09 $ W1L46;


--YC1_loopcnt[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0] at LC5_4_K3
--operation mode is counter

YC1_loopcnt[0]_lut_out = !YC1_loopcnt[0];
YC1_loopcnt[0]_sload_eqn = (YC1L01 & ~GND) # (!YC1L01 & YC1_loopcnt[0]_lut_out);
YC1_loopcnt[0]_reg_input = YC1_loopcnt[0]_sload_eqn & !ED1_STF;
YC1_loopcnt[0] = DFFE(YC1_loopcnt[0]_reg_input, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);

--YC1L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]~COUT at LC5_4_K3
--operation mode is counter

YC1L13 = CARRY(YC1_loopcnt[0]);


--YC1_loopcnt[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1] at LC6_4_K3
--operation mode is counter

YC1_loopcnt[1]_lut_out = YC1_loopcnt[1] $ YC1L13;
YC1_loopcnt[1]_sload_eqn = (YC1L01 & ~GND) # (!YC1L01 & YC1_loopcnt[1]_lut_out);
YC1_loopcnt[1]_reg_input = YC1_loopcnt[1]_sload_eqn & !ED1_STF;
YC1_loopcnt[1] = DFFE(YC1_loopcnt[1]_reg_input, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);

--YC1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]~COUT at LC6_4_K3
--operation mode is counter

YC1L33 = CARRY(!YC1L13 # !YC1_loopcnt[1]);


--YC1_loopcnt[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2] at LC7_4_K3
--operation mode is counter

YC1_loopcnt[2]_lut_out = YC1_loopcnt[2] $ !YC1L33;
YC1_loopcnt[2]_sload_eqn = (YC1L01 & ~GND) # (!YC1L01 & YC1_loopcnt[2]_lut_out);
YC1_loopcnt[2]_reg_input = YC1_loopcnt[2]_sload_eqn & !ED1_STF;
YC1_loopcnt[2] = DFFE(YC1_loopcnt[2]_reg_input, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);

--YC1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]~COUT at LC7_4_K3
--operation mode is counter

YC1L53 = CARRY(YC1_loopcnt[2] & !YC1L33);


--YC1_loopcnt[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3] at LC8_4_K3
--operation mode is counter

YC1_loopcnt[3]_lut_out = YC1_loopcnt[3] $ YC1L53;
YC1_loopcnt[3]_sload_eqn = (YC1L01 & ~GND) # (!YC1L01 & YC1_loopcnt[3]_lut_out);
YC1_loopcnt[3]_reg_input = YC1_loopcnt[3]_sload_eqn & !ED1_STF;
YC1_loopcnt[3] = DFFE(YC1_loopcnt[3]_reg_input, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);

--YC1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]~COUT at LC8_4_K3
--operation mode is counter

YC1L73 = CARRY(!YC1L53 # !YC1_loopcnt[3]);


--YC1_loopcnt[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4] at LC9_4_K3
--operation mode is counter

YC1_loopcnt[4]_lut_out = YC1_loopcnt[4] $ !YC1L73;
YC1_loopcnt[4]_sload_eqn = (YC1L01 & ~GND) # (!YC1L01 & YC1_loopcnt[4]_lut_out);
YC1_loopcnt[4]_reg_input = YC1_loopcnt[4]_sload_eqn & !ED1_STF;
YC1_loopcnt[4] = DFFE(YC1_loopcnt[4]_reg_input, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);

--YC1L93 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]~COUT at LC9_4_K3
--operation mode is counter

YC1L93 = CARRY(YC1_loopcnt[4] & !YC1L73);


--YC1_loopcnt[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|loopcnt[5] at LC10_4_K3
--operation mode is normal

YC1_loopcnt[5]_lut_out = YC1_loopcnt[5] $ YC1L93;
YC1_loopcnt[5]_sload_eqn = (YC1L01 & ~GND) # (!YC1L01 & YC1_loopcnt[5]_lut_out);
YC1_loopcnt[5]_reg_input = YC1_loopcnt[5]_sload_eqn & !ED1_STF;
YC1_loopcnt[5] = DFFE(YC1_loopcnt[5]_reg_input, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--Z1L861 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~0 at LC6_2_K4
--operation mode is arithmetic

Z1L861 = !Z1_ina[0];

--Z1L961 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~0COUT at LC6_2_K4
--operation mode is arithmetic

Z1L961 = CARRY(Z1_ina[0]);


--Z1L071 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~1 at LC7_2_K4
--operation mode is arithmetic

Z1L071 = Z1_ina[1] $ !Z1L961;

--Z1L171 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~1COUT at LC7_2_K4
--operation mode is arithmetic

Z1L171 = CARRY(!Z1_ina[1] & !Z1L961);


--Z1L271 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~2 at LC8_2_K4
--operation mode is arithmetic

Z1L271 = Z1_ina[2] $ Z1L171;

--Z1L371 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~2COUT at LC8_2_K4
--operation mode is arithmetic

Z1L371 = CARRY(Z1_ina[2] # !Z1L171);


--Z1L471 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~3 at LC9_2_K4
--operation mode is arithmetic

Z1L471 = Z1_ina[3] $ !Z1L371;

--Z1L571 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~3COUT at LC9_2_K4
--operation mode is arithmetic

Z1L571 = CARRY(!Z1_ina[3] & !Z1L371);


--Z1L671 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~4 at LC10_2_K4
--operation mode is arithmetic

Z1L671 = Z1_ina[4] $ Z1L571;

--Z1L771 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~4COUT at LC10_2_K4
--operation mode is arithmetic

Z1L771 = CARRY(Z1_ina[4] # !Z1L571);


--Z1L871 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~5 at LC1_4_K4
--operation mode is arithmetic

Z1L871 = Z1_ina[5] $ !Z1L771;

--Z1L971 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~5COUT at LC1_4_K4
--operation mode is arithmetic

Z1L971 = CARRY(!Z1_ina[5] & !Z1L771);


--Z1L081 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~6 at LC2_4_K4
--operation mode is arithmetic

Z1L081 = Z1_ina[6] $ Z1L971;

--Z1L181 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~6COUT at LC2_4_K4
--operation mode is arithmetic

Z1L181 = CARRY(Z1_ina[6] # !Z1L971);


--Z1L281 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~7 at LC3_4_K4
--operation mode is arithmetic

Z1L281 = Z1_ina[7] $ !Z1L181;

--Z1L381 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~7COUT at LC3_4_K4
--operation mode is arithmetic

Z1L381 = CARRY(!Z1_ina[7] & !Z1L181);


--Z1L481 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~8 at LC4_4_K4
--operation mode is arithmetic

Z1L481 = Z1_ina[8] $ !Z1L381;

--Z1L581 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~8COUT at LC4_4_K4
--operation mode is arithmetic

Z1L581 = CARRY(Z1_ina[8] & !Z1L381);


--Z1L681 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~9 at LC5_4_K4
--operation mode is arithmetic

Z1L681 = Z1_ina[9] $ Z1L581;

--Z1L781 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~9COUT at LC5_4_K4
--operation mode is arithmetic

Z1L781 = CARRY(!Z1L581 # !Z1_ina[9]);


--Z1L881 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~10 at LC6_4_K4
--operation mode is normal

Z1L881 = !Z1L781;


--Z1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~0 at LC6_4_J4
--operation mode is arithmetic

Z1L09 = !Z1_ina[0];

--Z1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~0COUT at LC6_4_J4
--operation mode is arithmetic

Z1L19 = CARRY(Z1_ina[0]);


--Z1L29 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~1 at LC7_4_J4
--operation mode is arithmetic

Z1L29 = Z1_ina[1] $ !Z1L19;

--Z1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~1COUT at LC7_4_J4
--operation mode is arithmetic

Z1L39 = CARRY(!Z1_ina[1] & !Z1L19);


--Z1L49 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~2 at LC8_4_J4
--operation mode is arithmetic

Z1L49 = Z1_ina[2] $ Z1L39;

--Z1L59 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~2COUT at LC8_4_J4
--operation mode is arithmetic

Z1L59 = CARRY(Z1_ina[2] # !Z1L39);


--Z1L69 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~3 at LC9_4_J4
--operation mode is arithmetic

Z1L69 = Z1_ina[3] $ Z1L59;

--Z1L79 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~3COUT at LC9_4_J4
--operation mode is arithmetic

Z1L79 = CARRY(!Z1L59 # !Z1_ina[3]);


--Z1L89 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~4 at LC10_4_J4
--operation mode is arithmetic

Z1L89 = Z1_ina[4] $ Z1L79;

--Z1L99 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~4COUT at LC10_4_J4
--operation mode is arithmetic

Z1L99 = CARRY(Z1_ina[4] # !Z1L79);


--Z1L001 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~5 at LC1_6_J4
--operation mode is arithmetic

Z1L001 = Z1_ina[5] $ !Z1L99;

--Z1L101 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~5COUT at LC1_6_J4
--operation mode is arithmetic

Z1L101 = CARRY(!Z1_ina[5] & !Z1L99);


--Z1L201 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~6 at LC2_6_J4
--operation mode is arithmetic

Z1L201 = Z1_ina[6] $ !Z1L101;

--Z1L301 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~6COUT at LC2_6_J4
--operation mode is arithmetic

Z1L301 = CARRY(Z1_ina[6] & !Z1L101);


--Z1L401 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~7 at LC3_6_J4
--operation mode is arithmetic

Z1L401 = Z1_ina[7] $ Z1L301;

--Z1L501 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~7COUT at LC3_6_J4
--operation mode is arithmetic

Z1L501 = CARRY(!Z1L301 # !Z1_ina[7]);


--Z1L601 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~8 at LC4_6_J4
--operation mode is arithmetic

Z1L601 = Z1_ina[8] $ !Z1L501;

--Z1L701 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~8COUT at LC4_6_J4
--operation mode is arithmetic

Z1L701 = CARRY(Z1_ina[8] & !Z1L501);


--Z1L801 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~9 at LC5_6_J4
--operation mode is arithmetic

Z1L801 = Z1_ina[9] $ Z1L701;

--Z1L901 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~9COUT at LC5_6_J4
--operation mode is arithmetic

Z1L901 = CARRY(!Z1L701 # !Z1_ina[9]);


--Z1L011 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~10 at LC6_6_J4
--operation mode is normal

Z1L011 = !Z1L901;


--UD1L953 is daq:inst_daq|mem_interface:inst_mem_interface|i~352 at LC3_1_B2
--operation mode is arithmetic

UD1L953 = !UD1_start_address[11];

--UD1L063 is daq:inst_daq|mem_interface:inst_mem_interface|i~352COUT at LC3_1_B2
--operation mode is arithmetic

UD1L063 = CARRY(UD1_start_address[11]);


--UD1L163 is daq:inst_daq|mem_interface:inst_mem_interface|i~353 at LC4_1_B2
--operation mode is arithmetic

UD1L163 = UD1_start_address[12] $ UD1L063;

--UD1L263 is daq:inst_daq|mem_interface:inst_mem_interface|i~353COUT at LC4_1_B2
--operation mode is arithmetic

UD1L263 = CARRY(!UD1L063 # !UD1_start_address[12]);


--UD1L363 is daq:inst_daq|mem_interface:inst_mem_interface|i~354 at LC5_1_B2
--operation mode is arithmetic

UD1L363 = UD1_start_address[13] $ !UD1L263;

--UD1L463 is daq:inst_daq|mem_interface:inst_mem_interface|i~354COUT at LC5_1_B2
--operation mode is arithmetic

UD1L463 = CARRY(UD1_start_address[13] & !UD1L263);


--UD1L563 is daq:inst_daq|mem_interface:inst_mem_interface|i~355 at LC6_1_B2
--operation mode is arithmetic

UD1L563 = UD1_start_address[14] $ UD1L463;

--UD1L663 is daq:inst_daq|mem_interface:inst_mem_interface|i~355COUT at LC6_1_B2
--operation mode is arithmetic

UD1L663 = CARRY(!UD1L463 # !UD1_start_address[14]);


--UD1L763 is daq:inst_daq|mem_interface:inst_mem_interface|i~356 at LC7_1_B2
--operation mode is arithmetic

UD1L763 = UD1_start_address[15] $ !UD1L663;

--UD1L863 is daq:inst_daq|mem_interface:inst_mem_interface|i~356COUT at LC7_1_B2
--operation mode is arithmetic

UD1L863 = CARRY(UD1_start_address[15] & !UD1L663);


--UD1L963 is daq:inst_daq|mem_interface:inst_mem_interface|i~357 at LC8_1_B2
--operation mode is arithmetic

UD1L963 = UD1_start_address[16] $ UD1L863;

--UD1L073 is daq:inst_daq|mem_interface:inst_mem_interface|i~357COUT at LC8_1_B2
--operation mode is arithmetic

UD1L073 = CARRY(!UD1L863 # !UD1_start_address[16]);


--UD1L173 is daq:inst_daq|mem_interface:inst_mem_interface|i~358 at LC9_1_B2
--operation mode is arithmetic

UD1L173 = UD1_start_address[17] $ !UD1L073;

--UD1L273 is daq:inst_daq|mem_interface:inst_mem_interface|i~358COUT at LC9_1_B2
--operation mode is arithmetic

UD1L273 = CARRY(UD1_start_address[17] & !UD1L073);


--UD1L373 is daq:inst_daq|mem_interface:inst_mem_interface|i~359 at LC10_1_B2
--operation mode is arithmetic

UD1L373 = UD1_start_address[18] $ UD1L273;

--UD1L473 is daq:inst_daq|mem_interface:inst_mem_interface|i~359COUT at LC10_1_B2
--operation mode is arithmetic

UD1L473 = CARRY(!UD1L273 # !UD1_start_address[18]);


--UD1L573 is daq:inst_daq|mem_interface:inst_mem_interface|i~360 at LC1_3_B2
--operation mode is arithmetic

UD1L573 = UD1_start_address[19] $ !UD1L473;

--UD1L673 is daq:inst_daq|mem_interface:inst_mem_interface|i~360COUT at LC1_3_B2
--operation mode is arithmetic

UD1L673 = CARRY(UD1_start_address[19] & !UD1L473);


--UD1L773 is daq:inst_daq|mem_interface:inst_mem_interface|i~361 at LC2_3_B2
--operation mode is arithmetic

UD1L773 = UD1_start_address[20] $ UD1L673;

--UD1L873 is daq:inst_daq|mem_interface:inst_mem_interface|i~361COUT at LC2_3_B2
--operation mode is arithmetic

UD1L873 = CARRY(!UD1L673 # !UD1_start_address[20]);


--UD1L973 is daq:inst_daq|mem_interface:inst_mem_interface|i~362 at LC3_3_B2
--operation mode is arithmetic

UD1L973 = UD1_start_address[21] $ !UD1L873;

--UD1L083 is daq:inst_daq|mem_interface:inst_mem_interface|i~362COUT at LC3_3_B2
--operation mode is arithmetic

UD1L083 = CARRY(UD1_start_address[21] & !UD1L873);


--UD1L183 is daq:inst_daq|mem_interface:inst_mem_interface|i~363 at LC4_3_B2
--operation mode is arithmetic

UD1L183 = UD1_start_address[22] $ UD1L083;

--UD1L283 is daq:inst_daq|mem_interface:inst_mem_interface|i~363COUT at LC4_3_B2
--operation mode is arithmetic

UD1L283 = CARRY(!UD1L083 # !UD1_start_address[22]);


--UD1L383 is daq:inst_daq|mem_interface:inst_mem_interface|i~364 at LC5_3_B2
--operation mode is arithmetic

UD1L383 = UD1_start_address[23] $ !UD1L283;

--UD1L483 is daq:inst_daq|mem_interface:inst_mem_interface|i~364COUT at LC5_3_B2
--operation mode is arithmetic

UD1L483 = CARRY(UD1_start_address[23] & !UD1L283);


--UD1L583 is daq:inst_daq|mem_interface:inst_mem_interface|i~365 at LC6_3_B2
--operation mode is arithmetic

UD1L583 = UD1_start_address[24] $ UD1L483;

--UD1L683 is daq:inst_daq|mem_interface:inst_mem_interface|i~365COUT at LC6_3_B2
--operation mode is arithmetic

UD1L683 = CARRY(!UD1L483 # !UD1_start_address[24]);


--UD1L783 is daq:inst_daq|mem_interface:inst_mem_interface|i~366 at LC7_3_B2
--operation mode is arithmetic

UD1L783 = UD1_start_address[25] $ !UD1L683;

--UD1L883 is daq:inst_daq|mem_interface:inst_mem_interface|i~366COUT at LC7_3_B2
--operation mode is arithmetic

UD1L883 = CARRY(UD1_start_address[25] & !UD1L683);


--UD1L983 is daq:inst_daq|mem_interface:inst_mem_interface|i~367 at LC8_3_B2
--operation mode is arithmetic

UD1L983 = UD1_start_address[26] $ UD1L883;

--UD1L093 is daq:inst_daq|mem_interface:inst_mem_interface|i~367COUT at LC8_3_B2
--operation mode is arithmetic

UD1L093 = CARRY(!UD1L883 # !UD1_start_address[26]);


--UD1L193 is daq:inst_daq|mem_interface:inst_mem_interface|i~368 at LC9_3_B2
--operation mode is normal

UD1L193 = UD1_start_address[27] $ !UD1L093;


--UD1L293 is daq:inst_daq|mem_interface:inst_mem_interface|i~373 at LC3_13_U2
--operation mode is arithmetic

UD1L293 = !UD1_rdaddr[0];

--UD1L393 is daq:inst_daq|mem_interface:inst_mem_interface|i~373COUT at LC3_13_U2
--operation mode is arithmetic

UD1L393 = CARRY(UD1_rdaddr[0]);


--UD1L493 is daq:inst_daq|mem_interface:inst_mem_interface|i~374 at LC4_13_U2
--operation mode is arithmetic

UD1L493 = UD1_rdaddr[1] $ UD1L393;

--UD1L593 is daq:inst_daq|mem_interface:inst_mem_interface|i~374COUT at LC4_13_U2
--operation mode is arithmetic

UD1L593 = CARRY(!UD1L393 # !UD1_rdaddr[1]);


--UD1L693 is daq:inst_daq|mem_interface:inst_mem_interface|i~375 at LC5_13_U2
--operation mode is arithmetic

UD1L693 = UD1_rdaddr[2] $ !UD1L593;

--UD1L793 is daq:inst_daq|mem_interface:inst_mem_interface|i~375COUT at LC5_13_U2
--operation mode is arithmetic

UD1L793 = CARRY(UD1_rdaddr[2] & !UD1L593);


--UD1L893 is daq:inst_daq|mem_interface:inst_mem_interface|i~376 at LC6_13_U2
--operation mode is arithmetic

UD1L893 = UD1_rdaddr[3] $ UD1L793;

--UD1L993 is daq:inst_daq|mem_interface:inst_mem_interface|i~376COUT at LC6_13_U2
--operation mode is arithmetic

UD1L993 = CARRY(!UD1L793 # !UD1_rdaddr[3]);


--UD1L004 is daq:inst_daq|mem_interface:inst_mem_interface|i~377 at LC7_13_U2
--operation mode is arithmetic

UD1L004 = UD1_rdaddr[4] $ !UD1L993;

--UD1L104 is daq:inst_daq|mem_interface:inst_mem_interface|i~377COUT at LC7_13_U2
--operation mode is arithmetic

UD1L104 = CARRY(UD1_rdaddr[4] & !UD1L993);


--UD1L204 is daq:inst_daq|mem_interface:inst_mem_interface|i~378 at LC8_13_U2
--operation mode is arithmetic

UD1L204 = UD1_rdaddr[5] $ UD1L104;

--UD1L304 is daq:inst_daq|mem_interface:inst_mem_interface|i~378COUT at LC8_13_U2
--operation mode is arithmetic

UD1L304 = CARRY(!UD1L104 # !UD1_rdaddr[5]);


--UD1L404 is daq:inst_daq|mem_interface:inst_mem_interface|i~379 at LC9_13_U2
--operation mode is arithmetic

UD1L404 = UD1_rdaddr[6] $ !UD1L304;

--UD1L504 is daq:inst_daq|mem_interface:inst_mem_interface|i~379COUT at LC9_13_U2
--operation mode is arithmetic

UD1L504 = CARRY(UD1_rdaddr[6] & !UD1L304);


--UD1L604 is daq:inst_daq|mem_interface:inst_mem_interface|i~380 at LC10_13_U2
--operation mode is normal

UD1L604 = UD1L504 $ UD1_rdaddr[7];


--DE2L67 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605 at LC5_5_P3
--operation mode is arithmetic

DE2L67 = !DE2_digitize_cnt[0];

--DE2L77 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605COUT at LC5_5_P3
--operation mode is arithmetic

DE2L77 = CARRY(DE2_digitize_cnt[0]);


--DE2L87 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606 at LC6_5_P3
--operation mode is arithmetic

DE2L87 = DE2_digitize_cnt[1] $ DE2L77;

--DE2L97 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606COUT at LC6_5_P3
--operation mode is arithmetic

DE2L97 = CARRY(!DE2L77 # !DE2_digitize_cnt[1]);


--DE2L08 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607 at LC7_5_P3
--operation mode is arithmetic

DE2L08 = DE2_digitize_cnt[2] $ !DE2L97;

--DE2L18 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607COUT at LC7_5_P3
--operation mode is arithmetic

DE2L18 = CARRY(DE2_digitize_cnt[2] & !DE2L97);


--DE2L28 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608 at LC8_5_P3
--operation mode is arithmetic

DE2L28 = DE2_digitize_cnt[3] $ DE2L18;

--DE2L38 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608COUT at LC8_5_P3
--operation mode is arithmetic

DE2L38 = CARRY(!DE2L18 # !DE2_digitize_cnt[3]);


--DE2L48 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609 at LC9_5_P3
--operation mode is arithmetic

DE2L48 = DE2_digitize_cnt[4] $ !DE2L38;

--DE2L58 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609COUT at LC9_5_P3
--operation mode is arithmetic

DE2L58 = CARRY(DE2_digitize_cnt[4] & !DE2L38);


--DE2L68 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610 at LC10_5_P3
--operation mode is arithmetic

DE2L68 = DE2_digitize_cnt[5] $ DE2L58;

--DE2L78 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610COUT at LC10_5_P3
--operation mode is arithmetic

DE2L78 = CARRY(!DE2L58 # !DE2_digitize_cnt[5]);


--DE2L88 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611 at LC1_7_P3
--operation mode is arithmetic

DE2L88 = DE2_digitize_cnt[6] $ !DE2L78;

--DE2L98 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611COUT at LC1_7_P3
--operation mode is arithmetic

DE2L98 = CARRY(DE2_digitize_cnt[6] & !DE2L78);


--DE2L09 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612 at LC2_7_P3
--operation mode is arithmetic

DE2L09 = DE2_digitize_cnt[7] $ DE2L98;

--DE2L19 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612COUT at LC2_7_P3
--operation mode is arithmetic

DE2L19 = CARRY(!DE2L98 # !DE2_digitize_cnt[7]);


--DE2L29 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613 at LC3_7_P3
--operation mode is arithmetic

DE2L29 = DE2_digitize_cnt[8] $ !DE2L19;

--DE2L39 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613COUT at LC3_7_P3
--operation mode is arithmetic

DE2L39 = CARRY(DE2_digitize_cnt[8] & !DE2L19);


--DE2L49 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614 at LC4_7_P3
--operation mode is arithmetic

DE2L49 = DE2_digitize_cnt[9] $ DE2L39;

--DE2L59 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614COUT at LC4_7_P3
--operation mode is arithmetic

DE2L59 = CARRY(!DE2L39 # !DE2_digitize_cnt[9]);


--DE2L69 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615 at LC5_7_P3
--operation mode is arithmetic

DE2L69 = DE2_digitize_cnt[10] $ !DE2L59;

--DE2L79 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615COUT at LC5_7_P3
--operation mode is arithmetic

DE2L79 = CARRY(DE2_digitize_cnt[10] & !DE2L59);


--DE2L89 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616 at LC6_7_P3
--operation mode is arithmetic

DE2L89 = DE2_digitize_cnt[11] $ DE2L79;

--DE2L99 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616COUT at LC6_7_P3
--operation mode is arithmetic

DE2L99 = CARRY(!DE2L79 # !DE2_digitize_cnt[11]);


--DE2L001 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617 at LC7_7_P3
--operation mode is arithmetic

DE2L001 = DE2_digitize_cnt[12] $ !DE2L99;

--DE2L101 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617COUT at LC7_7_P3
--operation mode is arithmetic

DE2L101 = CARRY(DE2_digitize_cnt[12] & !DE2L99);


--DE2L201 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618 at LC8_7_P3
--operation mode is arithmetic

DE2L201 = DE2_digitize_cnt[13] $ DE2L101;

--DE2L301 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618COUT at LC8_7_P3
--operation mode is arithmetic

DE2L301 = CARRY(!DE2L101 # !DE2_digitize_cnt[13]);


--DE2L401 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619 at LC9_7_P3
--operation mode is arithmetic

DE2L401 = DE2_digitize_cnt[14] $ !DE2L301;

--DE2L501 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619COUT at LC9_7_P3
--operation mode is arithmetic

DE2L501 = CARRY(DE2_digitize_cnt[14] & !DE2L301);


--DE2L601 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620 at LC10_7_P3
--operation mode is arithmetic

DE2L601 = DE2_digitize_cnt[15] $ DE2L501;

--DE2L701 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620COUT at LC10_7_P3
--operation mode is arithmetic

DE2L701 = CARRY(!DE2L501 # !DE2_digitize_cnt[15]);


--DE2L801 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621 at LC1_9_P3
--operation mode is arithmetic

DE2L801 = DE2_digitize_cnt[16] $ !DE2L701;

--DE2L901 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621COUT at LC1_9_P3
--operation mode is arithmetic

DE2L901 = CARRY(DE2_digitize_cnt[16] & !DE2L701);


--DE2L011 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622 at LC2_9_P3
--operation mode is arithmetic

DE2L011 = DE2_digitize_cnt[17] $ DE2L901;

--DE2L111 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622COUT at LC2_9_P3
--operation mode is arithmetic

DE2L111 = CARRY(!DE2L901 # !DE2_digitize_cnt[17]);


--DE2L211 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623 at LC3_9_P3
--operation mode is arithmetic

DE2L211 = DE2_digitize_cnt[18] $ !DE2L111;

--DE2L311 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623COUT at LC3_9_P3
--operation mode is arithmetic

DE2L311 = CARRY(DE2_digitize_cnt[18] & !DE2L111);


--DE2L411 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624 at LC4_9_P3
--operation mode is arithmetic

DE2L411 = DE2_digitize_cnt[19] $ DE2L311;

--DE2L511 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624COUT at LC4_9_P3
--operation mode is arithmetic

DE2L511 = CARRY(!DE2L311 # !DE2_digitize_cnt[19]);


--DE2L611 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625 at LC5_9_P3
--operation mode is arithmetic

DE2L611 = DE2_digitize_cnt[20] $ !DE2L511;

--DE2L711 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625COUT at LC5_9_P3
--operation mode is arithmetic

DE2L711 = CARRY(DE2_digitize_cnt[20] & !DE2L511);


--DE2L811 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626 at LC6_9_P3
--operation mode is arithmetic

DE2L811 = DE2_digitize_cnt[21] $ DE2L711;

--DE2L911 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626COUT at LC6_9_P3
--operation mode is arithmetic

DE2L911 = CARRY(!DE2L711 # !DE2_digitize_cnt[21]);


--DE2L021 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627 at LC7_9_P3
--operation mode is arithmetic

DE2L021 = DE2_digitize_cnt[22] $ !DE2L911;

--DE2L121 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627COUT at LC7_9_P3
--operation mode is arithmetic

DE2L121 = CARRY(DE2_digitize_cnt[22] & !DE2L911);


--DE2L221 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628 at LC8_9_P3
--operation mode is arithmetic

DE2L221 = DE2_digitize_cnt[23] $ DE2L121;

--DE2L321 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628COUT at LC8_9_P3
--operation mode is arithmetic

DE2L321 = CARRY(!DE2L121 # !DE2_digitize_cnt[23]);


--DE2L421 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629 at LC9_9_P3
--operation mode is arithmetic

DE2L421 = DE2_digitize_cnt[24] $ !DE2L321;

--DE2L521 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629COUT at LC9_9_P3
--operation mode is arithmetic

DE2L521 = CARRY(DE2_digitize_cnt[24] & !DE2L321);


--DE2L621 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630 at LC10_9_P3
--operation mode is arithmetic

DE2L621 = DE2_digitize_cnt[25] $ DE2L521;

--DE2L721 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630COUT at LC10_9_P3
--operation mode is arithmetic

DE2L721 = CARRY(!DE2L521 # !DE2_digitize_cnt[25]);


--DE2L821 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631 at LC1_11_P3
--operation mode is arithmetic

DE2L821 = DE2_digitize_cnt[26] $ !DE2L721;

--DE2L921 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631COUT at LC1_11_P3
--operation mode is arithmetic

DE2L921 = CARRY(DE2_digitize_cnt[26] & !DE2L721);


--DE2L031 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632 at LC2_11_P3
--operation mode is arithmetic

DE2L031 = DE2_digitize_cnt[27] $ DE2L921;

--DE2L131 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632COUT at LC2_11_P3
--operation mode is arithmetic

DE2L131 = CARRY(!DE2L921 # !DE2_digitize_cnt[27]);


--DE2L231 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633 at LC3_11_P3
--operation mode is arithmetic

DE2L231 = DE2_digitize_cnt[28] $ !DE2L131;

--DE2L331 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633COUT at LC3_11_P3
--operation mode is arithmetic

DE2L331 = CARRY(DE2_digitize_cnt[28] & !DE2L131);


--DE2L431 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634 at LC4_11_P3
--operation mode is arithmetic

DE2L431 = DE2_digitize_cnt[29] $ DE2L331;

--DE2L531 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634COUT at LC4_11_P3
--operation mode is arithmetic

DE2L531 = CARRY(!DE2L331 # !DE2_digitize_cnt[29]);


--DE2L631 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635 at LC5_11_P3
--operation mode is arithmetic

DE2L631 = DE2_digitize_cnt[30] $ !DE2L531;

--DE2L731 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635COUT at LC5_11_P3
--operation mode is arithmetic

DE2L731 = CARRY(DE2_digitize_cnt[30] & !DE2L531);


--DE2L831 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~636 at LC6_11_P3
--operation mode is normal

DE2L831 = DE2L731 $ DE2_digitize_cnt[31];


--DE2L931 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637 at LC5_9_O4
--operation mode is arithmetic

DE2L931 = !DE2_settle_cnt[0];

--DE2L041 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637COUT at LC5_9_O4
--operation mode is arithmetic

DE2L041 = CARRY(DE2_settle_cnt[0]);


--DE2L141 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638 at LC6_9_O4
--operation mode is arithmetic

DE2L141 = DE2_settle_cnt[1] $ DE2L041;

--DE2L241 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638COUT at LC6_9_O4
--operation mode is arithmetic

DE2L241 = CARRY(!DE2L041 # !DE2_settle_cnt[1]);


--DE2L341 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639 at LC7_9_O4
--operation mode is arithmetic

DE2L341 = DE2_settle_cnt[2] $ !DE2L241;

--DE2L441 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639COUT at LC7_9_O4
--operation mode is arithmetic

DE2L441 = CARRY(DE2_settle_cnt[2] & !DE2L241);


--DE2L541 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640 at LC8_9_O4
--operation mode is arithmetic

DE2L541 = DE2_settle_cnt[3] $ DE2L441;

--DE2L641 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640COUT at LC8_9_O4
--operation mode is arithmetic

DE2L641 = CARRY(!DE2L441 # !DE2_settle_cnt[3]);


--DE2L741 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641 at LC9_9_O4
--operation mode is arithmetic

DE2L741 = DE2_settle_cnt[4] $ !DE2L641;

--DE2L841 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641COUT at LC9_9_O4
--operation mode is arithmetic

DE2L841 = CARRY(DE2_settle_cnt[4] & !DE2L641);


--DE2L941 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642 at LC10_9_O4
--operation mode is arithmetic

DE2L941 = DE2_settle_cnt[5] $ DE2L841;

--DE2L051 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642COUT at LC10_9_O4
--operation mode is arithmetic

DE2L051 = CARRY(!DE2L841 # !DE2_settle_cnt[5]);


--DE2L151 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643 at LC1_11_O4
--operation mode is arithmetic

DE2L151 = DE2_settle_cnt[6] $ !DE2L051;

--DE2L251 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643COUT at LC1_11_O4
--operation mode is arithmetic

DE2L251 = CARRY(DE2_settle_cnt[6] & !DE2L051);


--DE2L351 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644 at LC2_11_O4
--operation mode is arithmetic

DE2L351 = DE2_settle_cnt[7] $ DE2L251;

--DE2L451 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644COUT at LC2_11_O4
--operation mode is arithmetic

DE2L451 = CARRY(!DE2L251 # !DE2_settle_cnt[7]);


--DE2L551 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645 at LC3_11_O4
--operation mode is arithmetic

DE2L551 = DE2_settle_cnt[8] $ !DE2L451;

--DE2L651 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645COUT at LC3_11_O4
--operation mode is arithmetic

DE2L651 = CARRY(DE2_settle_cnt[8] & !DE2L451);


--DE2L751 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646 at LC4_11_O4
--operation mode is arithmetic

DE2L751 = DE2_settle_cnt[9] $ DE2L651;

--DE2L851 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646COUT at LC4_11_O4
--operation mode is arithmetic

DE2L851 = CARRY(!DE2L651 # !DE2_settle_cnt[9]);


--DE2L951 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647 at LC5_11_O4
--operation mode is arithmetic

DE2L951 = DE2_settle_cnt[10] $ !DE2L851;

--DE2L061 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647COUT at LC5_11_O4
--operation mode is arithmetic

DE2L061 = CARRY(DE2_settle_cnt[10] & !DE2L851);


--DE2L161 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648 at LC6_11_O4
--operation mode is arithmetic

DE2L161 = DE2_settle_cnt[11] $ DE2L061;

--DE2L261 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648COUT at LC6_11_O4
--operation mode is arithmetic

DE2L261 = CARRY(!DE2L061 # !DE2_settle_cnt[11]);


--DE2L361 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649 at LC7_11_O4
--operation mode is arithmetic

DE2L361 = DE2_settle_cnt[12] $ !DE2L261;

--DE2L461 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649COUT at LC7_11_O4
--operation mode is arithmetic

DE2L461 = CARRY(DE2_settle_cnt[12] & !DE2L261);


--DE2L561 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650 at LC8_11_O4
--operation mode is arithmetic

DE2L561 = DE2_settle_cnt[13] $ DE2L461;

--DE2L661 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650COUT at LC8_11_O4
--operation mode is arithmetic

DE2L661 = CARRY(!DE2L461 # !DE2_settle_cnt[13]);


--DE2L761 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651 at LC9_11_O4
--operation mode is arithmetic

DE2L761 = DE2_settle_cnt[14] $ !DE2L661;

--DE2L861 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651COUT at LC9_11_O4
--operation mode is arithmetic

DE2L861 = CARRY(DE2_settle_cnt[14] & !DE2L661);


--DE2L961 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652 at LC10_11_O4
--operation mode is arithmetic

DE2L961 = DE2_settle_cnt[15] $ DE2L861;

--DE2L071 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652COUT at LC10_11_O4
--operation mode is arithmetic

DE2L071 = CARRY(!DE2L861 # !DE2_settle_cnt[15]);


--DE2L171 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653 at LC1_13_O4
--operation mode is arithmetic

DE2L171 = DE2_settle_cnt[16] $ !DE2L071;

--DE2L271 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653COUT at LC1_13_O4
--operation mode is arithmetic

DE2L271 = CARRY(DE2_settle_cnt[16] & !DE2L071);


--DE2L371 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654 at LC2_13_O4
--operation mode is arithmetic

DE2L371 = DE2_settle_cnt[17] $ DE2L271;

--DE2L471 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654COUT at LC2_13_O4
--operation mode is arithmetic

DE2L471 = CARRY(!DE2L271 # !DE2_settle_cnt[17]);


--DE2L571 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655 at LC3_13_O4
--operation mode is arithmetic

DE2L571 = DE2_settle_cnt[18] $ !DE2L471;

--DE2L671 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655COUT at LC3_13_O4
--operation mode is arithmetic

DE2L671 = CARRY(DE2_settle_cnt[18] & !DE2L471);


--DE2L771 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656 at LC4_13_O4
--operation mode is arithmetic

DE2L771 = DE2_settle_cnt[19] $ DE2L671;

--DE2L871 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656COUT at LC4_13_O4
--operation mode is arithmetic

DE2L871 = CARRY(!DE2L671 # !DE2_settle_cnt[19]);


--DE2L971 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657 at LC5_13_O4
--operation mode is arithmetic

DE2L971 = DE2_settle_cnt[20] $ !DE2L871;

--DE2L081 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657COUT at LC5_13_O4
--operation mode is arithmetic

DE2L081 = CARRY(DE2_settle_cnt[20] & !DE2L871);


--DE2L181 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658 at LC6_13_O4
--operation mode is arithmetic

DE2L181 = DE2_settle_cnt[21] $ DE2L081;

--DE2L281 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658COUT at LC6_13_O4
--operation mode is arithmetic

DE2L281 = CARRY(!DE2L081 # !DE2_settle_cnt[21]);


--DE2L381 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659 at LC7_13_O4
--operation mode is arithmetic

DE2L381 = DE2_settle_cnt[22] $ !DE2L281;

--DE2L481 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659COUT at LC7_13_O4
--operation mode is arithmetic

DE2L481 = CARRY(DE2_settle_cnt[22] & !DE2L281);


--DE2L581 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660 at LC8_13_O4
--operation mode is arithmetic

DE2L581 = DE2_settle_cnt[23] $ DE2L481;

--DE2L681 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660COUT at LC8_13_O4
--operation mode is arithmetic

DE2L681 = CARRY(!DE2L481 # !DE2_settle_cnt[23]);


--DE2L781 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661 at LC9_13_O4
--operation mode is arithmetic

DE2L781 = DE2_settle_cnt[24] $ !DE2L681;

--DE2L881 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661COUT at LC9_13_O4
--operation mode is arithmetic

DE2L881 = CARRY(DE2_settle_cnt[24] & !DE2L681);


--DE2L981 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662 at LC10_13_O4
--operation mode is arithmetic

DE2L981 = DE2_settle_cnt[25] $ DE2L881;

--DE2L091 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662COUT at LC10_13_O4
--operation mode is arithmetic

DE2L091 = CARRY(!DE2L881 # !DE2_settle_cnt[25]);


--DE2L191 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663 at LC1_15_O4
--operation mode is arithmetic

DE2L191 = DE2_settle_cnt[26] $ !DE2L091;

--DE2L291 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663COUT at LC1_15_O4
--operation mode is arithmetic

DE2L291 = CARRY(DE2_settle_cnt[26] & !DE2L091);


--DE2L391 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664 at LC2_15_O4
--operation mode is arithmetic

DE2L391 = DE2_settle_cnt[27] $ DE2L291;

--DE2L491 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664COUT at LC2_15_O4
--operation mode is arithmetic

DE2L491 = CARRY(!DE2L291 # !DE2_settle_cnt[27]);


--DE2L591 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665 at LC3_15_O4
--operation mode is arithmetic

DE2L591 = DE2_settle_cnt[28] $ !DE2L491;

--DE2L691 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665COUT at LC3_15_O4
--operation mode is arithmetic

DE2L691 = CARRY(DE2_settle_cnt[28] & !DE2L491);


--DE2L791 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666 at LC4_15_O4
--operation mode is arithmetic

DE2L791 = DE2_settle_cnt[29] $ DE2L691;

--DE2L891 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666COUT at LC4_15_O4
--operation mode is arithmetic

DE2L891 = CARRY(!DE2L691 # !DE2_settle_cnt[29]);


--DE2L991 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667 at LC5_15_O4
--operation mode is arithmetic

DE2L991 = DE2_settle_cnt[30] $ !DE2L891;

--DE2L002 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667COUT at LC5_15_O4
--operation mode is arithmetic

DE2L002 = CARRY(DE2_settle_cnt[30] & !DE2L891);


--DE2L102 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~668 at LC6_15_O4
--operation mode is normal

DE2L102 = DE2_settle_cnt[31] $ DE2L002;


--DE2L202 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669 at LC2_15_U3
--operation mode is arithmetic

DE2L202 = !DE2_readout_cnt[0];

--DE2L302 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669COUT at LC2_15_U3
--operation mode is arithmetic

DE2L302 = CARRY(DE2_readout_cnt[0]);


--DE2L402 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670 at LC3_15_U3
--operation mode is arithmetic

DE2L402 = DE2_readout_cnt[1] $ DE2L302;

--DE2L502 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670COUT at LC3_15_U3
--operation mode is arithmetic

DE2L502 = CARRY(!DE2L302 # !DE2_readout_cnt[1]);


--DE2L602 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671 at LC4_15_U3
--operation mode is arithmetic

DE2L602 = DE2_readout_cnt[2] $ !DE2L502;

--DE2L702 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671COUT at LC4_15_U3
--operation mode is arithmetic

DE2L702 = CARRY(DE2_readout_cnt[2] & !DE2L502);


--DE2L802 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672 at LC5_15_U3
--operation mode is arithmetic

DE2L802 = DE2_readout_cnt[3] $ DE2L702;

--DE2L902 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672COUT at LC5_15_U3
--operation mode is arithmetic

DE2L902 = CARRY(!DE2L702 # !DE2_readout_cnt[3]);


--DE2L012 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673 at LC6_15_U3
--operation mode is arithmetic

DE2L012 = DE2_readout_cnt[4] $ !DE2L902;

--DE2L112 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673COUT at LC6_15_U3
--operation mode is arithmetic

DE2L112 = CARRY(DE2_readout_cnt[4] & !DE2L902);


--DE2L212 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674 at LC7_15_U3
--operation mode is arithmetic

DE2L212 = DE2_readout_cnt[5] $ DE2L112;

--DE2L312 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674COUT at LC7_15_U3
--operation mode is arithmetic

DE2L312 = CARRY(!DE2L112 # !DE2_readout_cnt[5]);


--DE2L412 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675 at LC8_15_U3
--operation mode is arithmetic

DE2L412 = DE2_readout_cnt[6] $ !DE2L312;

--DE2L512 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675COUT at LC8_15_U3
--operation mode is arithmetic

DE2L512 = CARRY(DE2_readout_cnt[6] & !DE2L312);


--DE2L612 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~676 at LC9_15_U3
--operation mode is normal

DE2L612 = DE2L512 $ DE2_readout_cnt[7];


--DE1L77 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605 at LC5_5_H3
--operation mode is arithmetic

DE1L77 = !DE1_digitize_cnt[0];

--DE1L87 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~605COUT at LC5_5_H3
--operation mode is arithmetic

DE1L87 = CARRY(DE1_digitize_cnt[0]);


--DE1L97 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606 at LC6_5_H3
--operation mode is arithmetic

DE1L97 = DE1_digitize_cnt[1] $ DE1L87;

--DE1L08 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~606COUT at LC6_5_H3
--operation mode is arithmetic

DE1L08 = CARRY(!DE1L87 # !DE1_digitize_cnt[1]);


--DE1L18 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607 at LC7_5_H3
--operation mode is arithmetic

DE1L18 = DE1_digitize_cnt[2] $ !DE1L08;

--DE1L28 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~607COUT at LC7_5_H3
--operation mode is arithmetic

DE1L28 = CARRY(DE1_digitize_cnt[2] & !DE1L08);


--DE1L38 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608 at LC8_5_H3
--operation mode is arithmetic

DE1L38 = DE1_digitize_cnt[3] $ DE1L28;

--DE1L48 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~608COUT at LC8_5_H3
--operation mode is arithmetic

DE1L48 = CARRY(!DE1L28 # !DE1_digitize_cnt[3]);


--DE1L58 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609 at LC9_5_H3
--operation mode is arithmetic

DE1L58 = DE1_digitize_cnt[4] $ !DE1L48;

--DE1L68 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~609COUT at LC9_5_H3
--operation mode is arithmetic

DE1L68 = CARRY(DE1_digitize_cnt[4] & !DE1L48);


--DE1L78 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610 at LC10_5_H3
--operation mode is arithmetic

DE1L78 = DE1_digitize_cnt[5] $ DE1L68;

--DE1L88 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~610COUT at LC10_5_H3
--operation mode is arithmetic

DE1L88 = CARRY(!DE1L68 # !DE1_digitize_cnt[5]);


--DE1L98 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611 at LC1_7_H3
--operation mode is arithmetic

DE1L98 = DE1_digitize_cnt[6] $ !DE1L88;

--DE1L09 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~611COUT at LC1_7_H3
--operation mode is arithmetic

DE1L09 = CARRY(DE1_digitize_cnt[6] & !DE1L88);


--DE1L19 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612 at LC2_7_H3
--operation mode is arithmetic

DE1L19 = DE1_digitize_cnt[7] $ DE1L09;

--DE1L29 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~612COUT at LC2_7_H3
--operation mode is arithmetic

DE1L29 = CARRY(!DE1L09 # !DE1_digitize_cnt[7]);


--DE1L39 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613 at LC3_7_H3
--operation mode is arithmetic

DE1L39 = DE1_digitize_cnt[8] $ !DE1L29;

--DE1L49 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~613COUT at LC3_7_H3
--operation mode is arithmetic

DE1L49 = CARRY(DE1_digitize_cnt[8] & !DE1L29);


--DE1L59 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614 at LC4_7_H3
--operation mode is arithmetic

DE1L59 = DE1_digitize_cnt[9] $ DE1L49;

--DE1L69 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~614COUT at LC4_7_H3
--operation mode is arithmetic

DE1L69 = CARRY(!DE1L49 # !DE1_digitize_cnt[9]);


--DE1L79 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615 at LC5_7_H3
--operation mode is arithmetic

DE1L79 = DE1_digitize_cnt[10] $ !DE1L69;

--DE1L89 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~615COUT at LC5_7_H3
--operation mode is arithmetic

DE1L89 = CARRY(DE1_digitize_cnt[10] & !DE1L69);


--DE1L99 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616 at LC6_7_H3
--operation mode is arithmetic

DE1L99 = DE1_digitize_cnt[11] $ DE1L89;

--DE1L001 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~616COUT at LC6_7_H3
--operation mode is arithmetic

DE1L001 = CARRY(!DE1L89 # !DE1_digitize_cnt[11]);


--DE1L101 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617 at LC7_7_H3
--operation mode is arithmetic

DE1L101 = DE1_digitize_cnt[12] $ !DE1L001;

--DE1L201 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~617COUT at LC7_7_H3
--operation mode is arithmetic

DE1L201 = CARRY(DE1_digitize_cnt[12] & !DE1L001);


--DE1L301 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618 at LC8_7_H3
--operation mode is arithmetic

DE1L301 = DE1_digitize_cnt[13] $ DE1L201;

--DE1L401 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~618COUT at LC8_7_H3
--operation mode is arithmetic

DE1L401 = CARRY(!DE1L201 # !DE1_digitize_cnt[13]);


--DE1L501 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619 at LC9_7_H3
--operation mode is arithmetic

DE1L501 = DE1_digitize_cnt[14] $ !DE1L401;

--DE1L601 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~619COUT at LC9_7_H3
--operation mode is arithmetic

DE1L601 = CARRY(DE1_digitize_cnt[14] & !DE1L401);


--DE1L701 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620 at LC10_7_H3
--operation mode is arithmetic

DE1L701 = DE1_digitize_cnt[15] $ DE1L601;

--DE1L801 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~620COUT at LC10_7_H3
--operation mode is arithmetic

DE1L801 = CARRY(!DE1L601 # !DE1_digitize_cnt[15]);


--DE1L901 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621 at LC1_9_H3
--operation mode is arithmetic

DE1L901 = DE1_digitize_cnt[16] $ !DE1L801;

--DE1L011 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~621COUT at LC1_9_H3
--operation mode is arithmetic

DE1L011 = CARRY(DE1_digitize_cnt[16] & !DE1L801);


--DE1L111 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622 at LC2_9_H3
--operation mode is arithmetic

DE1L111 = DE1_digitize_cnt[17] $ DE1L011;

--DE1L211 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~622COUT at LC2_9_H3
--operation mode is arithmetic

DE1L211 = CARRY(!DE1L011 # !DE1_digitize_cnt[17]);


--DE1L311 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623 at LC3_9_H3
--operation mode is arithmetic

DE1L311 = DE1_digitize_cnt[18] $ !DE1L211;

--DE1L411 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~623COUT at LC3_9_H3
--operation mode is arithmetic

DE1L411 = CARRY(DE1_digitize_cnt[18] & !DE1L211);


--DE1L511 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624 at LC4_9_H3
--operation mode is arithmetic

DE1L511 = DE1_digitize_cnt[19] $ DE1L411;

--DE1L611 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~624COUT at LC4_9_H3
--operation mode is arithmetic

DE1L611 = CARRY(!DE1L411 # !DE1_digitize_cnt[19]);


--DE1L711 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625 at LC5_9_H3
--operation mode is arithmetic

DE1L711 = DE1_digitize_cnt[20] $ !DE1L611;

--DE1L811 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~625COUT at LC5_9_H3
--operation mode is arithmetic

DE1L811 = CARRY(DE1_digitize_cnt[20] & !DE1L611);


--DE1L911 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626 at LC6_9_H3
--operation mode is arithmetic

DE1L911 = DE1_digitize_cnt[21] $ DE1L811;

--DE1L021 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~626COUT at LC6_9_H3
--operation mode is arithmetic

DE1L021 = CARRY(!DE1L811 # !DE1_digitize_cnt[21]);


--DE1L121 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627 at LC7_9_H3
--operation mode is arithmetic

DE1L121 = DE1_digitize_cnt[22] $ !DE1L021;

--DE1L221 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~627COUT at LC7_9_H3
--operation mode is arithmetic

DE1L221 = CARRY(DE1_digitize_cnt[22] & !DE1L021);


--DE1L321 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628 at LC8_9_H3
--operation mode is arithmetic

DE1L321 = DE1_digitize_cnt[23] $ DE1L221;

--DE1L421 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~628COUT at LC8_9_H3
--operation mode is arithmetic

DE1L421 = CARRY(!DE1L221 # !DE1_digitize_cnt[23]);


--DE1L521 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629 at LC9_9_H3
--operation mode is arithmetic

DE1L521 = DE1_digitize_cnt[24] $ !DE1L421;

--DE1L621 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~629COUT at LC9_9_H3
--operation mode is arithmetic

DE1L621 = CARRY(DE1_digitize_cnt[24] & !DE1L421);


--DE1L721 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630 at LC10_9_H3
--operation mode is arithmetic

DE1L721 = DE1_digitize_cnt[25] $ DE1L621;

--DE1L821 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~630COUT at LC10_9_H3
--operation mode is arithmetic

DE1L821 = CARRY(!DE1L621 # !DE1_digitize_cnt[25]);


--DE1L921 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631 at LC1_11_H3
--operation mode is arithmetic

DE1L921 = DE1_digitize_cnt[26] $ !DE1L821;

--DE1L031 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~631COUT at LC1_11_H3
--operation mode is arithmetic

DE1L031 = CARRY(DE1_digitize_cnt[26] & !DE1L821);


--DE1L131 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632 at LC2_11_H3
--operation mode is arithmetic

DE1L131 = DE1_digitize_cnt[27] $ DE1L031;

--DE1L231 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~632COUT at LC2_11_H3
--operation mode is arithmetic

DE1L231 = CARRY(!DE1L031 # !DE1_digitize_cnt[27]);


--DE1L331 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633 at LC3_11_H3
--operation mode is arithmetic

DE1L331 = DE1_digitize_cnt[28] $ !DE1L231;

--DE1L431 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~633COUT at LC3_11_H3
--operation mode is arithmetic

DE1L431 = CARRY(DE1_digitize_cnt[28] & !DE1L231);


--DE1L531 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634 at LC4_11_H3
--operation mode is arithmetic

DE1L531 = DE1_digitize_cnt[29] $ DE1L431;

--DE1L631 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~634COUT at LC4_11_H3
--operation mode is arithmetic

DE1L631 = CARRY(!DE1L431 # !DE1_digitize_cnt[29]);


--DE1L731 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635 at LC5_11_H3
--operation mode is arithmetic

DE1L731 = DE1_digitize_cnt[30] $ !DE1L631;

--DE1L831 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~635COUT at LC5_11_H3
--operation mode is arithmetic

DE1L831 = CARRY(DE1_digitize_cnt[30] & !DE1L631);


--DE1L931 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~636 at LC6_11_H3
--operation mode is normal

DE1L931 = DE1L831 $ DE1_digitize_cnt[31];


--DE1L041 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637 at LC5_6_W3
--operation mode is arithmetic

DE1L041 = !DE1_settle_cnt[0];

--DE1L141 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~637COUT at LC5_6_W3
--operation mode is arithmetic

DE1L141 = CARRY(DE1_settle_cnt[0]);


--DE1L241 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638 at LC6_6_W3
--operation mode is arithmetic

DE1L241 = DE1_settle_cnt[1] $ DE1L141;

--DE1L341 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~638COUT at LC6_6_W3
--operation mode is arithmetic

DE1L341 = CARRY(!DE1L141 # !DE1_settle_cnt[1]);


--DE1L441 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639 at LC7_6_W3
--operation mode is arithmetic

DE1L441 = DE1_settle_cnt[2] $ !DE1L341;

--DE1L541 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~639COUT at LC7_6_W3
--operation mode is arithmetic

DE1L541 = CARRY(DE1_settle_cnt[2] & !DE1L341);


--DE1L641 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640 at LC8_6_W3
--operation mode is arithmetic

DE1L641 = DE1_settle_cnt[3] $ DE1L541;

--DE1L741 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~640COUT at LC8_6_W3
--operation mode is arithmetic

DE1L741 = CARRY(!DE1L541 # !DE1_settle_cnt[3]);


--DE1L841 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641 at LC9_6_W3
--operation mode is arithmetic

DE1L841 = DE1_settle_cnt[4] $ !DE1L741;

--DE1L941 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~641COUT at LC9_6_W3
--operation mode is arithmetic

DE1L941 = CARRY(DE1_settle_cnt[4] & !DE1L741);


--DE1L051 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642 at LC10_6_W3
--operation mode is arithmetic

DE1L051 = DE1_settle_cnt[5] $ DE1L941;

--DE1L151 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~642COUT at LC10_6_W3
--operation mode is arithmetic

DE1L151 = CARRY(!DE1L941 # !DE1_settle_cnt[5]);


--DE1L251 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643 at LC1_8_W3
--operation mode is arithmetic

DE1L251 = DE1_settle_cnt[6] $ !DE1L151;

--DE1L351 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~643COUT at LC1_8_W3
--operation mode is arithmetic

DE1L351 = CARRY(DE1_settle_cnt[6] & !DE1L151);


--DE1L451 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644 at LC2_8_W3
--operation mode is arithmetic

DE1L451 = DE1_settle_cnt[7] $ DE1L351;

--DE1L551 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~644COUT at LC2_8_W3
--operation mode is arithmetic

DE1L551 = CARRY(!DE1L351 # !DE1_settle_cnt[7]);


--DE1L651 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645 at LC3_8_W3
--operation mode is arithmetic

DE1L651 = DE1_settle_cnt[8] $ !DE1L551;

--DE1L751 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~645COUT at LC3_8_W3
--operation mode is arithmetic

DE1L751 = CARRY(DE1_settle_cnt[8] & !DE1L551);


--DE1L851 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646 at LC4_8_W3
--operation mode is arithmetic

DE1L851 = DE1_settle_cnt[9] $ DE1L751;

--DE1L951 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~646COUT at LC4_8_W3
--operation mode is arithmetic

DE1L951 = CARRY(!DE1L751 # !DE1_settle_cnt[9]);


--DE1L061 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647 at LC5_8_W3
--operation mode is arithmetic

DE1L061 = DE1_settle_cnt[10] $ !DE1L951;

--DE1L161 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~647COUT at LC5_8_W3
--operation mode is arithmetic

DE1L161 = CARRY(DE1_settle_cnt[10] & !DE1L951);


--DE1L261 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648 at LC6_8_W3
--operation mode is arithmetic

DE1L261 = DE1_settle_cnt[11] $ DE1L161;

--DE1L361 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~648COUT at LC6_8_W3
--operation mode is arithmetic

DE1L361 = CARRY(!DE1L161 # !DE1_settle_cnt[11]);


--DE1L461 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649 at LC7_8_W3
--operation mode is arithmetic

DE1L461 = DE1_settle_cnt[12] $ !DE1L361;

--DE1L561 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~649COUT at LC7_8_W3
--operation mode is arithmetic

DE1L561 = CARRY(DE1_settle_cnt[12] & !DE1L361);


--DE1L661 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650 at LC8_8_W3
--operation mode is arithmetic

DE1L661 = DE1_settle_cnt[13] $ DE1L561;

--DE1L761 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~650COUT at LC8_8_W3
--operation mode is arithmetic

DE1L761 = CARRY(!DE1L561 # !DE1_settle_cnt[13]);


--DE1L861 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651 at LC9_8_W3
--operation mode is arithmetic

DE1L861 = DE1_settle_cnt[14] $ !DE1L761;

--DE1L961 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~651COUT at LC9_8_W3
--operation mode is arithmetic

DE1L961 = CARRY(DE1_settle_cnt[14] & !DE1L761);


--DE1L071 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652 at LC10_8_W3
--operation mode is arithmetic

DE1L071 = DE1_settle_cnt[15] $ DE1L961;

--DE1L171 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~652COUT at LC10_8_W3
--operation mode is arithmetic

DE1L171 = CARRY(!DE1L961 # !DE1_settle_cnt[15]);


--DE1L271 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653 at LC1_10_W3
--operation mode is arithmetic

DE1L271 = DE1_settle_cnt[16] $ !DE1L171;

--DE1L371 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~653COUT at LC1_10_W3
--operation mode is arithmetic

DE1L371 = CARRY(DE1_settle_cnt[16] & !DE1L171);


--DE1L471 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654 at LC2_10_W3
--operation mode is arithmetic

DE1L471 = DE1_settle_cnt[17] $ DE1L371;

--DE1L571 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~654COUT at LC2_10_W3
--operation mode is arithmetic

DE1L571 = CARRY(!DE1L371 # !DE1_settle_cnt[17]);


--DE1L671 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655 at LC3_10_W3
--operation mode is arithmetic

DE1L671 = DE1_settle_cnt[18] $ !DE1L571;

--DE1L771 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~655COUT at LC3_10_W3
--operation mode is arithmetic

DE1L771 = CARRY(DE1_settle_cnt[18] & !DE1L571);


--DE1L871 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656 at LC4_10_W3
--operation mode is arithmetic

DE1L871 = DE1_settle_cnt[19] $ DE1L771;

--DE1L971 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~656COUT at LC4_10_W3
--operation mode is arithmetic

DE1L971 = CARRY(!DE1L771 # !DE1_settle_cnt[19]);


--DE1L081 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657 at LC5_10_W3
--operation mode is arithmetic

DE1L081 = DE1_settle_cnt[20] $ !DE1L971;

--DE1L181 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~657COUT at LC5_10_W3
--operation mode is arithmetic

DE1L181 = CARRY(DE1_settle_cnt[20] & !DE1L971);


--DE1L281 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658 at LC6_10_W3
--operation mode is arithmetic

DE1L281 = DE1_settle_cnt[21] $ DE1L181;

--DE1L381 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~658COUT at LC6_10_W3
--operation mode is arithmetic

DE1L381 = CARRY(!DE1L181 # !DE1_settle_cnt[21]);


--DE1L481 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659 at LC7_10_W3
--operation mode is arithmetic

DE1L481 = DE1_settle_cnt[22] $ !DE1L381;

--DE1L581 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~659COUT at LC7_10_W3
--operation mode is arithmetic

DE1L581 = CARRY(DE1_settle_cnt[22] & !DE1L381);


--DE1L681 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660 at LC8_10_W3
--operation mode is arithmetic

DE1L681 = DE1_settle_cnt[23] $ DE1L581;

--DE1L781 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~660COUT at LC8_10_W3
--operation mode is arithmetic

DE1L781 = CARRY(!DE1L581 # !DE1_settle_cnt[23]);


--DE1L881 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661 at LC9_10_W3
--operation mode is arithmetic

DE1L881 = DE1_settle_cnt[24] $ !DE1L781;

--DE1L981 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~661COUT at LC9_10_W3
--operation mode is arithmetic

DE1L981 = CARRY(DE1_settle_cnt[24] & !DE1L781);


--DE1L091 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662 at LC10_10_W3
--operation mode is arithmetic

DE1L091 = DE1_settle_cnt[25] $ DE1L981;

--DE1L191 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~662COUT at LC10_10_W3
--operation mode is arithmetic

DE1L191 = CARRY(!DE1L981 # !DE1_settle_cnt[25]);


--DE1L291 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663 at LC1_12_W3
--operation mode is arithmetic

DE1L291 = DE1_settle_cnt[26] $ !DE1L191;

--DE1L391 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~663COUT at LC1_12_W3
--operation mode is arithmetic

DE1L391 = CARRY(DE1_settle_cnt[26] & !DE1L191);


--DE1L491 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664 at LC2_12_W3
--operation mode is arithmetic

DE1L491 = DE1_settle_cnt[27] $ DE1L391;

--DE1L591 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~664COUT at LC2_12_W3
--operation mode is arithmetic

DE1L591 = CARRY(!DE1L391 # !DE1_settle_cnt[27]);


--DE1L691 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665 at LC3_12_W3
--operation mode is arithmetic

DE1L691 = DE1_settle_cnt[28] $ !DE1L591;

--DE1L791 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~665COUT at LC3_12_W3
--operation mode is arithmetic

DE1L791 = CARRY(DE1_settle_cnt[28] & !DE1L591);


--DE1L891 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666 at LC4_12_W3
--operation mode is arithmetic

DE1L891 = DE1_settle_cnt[29] $ DE1L791;

--DE1L991 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~666COUT at LC4_12_W3
--operation mode is arithmetic

DE1L991 = CARRY(!DE1L791 # !DE1_settle_cnt[29]);


--DE1L002 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667 at LC5_12_W3
--operation mode is arithmetic

DE1L002 = DE1_settle_cnt[30] $ !DE1L991;

--DE1L102 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~667COUT at LC5_12_W3
--operation mode is arithmetic

DE1L102 = CARRY(DE1_settle_cnt[30] & !DE1L991);


--DE1L202 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~668 at LC6_12_W3
--operation mode is normal

DE1L202 = DE1L102 $ DE1_settle_cnt[31];


--DE1L302 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669 at LC3_15_O3
--operation mode is arithmetic

DE1L302 = !DE1_readout_cnt[0];

--DE1L402 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~669COUT at LC3_15_O3
--operation mode is arithmetic

DE1L402 = CARRY(DE1_readout_cnt[0]);


--DE1L502 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670 at LC4_15_O3
--operation mode is arithmetic

DE1L502 = DE1_readout_cnt[1] $ DE1L402;

--DE1L602 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~670COUT at LC4_15_O3
--operation mode is arithmetic

DE1L602 = CARRY(!DE1L402 # !DE1_readout_cnt[1]);


--DE1L702 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671 at LC5_15_O3
--operation mode is arithmetic

DE1L702 = DE1_readout_cnt[2] $ !DE1L602;

--DE1L802 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~671COUT at LC5_15_O3
--operation mode is arithmetic

DE1L802 = CARRY(DE1_readout_cnt[2] & !DE1L602);


--DE1L902 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672 at LC6_15_O3
--operation mode is arithmetic

DE1L902 = DE1_readout_cnt[3] $ DE1L802;

--DE1L012 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~672COUT at LC6_15_O3
--operation mode is arithmetic

DE1L012 = CARRY(!DE1L802 # !DE1_readout_cnt[3]);


--DE1L112 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673 at LC7_15_O3
--operation mode is arithmetic

DE1L112 = DE1_readout_cnt[4] $ !DE1L012;

--DE1L212 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~673COUT at LC7_15_O3
--operation mode is arithmetic

DE1L212 = CARRY(DE1_readout_cnt[4] & !DE1L012);


--DE1L312 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674 at LC8_15_O3
--operation mode is arithmetic

DE1L312 = DE1_readout_cnt[5] $ DE1L212;

--DE1L412 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~674COUT at LC8_15_O3
--operation mode is arithmetic

DE1L412 = CARRY(!DE1L212 # !DE1_readout_cnt[5]);


--DE1L512 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675 at LC9_15_O3
--operation mode is arithmetic

DE1L512 = DE1_readout_cnt[6] $ !DE1L412;

--DE1L612 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~675COUT at LC9_15_O3
--operation mode is arithmetic

DE1L612 = CARRY(DE1_readout_cnt[6] & !DE1L412);


--DE1L712 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~676 at LC10_15_O3
--operation mode is normal

DE1L712 = DE1_readout_cnt[7] $ DE1L612;


--G1_second_cnt[0] is rate_meters:inst_rate_meters|second_cnt[0] at LC3_10_X2
--operation mode is counter

G1_second_cnt[0]_lut_out = !G1_second_cnt[0];
G1_second_cnt[0]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[0]_lut_out);
G1_second_cnt[0] = DFFE(G1_second_cnt[0]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L503 is rate_meters:inst_rate_meters|second_cnt[0]~COUT at LC3_10_X2
--operation mode is counter

G1L503 = CARRY(!G1_second_cnt[0]);


--G1_second_cnt[1] is rate_meters:inst_rate_meters|second_cnt[1] at LC4_10_X2
--operation mode is counter

G1_second_cnt[1]_lut_out = G1_second_cnt[1] $ G1L503;
G1_second_cnt[1]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[1]_lut_out);
G1_second_cnt[1] = DFFE(G1_second_cnt[1]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L703 is rate_meters:inst_rate_meters|second_cnt[1]~COUT at LC4_10_X2
--operation mode is counter

G1L703 = CARRY(!G1L503 # !G1_second_cnt[1]);


--G1_second_cnt[2] is rate_meters:inst_rate_meters|second_cnt[2] at LC5_10_X2
--operation mode is counter

G1_second_cnt[2]_lut_out = G1_second_cnt[2] $ !G1L703;
G1_second_cnt[2]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[2]_lut_out);
G1_second_cnt[2] = DFFE(G1_second_cnt[2]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L903 is rate_meters:inst_rate_meters|second_cnt[2]~COUT at LC5_10_X2
--operation mode is counter

G1L903 = CARRY(G1_second_cnt[2] & !G1L703);


--G1_second_cnt[3] is rate_meters:inst_rate_meters|second_cnt[3] at LC6_10_X2
--operation mode is counter

G1_second_cnt[3]_lut_out = G1_second_cnt[3] $ G1L903;
G1_second_cnt[3]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[3]_lut_out);
G1_second_cnt[3] = DFFE(G1_second_cnt[3]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L113 is rate_meters:inst_rate_meters|second_cnt[3]~COUT at LC6_10_X2
--operation mode is counter

G1L113 = CARRY(!G1L903 # !G1_second_cnt[3]);


--G1_second_cnt[4] is rate_meters:inst_rate_meters|second_cnt[4] at LC7_10_X2
--operation mode is counter

G1_second_cnt[4]_lut_out = G1_second_cnt[4] $ !G1L113;
G1_second_cnt[4]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[4]_lut_out);
G1_second_cnt[4] = DFFE(G1_second_cnt[4]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L313 is rate_meters:inst_rate_meters|second_cnt[4]~COUT at LC7_10_X2
--operation mode is counter

G1L313 = CARRY(G1_second_cnt[4] & !G1L113);


--G1_second_cnt[5] is rate_meters:inst_rate_meters|second_cnt[5] at LC8_10_X2
--operation mode is counter

G1_second_cnt[5]_lut_out = G1_second_cnt[5] $ G1L313;
G1_second_cnt[5]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[5]_lut_out);
G1_second_cnt[5] = DFFE(G1_second_cnt[5]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L513 is rate_meters:inst_rate_meters|second_cnt[5]~COUT at LC8_10_X2
--operation mode is counter

G1L513 = CARRY(!G1L313 # !G1_second_cnt[5]);


--G1_second_cnt[6] is rate_meters:inst_rate_meters|second_cnt[6] at LC9_10_X2
--operation mode is counter

G1_second_cnt[6]_lut_out = G1_second_cnt[6] $ !G1L513;
G1_second_cnt[6]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[6]_lut_out);
G1_second_cnt[6] = DFFE(G1_second_cnt[6]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L713 is rate_meters:inst_rate_meters|second_cnt[6]~COUT at LC9_10_X2
--operation mode is counter

G1L713 = CARRY(G1_second_cnt[6] & !G1L513);


--G1_second_cnt[7] is rate_meters:inst_rate_meters|second_cnt[7] at LC10_10_X2
--operation mode is counter

G1_second_cnt[7]_lut_out = G1_second_cnt[7] $ G1L713;
G1_second_cnt[7]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[7]_lut_out);
G1_second_cnt[7] = DFFE(G1_second_cnt[7]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L913 is rate_meters:inst_rate_meters|second_cnt[7]~COUT at LC10_10_X2
--operation mode is counter

G1L913 = CARRY(!G1L713 # !G1_second_cnt[7]);


--G1_second_cnt[8] is rate_meters:inst_rate_meters|second_cnt[8] at LC1_12_X2
--operation mode is counter

G1_second_cnt[8]_lut_out = G1_second_cnt[8] $ !G1L913;
G1_second_cnt[8]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[8]_lut_out);
G1_second_cnt[8] = DFFE(G1_second_cnt[8]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L123 is rate_meters:inst_rate_meters|second_cnt[8]~COUT at LC1_12_X2
--operation mode is counter

G1L123 = CARRY(!G1_second_cnt[8] & !G1L913);


--G1_second_cnt[9] is rate_meters:inst_rate_meters|second_cnt[9] at LC2_12_X2
--operation mode is counter

G1_second_cnt[9]_lut_out = G1_second_cnt[9] $ G1L123;
G1_second_cnt[9]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[9]_lut_out);
G1_second_cnt[9] = DFFE(G1_second_cnt[9]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L323 is rate_meters:inst_rate_meters|second_cnt[9]~COUT at LC2_12_X2
--operation mode is counter

G1L323 = CARRY(G1_second_cnt[9] # !G1L123);


--G1_second_cnt[10] is rate_meters:inst_rate_meters|second_cnt[10] at LC3_12_X2
--operation mode is counter

G1_second_cnt[10]_lut_out = G1_second_cnt[10] $ !G1L323;
G1_second_cnt[10]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[10]_lut_out);
G1_second_cnt[10] = DFFE(G1_second_cnt[10]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L523 is rate_meters:inst_rate_meters|second_cnt[10]~COUT at LC3_12_X2
--operation mode is counter

G1L523 = CARRY(G1_second_cnt[10] & !G1L323);


--G1_second_cnt[11] is rate_meters:inst_rate_meters|second_cnt[11] at LC4_12_X2
--operation mode is counter

G1_second_cnt[11]_lut_out = G1_second_cnt[11] $ G1L523;
G1_second_cnt[11]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[11]_lut_out);
G1_second_cnt[11] = DFFE(G1_second_cnt[11]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L723 is rate_meters:inst_rate_meters|second_cnt[11]~COUT at LC4_12_X2
--operation mode is counter

G1L723 = CARRY(!G1L523 # !G1_second_cnt[11]);


--G1_second_cnt[12] is rate_meters:inst_rate_meters|second_cnt[12] at LC5_12_X2
--operation mode is counter

G1_second_cnt[12]_lut_out = G1_second_cnt[12] $ !G1L723;
G1_second_cnt[12]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[12]_lut_out);
G1_second_cnt[12] = DFFE(G1_second_cnt[12]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L923 is rate_meters:inst_rate_meters|second_cnt[12]~COUT at LC5_12_X2
--operation mode is counter

G1L923 = CARRY(!G1_second_cnt[12] & !G1L723);


--G1_second_cnt[13] is rate_meters:inst_rate_meters|second_cnt[13] at LC6_12_X2
--operation mode is counter

G1_second_cnt[13]_lut_out = G1_second_cnt[13] $ G1L923;
G1_second_cnt[13]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[13]_lut_out);
G1_second_cnt[13] = DFFE(G1_second_cnt[13]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L133 is rate_meters:inst_rate_meters|second_cnt[13]~COUT at LC6_12_X2
--operation mode is counter

G1L133 = CARRY(!G1L923 # !G1_second_cnt[13]);


--G1_second_cnt[14] is rate_meters:inst_rate_meters|second_cnt[14] at LC7_12_X2
--operation mode is counter

G1_second_cnt[14]_lut_out = G1_second_cnt[14] $ !G1L133;
G1_second_cnt[14]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[14]_lut_out);
G1_second_cnt[14] = DFFE(G1_second_cnt[14]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L333 is rate_meters:inst_rate_meters|second_cnt[14]~COUT at LC7_12_X2
--operation mode is counter

G1L333 = CARRY(!G1_second_cnt[14] & !G1L133);


--G1_second_cnt[15] is rate_meters:inst_rate_meters|second_cnt[15] at LC8_12_X2
--operation mode is counter

G1_second_cnt[15]_lut_out = G1_second_cnt[15] $ G1L333;
G1_second_cnt[15]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[15]_lut_out);
G1_second_cnt[15] = DFFE(G1_second_cnt[15]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L533 is rate_meters:inst_rate_meters|second_cnt[15]~COUT at LC8_12_X2
--operation mode is counter

G1L533 = CARRY(G1_second_cnt[15] # !G1L333);


--G1_second_cnt[16] is rate_meters:inst_rate_meters|second_cnt[16] at LC9_12_X2
--operation mode is counter

G1_second_cnt[16]_lut_out = G1_second_cnt[16] $ !G1L533;
G1_second_cnt[16]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[16]_lut_out);
G1_second_cnt[16] = DFFE(G1_second_cnt[16]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L733 is rate_meters:inst_rate_meters|second_cnt[16]~COUT at LC9_12_X2
--operation mode is counter

G1L733 = CARRY(G1_second_cnt[16] & !G1L533);


--G1_second_cnt[17] is rate_meters:inst_rate_meters|second_cnt[17] at LC10_12_X2
--operation mode is counter

G1_second_cnt[17]_lut_out = G1_second_cnt[17] $ G1L733;
G1_second_cnt[17]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[17]_lut_out);
G1_second_cnt[17] = DFFE(G1_second_cnt[17]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L933 is rate_meters:inst_rate_meters|second_cnt[17]~COUT at LC10_12_X2
--operation mode is counter

G1L933 = CARRY(G1_second_cnt[17] # !G1L733);


--G1_second_cnt[18] is rate_meters:inst_rate_meters|second_cnt[18] at LC1_14_X2
--operation mode is counter

G1_second_cnt[18]_lut_out = G1_second_cnt[18] $ !G1L933;
G1_second_cnt[18]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[18]_lut_out);
G1_second_cnt[18] = DFFE(G1_second_cnt[18]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L143 is rate_meters:inst_rate_meters|second_cnt[18]~COUT at LC1_14_X2
--operation mode is counter

G1L143 = CARRY(!G1_second_cnt[18] & !G1L933);


--G1_second_cnt[19] is rate_meters:inst_rate_meters|second_cnt[19] at LC2_14_X2
--operation mode is counter

G1_second_cnt[19]_lut_out = G1_second_cnt[19] $ G1L143;
G1_second_cnt[19]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[19]_lut_out);
G1_second_cnt[19] = DFFE(G1_second_cnt[19]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L343 is rate_meters:inst_rate_meters|second_cnt[19]~COUT at LC2_14_X2
--operation mode is counter

G1L343 = CARRY(G1_second_cnt[19] # !G1L143);


--G1_second_cnt[20] is rate_meters:inst_rate_meters|second_cnt[20] at LC3_14_X2
--operation mode is counter

G1_second_cnt[20]_lut_out = G1_second_cnt[20] $ !G1L343;
G1_second_cnt[20]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[20]_lut_out);
G1_second_cnt[20] = DFFE(G1_second_cnt[20]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L543 is rate_meters:inst_rate_meters|second_cnt[20]~COUT at LC3_14_X2
--operation mode is counter

G1L543 = CARRY(G1_second_cnt[20] & !G1L343);


--G1_second_cnt[21] is rate_meters:inst_rate_meters|second_cnt[21] at LC4_14_X2
--operation mode is counter

G1_second_cnt[21]_lut_out = G1_second_cnt[21] $ G1L543;
G1_second_cnt[21]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[21]_lut_out);
G1_second_cnt[21] = DFFE(G1_second_cnt[21]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L743 is rate_meters:inst_rate_meters|second_cnt[21]~COUT at LC4_14_X2
--operation mode is counter

G1L743 = CARRY(!G1L543 # !G1_second_cnt[21]);


--G1_second_cnt[22] is rate_meters:inst_rate_meters|second_cnt[22] at LC5_14_X2
--operation mode is counter

G1_second_cnt[22]_lut_out = G1_second_cnt[22] $ !G1L743;
G1_second_cnt[22]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[22]_lut_out);
G1_second_cnt[22] = DFFE(G1_second_cnt[22]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L943 is rate_meters:inst_rate_meters|second_cnt[22]~COUT at LC5_14_X2
--operation mode is counter

G1L943 = CARRY(!G1_second_cnt[22] & !G1L743);


--G1_second_cnt[23] is rate_meters:inst_rate_meters|second_cnt[23] at LC6_14_X2
--operation mode is counter

G1_second_cnt[23]_lut_out = G1_second_cnt[23] $ G1L943;
G1_second_cnt[23]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[23]_lut_out);
G1_second_cnt[23] = DFFE(G1_second_cnt[23]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L153 is rate_meters:inst_rate_meters|second_cnt[23]~COUT at LC6_14_X2
--operation mode is counter

G1L153 = CARRY(G1_second_cnt[23] # !G1L943);


--G1_second_cnt[24] is rate_meters:inst_rate_meters|second_cnt[24] at LC7_14_X2
--operation mode is counter

G1_second_cnt[24]_lut_out = G1_second_cnt[24] $ !G1L153;
G1_second_cnt[24]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[24]_lut_out);
G1_second_cnt[24] = DFFE(G1_second_cnt[24]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L353 is rate_meters:inst_rate_meters|second_cnt[24]~COUT at LC7_14_X2
--operation mode is counter

G1L353 = CARRY(G1_second_cnt[24] & !G1L153);


--G1_second_cnt[25] is rate_meters:inst_rate_meters|second_cnt[25] at LC8_14_X2
--operation mode is counter

G1_second_cnt[25]_lut_out = G1_second_cnt[25] $ G1L353;
G1_second_cnt[25]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[25]_lut_out);
G1_second_cnt[25] = DFFE(G1_second_cnt[25]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--G1L553 is rate_meters:inst_rate_meters|second_cnt[25]~COUT at LC8_14_X2
--operation mode is counter

G1L553 = CARRY(G1_second_cnt[25] # !G1L353);


--G1_second_cnt[26] is rate_meters:inst_rate_meters|second_cnt[26] at LC9_14_X2
--operation mode is normal

G1_second_cnt[26]_lut_out = G1L553 $ !G1_second_cnt[26];
G1_second_cnt[26]_sload_eqn = (G1L89 & ~GND) # (!G1L89 & G1_second_cnt[26]_lut_out);
G1_second_cnt[26] = DFFE(G1_second_cnt[26]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--N72_q[9] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|q[9] at LC10_7_Y1
--operation mode is normal

N72_q[9]_lut_out = N72_q[9] $ N72L91;
N72_q[9]_sload_eqn = (G1L17 & G1L27) # (!G1L17 & N72_q[9]_lut_out);
N72_q[9] = DFFE(N72_q[9]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);


--N72_q[8] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|q[8] at LC9_7_Y1
--operation mode is counter

N72_q[8]_lut_out = N72_q[8] $ !N72L71;
N72_q[8]_sload_eqn = (G1L17 & G1L37) # (!G1L17 & N72_q[8]_lut_out);
N72_q[8] = DFFE(N72_q[8]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N72L91 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_7_Y1
--operation mode is counter

N72L91 = CARRY(N72_q[8] & !N72L71);


--N72_q[7] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|q[7] at LC8_7_Y1
--operation mode is counter

N72_q[7]_lut_out = N72_q[7] $ N72L51;
N72_q[7]_sload_eqn = (G1L17 & G1L47) # (!G1L17 & N72_q[7]_lut_out);
N72_q[7] = DFFE(N72_q[7]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N72L71 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_7_Y1
--operation mode is counter

N72L71 = CARRY(!N72L51 # !N72_q[7]);


--N72_q[6] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|q[6] at LC7_7_Y1
--operation mode is counter

N72_q[6]_lut_out = N72_q[6] $ !N72L31;
N72_q[6]_sload_eqn = (G1L17 & G1L57) # (!G1L17 & N72_q[6]_lut_out);
N72_q[6] = DFFE(N72_q[6]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N72L51 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_Y1
--operation mode is counter

N72L51 = CARRY(N72_q[6] & !N72L31);


--N72_q[5] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|q[5] at LC6_7_Y1
--operation mode is counter

N72_q[5]_lut_out = N72_q[5] $ N72L11;
N72_q[5]_sload_eqn = (G1L17 & G1L67) # (!G1L17 & N72_q[5]_lut_out);
N72_q[5] = DFFE(N72_q[5]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N72L31 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_Y1
--operation mode is counter

N72L31 = CARRY(!N72L11 # !N72_q[5]);


--N72_q[4] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|q[4] at LC5_7_Y1
--operation mode is counter

N72_q[4]_lut_out = N72_q[4] $ !N72L9;
N72_q[4]_sload_eqn = (G1L17 & G1L77) # (!G1L17 & N72_q[4]_lut_out);
N72_q[4] = DFFE(N72_q[4]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N72L11 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_Y1
--operation mode is counter

N72L11 = CARRY(N72_q[4] & !N72L9);


--N72_q[3] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|q[3] at LC4_7_Y1
--operation mode is counter

N72_q[3]_lut_out = N72_q[3] $ N72L7;
N72_q[3]_sload_eqn = (G1L17 & G1L87) # (!G1L17 & N72_q[3]_lut_out);
N72_q[3] = DFFE(N72_q[3]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N72L9 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_Y1
--operation mode is counter

N72L9 = CARRY(!N72L7 # !N72_q[3]);


--N72_q[2] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|q[2] at LC3_7_Y1
--operation mode is counter

N72_q[2]_lut_out = N72_q[2] $ !N72L5;
N72_q[2]_sload_eqn = (G1L17 & G1L97) # (!G1L17 & N72_q[2]_lut_out);
N72_q[2] = DFFE(N72_q[2]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N72L7 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_Y1
--operation mode is counter

N72L7 = CARRY(N72_q[2] & !N72L5);


--N72_q[1] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|q[1] at LC2_7_Y1
--operation mode is counter

N72_q[1]_lut_out = N72_q[1] $ N72L3;
N72_q[1]_sload_eqn = (G1L17 & G1L08) # (!G1L17 & N72_q[1]_lut_out);
N72_q[1] = DFFE(N72_q[1]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N72L5 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_Y1
--operation mode is counter

N72L5 = CARRY(!N72L3 # !N72_q[1]);


--N72_q[0] is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|q[0] at LC1_7_Y1
--operation mode is qfbk_counter

N72_q[0]_lut_out = !N72_q[0];
N72_q[0]_sload_eqn = (G1L17 & G1L18) # (!G1L17 & N72_q[0]_lut_out);
N72_q[0] = DFFE(N72_q[0]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N72L3 is rate_meters:inst_rate_meters|lpm_counter:lockout_MPE_rtl_11|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_Y1
--operation mode is qfbk_counter

N72L3 = CARRY(N72_q[0]);


--N92_q[9] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|q[9] at LC10_11_Q1
--operation mode is normal

N92_q[9]_lut_out = N92_q[9] $ N92L91;
N92_q[9]_sload_eqn = (G1L78 & G1L88) # (!G1L78 & N92_q[9]_lut_out);
N92_q[9] = DFFE(N92_q[9]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);


--N92_q[8] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|q[8] at LC9_11_Q1
--operation mode is counter

N92_q[8]_lut_out = N92_q[8] $ !N92L71;
N92_q[8]_sload_eqn = (G1L78 & G1L98) # (!G1L78 & N92_q[8]_lut_out);
N92_q[8] = DFFE(N92_q[8]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N92L91 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_11_Q1
--operation mode is counter

N92L91 = CARRY(N92_q[8] & !N92L71);


--N92_q[7] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|q[7] at LC8_11_Q1
--operation mode is counter

N92_q[7]_lut_out = N92_q[7] $ N92L51;
N92_q[7]_sload_eqn = (G1L78 & G1L09) # (!G1L78 & N92_q[7]_lut_out);
N92_q[7] = DFFE(N92_q[7]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N92L71 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_11_Q1
--operation mode is counter

N92L71 = CARRY(!N92L51 # !N92_q[7]);


--N92_q[6] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|q[6] at LC7_11_Q1
--operation mode is counter

N92_q[6]_lut_out = N92_q[6] $ !N92L31;
N92_q[6]_sload_eqn = (G1L78 & G1L19) # (!G1L78 & N92_q[6]_lut_out);
N92_q[6] = DFFE(N92_q[6]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N92L51 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_11_Q1
--operation mode is counter

N92L51 = CARRY(N92_q[6] & !N92L31);


--N92_q[5] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|q[5] at LC6_11_Q1
--operation mode is counter

N92_q[5]_lut_out = N92_q[5] $ N92L11;
N92_q[5]_sload_eqn = (G1L78 & G1L29) # (!G1L78 & N92_q[5]_lut_out);
N92_q[5] = DFFE(N92_q[5]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N92L31 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_11_Q1
--operation mode is counter

N92L31 = CARRY(!N92L11 # !N92_q[5]);


--N92_q[4] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|q[4] at LC5_11_Q1
--operation mode is counter

N92_q[4]_lut_out = N92_q[4] $ !N92L9;
N92_q[4]_sload_eqn = (G1L78 & G1L39) # (!G1L78 & N92_q[4]_lut_out);
N92_q[4] = DFFE(N92_q[4]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N92L11 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_11_Q1
--operation mode is counter

N92L11 = CARRY(N92_q[4] & !N92L9);


--N92_q[3] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|q[3] at LC4_11_Q1
--operation mode is counter

N92_q[3]_lut_out = N92_q[3] $ N92L7;
N92_q[3]_sload_eqn = (G1L78 & G1L49) # (!G1L78 & N92_q[3]_lut_out);
N92_q[3] = DFFE(N92_q[3]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N92L9 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_11_Q1
--operation mode is counter

N92L9 = CARRY(!N92L7 # !N92_q[3]);


--N92_q[2] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|q[2] at LC3_11_Q1
--operation mode is counter

N92_q[2]_lut_out = N92_q[2] $ !N92L5;
N92_q[2]_sload_eqn = (G1L78 & G1L59) # (!G1L78 & N92_q[2]_lut_out);
N92_q[2] = DFFE(N92_q[2]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N92L7 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_11_Q1
--operation mode is counter

N92L7 = CARRY(N92_q[2] & !N92L5);


--N92_q[1] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|q[1] at LC2_11_Q1
--operation mode is counter

N92_q[1]_lut_out = N92_q[1] $ N92L3;
N92_q[1]_sload_eqn = (G1L78 & G1L69) # (!G1L78 & N92_q[1]_lut_out);
N92_q[1] = DFFE(N92_q[1]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N92L5 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_11_Q1
--operation mode is counter

N92L5 = CARRY(!N92L3 # !N92_q[1]);


--N92_q[0] is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|q[0] at LC1_11_Q1
--operation mode is qfbk_counter

N92_q[0]_lut_out = !N92_q[0];
N92_q[0]_sload_eqn = (G1L78 & G1L79) # (!G1L78 & N92_q[0]_lut_out);
N92_q[0] = DFFE(N92_q[0]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_second_cnt[26]);

--N92L3 is rate_meters:inst_rate_meters|lpm_counter:lockout_SPE_rtl_10|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_11_Q1
--operation mode is qfbk_counter

N92L3 = CARRY(N92_q[0]);


--N82_q[8] is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|q[8] at LC9_4_Q1
--operation mode is normal

N82_q[8]_lut_out = N82L71 $ !N82_q[8];
N82_q[8]_sload_eqn = (G1L001 & G1L401) # (!G1L001 & N82_q[8]_lut_out);
N82_q[8] = DFFE(N82_q[8]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_i590);


--N82_q[7] is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|q[7] at LC8_4_Q1
--operation mode is counter

N82_q[7]_lut_out = N82_q[7] $ N82L51;
N82_q[7]_sload_eqn = (G1L001 & G1L501) # (!G1L001 & N82_q[7]_lut_out);
N82_q[7] = DFFE(N82_q[7]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_i590);

--N82L71 is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_4_Q1
--operation mode is counter

N82L71 = CARRY(!N82L51 # !N82_q[7]);


--N82_q[6] is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|q[6] at LC7_4_Q1
--operation mode is counter

N82_q[6]_lut_out = N82_q[6] $ !N82L31;
N82_q[6]_sload_eqn = (G1L001 & G1L601) # (!G1L001 & N82_q[6]_lut_out);
N82_q[6] = DFFE(N82_q[6]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_i590);

--N82L51 is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_4_Q1
--operation mode is counter

N82L51 = CARRY(N82_q[6] & !N82L31);


--N82_q[5] is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|q[5] at LC6_4_Q1
--operation mode is counter

N82_q[5]_lut_out = N82_q[5] $ N82L11;
N82_q[5]_sload_eqn = (G1L001 & G1L701) # (!G1L001 & N82_q[5]_lut_out);
N82_q[5] = DFFE(N82_q[5]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_i590);

--N82L31 is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_4_Q1
--operation mode is counter

N82L31 = CARRY(!N82L11 # !N82_q[5]);


--N82_q[4] is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|q[4] at LC5_4_Q1
--operation mode is counter

N82_q[4]_lut_out = N82_q[4] $ !N82L9;
N82_q[4]_sload_eqn = (G1L001 & G1L801) # (!G1L001 & N82_q[4]_lut_out);
N82_q[4] = DFFE(N82_q[4]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_i590);

--N82L11 is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_4_Q1
--operation mode is counter

N82L11 = CARRY(N82_q[4] & !N82L9);


--N82_q[3] is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|q[3] at LC4_4_Q1
--operation mode is counter

N82_q[3]_lut_out = N82_q[3] $ N82L7;
N82_q[3]_sload_eqn = (G1L001 & G1L901) # (!G1L001 & N82_q[3]_lut_out);
N82_q[3] = DFFE(N82_q[3]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_i590);

--N82L9 is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_4_Q1
--operation mode is counter

N82L9 = CARRY(!N82L7 # !N82_q[3]);


--N82_q[2] is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|q[2] at LC3_4_Q1
--operation mode is counter

N82_q[2]_lut_out = N82_q[2] $ !N82L5;
N82_q[2]_sload_eqn = (G1L001 & G1L011) # (!G1L001 & N82_q[2]_lut_out);
N82_q[2] = DFFE(N82_q[2]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_i590);

--N82L7 is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_4_Q1
--operation mode is counter

N82L7 = CARRY(N82_q[2] & !N82L5);


--N82_q[1] is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|q[1] at LC2_4_Q1
--operation mode is counter

N82_q[1]_lut_out = N82_q[1] $ N82L3;
N82_q[1]_sload_eqn = (G1L001 & G1L111) # (!G1L001 & N82_q[1]_lut_out);
N82_q[1] = DFFE(N82_q[1]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_i590);

--N82L5 is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_4_Q1
--operation mode is counter

N82L5 = CARRY(!N82L3 # !N82_q[1]);


--N82_q[0] is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|q[0] at LC1_4_Q1
--operation mode is qfbk_counter

N82_q[0]_lut_out = !N82_q[0];
N82_q[0]_sload_eqn = (G1L001 & G1L211) # (!G1L001 & N82_q[0]_lut_out);
N82_q[0] = DFFE(N82_q[0]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , !G1_i590);

--N82L3 is rate_meters:inst_rate_meters|lpm_counter:lockout_sn_rtl_9|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_4_Q1
--operation mode is qfbk_counter

N82L3 = CARRY(N82_q[0]);


--N23_q[3] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|q[3] at LC4_2_Q1
--operation mode is normal

N23_q[3]_lut_out = N23_q[3] $ N23L7;
N23_q[3]_sload_eqn = (G1_i725 & G1L321) # (!G1_i725 & N23_q[3]_lut_out);
N23_q[3]_reg_input = N23_q[3]_sload_eqn & !G1_i590;
N23_q[3] = DFFE(N23_q[3]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--N23_q[2] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|q[2] at LC3_2_Q1
--operation mode is counter

N23_q[2]_lut_out = N23_q[2] $ !N23L5;
N23_q[2]_sload_eqn = (G1_i725 & G1L421) # (!G1_i725 & N23_q[2]_lut_out);
N23_q[2]_reg_input = N23_q[2]_sload_eqn & !G1_i590;
N23_q[2] = DFFE(N23_q[2]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N23L7 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_2_Q1
--operation mode is counter

N23L7 = CARRY(N23_q[2] & !N23L5);


--N23_q[1] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|q[1] at LC2_2_Q1
--operation mode is counter

N23_q[1]_lut_out = N23_q[1] $ N23L3;
N23_q[1]_sload_eqn = (G1_i725 & G1L521) # (!G1_i725 & N23_q[1]_lut_out);
N23_q[1]_reg_input = N23_q[1]_sload_eqn & !G1_i590;
N23_q[1] = DFFE(N23_q[1]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N23L5 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_2_Q1
--operation mode is counter

N23L5 = CARRY(!N23L3 # !N23_q[1]);


--N23_q[0] is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|q[0] at LC1_2_Q1
--operation mode is qfbk_counter

N23_q[0]_lut_out = !N23_q[0];
N23_q[0]_sload_eqn = (G1_i725 & G1L621) # (!G1_i725 & N23_q[0]_lut_out);
N23_q[0]_reg_input = N23_q[0]_sload_eqn & !G1_i590;
N23_q[0] = DFFE(N23_q[0]_reg_input, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N23L3 is rate_meters:inst_rate_meters|lpm_counter:sn_rate_rtl_8|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_2_Q1
--operation mode is qfbk_counter

N23L3 = CARRY(N23_q[0]);


--N03_q[31] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[31] at LC2_7_Z1
--operation mode is normal

N03_q[31]_lut_out = N03_q[31] $ (N03L36 & G1_i281);
N03_q[31]_sload_eqn = (G1_second_cnt[26] & G1L2) # (!G1_second_cnt[26] & N03_q[31]_lut_out);
N03_q[31] = DFFE(N03_q[31]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--N03_q[30] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[30] at LC1_7_Z1
--operation mode is counter

N03_q[30]_lut_out = N03_q[30] $ (G1_i281 & !N03L16);
N03_q[30]_sload_eqn = (G1_second_cnt[26] & G1L3) # (!G1_second_cnt[26] & N03_q[30]_lut_out);
N03_q[30] = DFFE(N03_q[30]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L36 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_7_Z1
--operation mode is counter

N03L36 = CARRY(N03_q[30] & !N03L16);


--N03_q[29] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[29] at LC10_5_Z1
--operation mode is counter

N03_q[29]_lut_out = N03_q[29] $ (G1_i281 & N03L95);
N03_q[29]_sload_eqn = (G1_second_cnt[26] & G1L4) # (!G1_second_cnt[26] & N03_q[29]_lut_out);
N03_q[29] = DFFE(N03_q[29]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L16 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_5_Z1
--operation mode is counter

N03L16 = CARRY(!N03L95 # !N03_q[29]);


--N03_q[28] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[28] at LC9_5_Z1
--operation mode is counter

N03_q[28]_lut_out = N03_q[28] $ (G1_i281 & !N03L75);
N03_q[28]_sload_eqn = (G1_second_cnt[26] & G1L5) # (!G1_second_cnt[26] & N03_q[28]_lut_out);
N03_q[28] = DFFE(N03_q[28]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L95 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_5_Z1
--operation mode is counter

N03L95 = CARRY(N03_q[28] & !N03L75);


--N03_q[27] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[27] at LC8_5_Z1
--operation mode is counter

N03_q[27]_lut_out = N03_q[27] $ (G1_i281 & N03L55);
N03_q[27]_sload_eqn = (G1_second_cnt[26] & G1L6) # (!G1_second_cnt[26] & N03_q[27]_lut_out);
N03_q[27] = DFFE(N03_q[27]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L75 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_5_Z1
--operation mode is counter

N03L75 = CARRY(!N03L55 # !N03_q[27]);


--N03_q[26] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[26] at LC7_5_Z1
--operation mode is counter

N03_q[26]_lut_out = N03_q[26] $ (G1_i281 & !N03L35);
N03_q[26]_sload_eqn = (G1_second_cnt[26] & G1L7) # (!G1_second_cnt[26] & N03_q[26]_lut_out);
N03_q[26] = DFFE(N03_q[26]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L55 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_5_Z1
--operation mode is counter

N03L55 = CARRY(N03_q[26] & !N03L35);


--N03_q[25] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[25] at LC6_5_Z1
--operation mode is counter

N03_q[25]_lut_out = N03_q[25] $ (G1_i281 & N03L15);
N03_q[25]_sload_eqn = (G1_second_cnt[26] & G1L8) # (!G1_second_cnt[26] & N03_q[25]_lut_out);
N03_q[25] = DFFE(N03_q[25]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L35 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_5_Z1
--operation mode is counter

N03L35 = CARRY(!N03L15 # !N03_q[25]);


--N03_q[24] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[24] at LC5_5_Z1
--operation mode is counter

N03_q[24]_lut_out = N03_q[24] $ (G1_i281 & !N03L94);
N03_q[24]_sload_eqn = (G1_second_cnt[26] & G1L9) # (!G1_second_cnt[26] & N03_q[24]_lut_out);
N03_q[24] = DFFE(N03_q[24]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L15 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_5_Z1
--operation mode is counter

N03L15 = CARRY(N03_q[24] & !N03L94);


--N03_q[23] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[23] at LC4_5_Z1
--operation mode is counter

N03_q[23]_lut_out = N03_q[23] $ (G1_i281 & N03L74);
N03_q[23]_sload_eqn = (G1_second_cnt[26] & G1L01) # (!G1_second_cnt[26] & N03_q[23]_lut_out);
N03_q[23] = DFFE(N03_q[23]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L94 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_5_Z1
--operation mode is counter

N03L94 = CARRY(!N03L74 # !N03_q[23]);


--N03_q[22] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[22] at LC3_5_Z1
--operation mode is counter

N03_q[22]_lut_out = N03_q[22] $ (G1_i281 & !N03L54);
N03_q[22]_sload_eqn = (G1_second_cnt[26] & G1L11) # (!G1_second_cnt[26] & N03_q[22]_lut_out);
N03_q[22] = DFFE(N03_q[22]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L74 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_5_Z1
--operation mode is counter

N03L74 = CARRY(N03_q[22] & !N03L54);


--N03_q[21] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[21] at LC2_5_Z1
--operation mode is counter

N03_q[21]_lut_out = N03_q[21] $ (G1_i281 & N03L34);
N03_q[21]_sload_eqn = (G1_second_cnt[26] & G1L21) # (!G1_second_cnt[26] & N03_q[21]_lut_out);
N03_q[21] = DFFE(N03_q[21]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L54 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_5_Z1
--operation mode is counter

N03L54 = CARRY(!N03L34 # !N03_q[21]);


--N03_q[20] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[20] at LC1_5_Z1
--operation mode is counter

N03_q[20]_lut_out = N03_q[20] $ (G1_i281 & !N03L14);
N03_q[20]_sload_eqn = (G1_second_cnt[26] & G1L31) # (!G1_second_cnt[26] & N03_q[20]_lut_out);
N03_q[20] = DFFE(N03_q[20]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L34 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_5_Z1
--operation mode is counter

N03L34 = CARRY(N03_q[20] & !N03L14);


--N03_q[19] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[19] at LC10_3_Z1
--operation mode is counter

N03_q[19]_lut_out = N03_q[19] $ (G1_i281 & N03L93);
N03_q[19]_sload_eqn = (G1_second_cnt[26] & G1L41) # (!G1_second_cnt[26] & N03_q[19]_lut_out);
N03_q[19] = DFFE(N03_q[19]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L14 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_3_Z1
--operation mode is counter

N03L14 = CARRY(!N03L93 # !N03_q[19]);


--N03_q[18] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[18] at LC9_3_Z1
--operation mode is counter

N03_q[18]_lut_out = N03_q[18] $ (G1_i281 & !N03L73);
N03_q[18]_sload_eqn = (G1_second_cnt[26] & G1L51) # (!G1_second_cnt[26] & N03_q[18]_lut_out);
N03_q[18] = DFFE(N03_q[18]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L93 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_3_Z1
--operation mode is counter

N03L93 = CARRY(N03_q[18] & !N03L73);


--N03_q[17] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[17] at LC8_3_Z1
--operation mode is counter

N03_q[17]_lut_out = N03_q[17] $ (G1_i281 & N03L53);
N03_q[17]_sload_eqn = (G1_second_cnt[26] & G1L61) # (!G1_second_cnt[26] & N03_q[17]_lut_out);
N03_q[17] = DFFE(N03_q[17]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L73 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_3_Z1
--operation mode is counter

N03L73 = CARRY(!N03L53 # !N03_q[17]);


--N03_q[16] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[16] at LC7_3_Z1
--operation mode is counter

N03_q[16]_lut_out = N03_q[16] $ (G1_i281 & !N03L33);
N03_q[16]_sload_eqn = (G1_second_cnt[26] & G1L71) # (!G1_second_cnt[26] & N03_q[16]_lut_out);
N03_q[16] = DFFE(N03_q[16]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L53 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_3_Z1
--operation mode is counter

N03L53 = CARRY(N03_q[16] & !N03L33);


--N03_q[15] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[15] at LC6_3_Z1
--operation mode is counter

N03_q[15]_lut_out = N03_q[15] $ (G1_i281 & N03L13);
N03_q[15]_sload_eqn = (G1_second_cnt[26] & G1L81) # (!G1_second_cnt[26] & N03_q[15]_lut_out);
N03_q[15] = DFFE(N03_q[15]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L33 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_3_Z1
--operation mode is counter

N03L33 = CARRY(!N03L13 # !N03_q[15]);


--N03_q[14] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[14] at LC5_3_Z1
--operation mode is counter

N03_q[14]_lut_out = N03_q[14] $ (G1_i281 & !N03L92);
N03_q[14]_sload_eqn = (G1_second_cnt[26] & G1L91) # (!G1_second_cnt[26] & N03_q[14]_lut_out);
N03_q[14] = DFFE(N03_q[14]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L13 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_3_Z1
--operation mode is counter

N03L13 = CARRY(N03_q[14] & !N03L92);


--N03_q[13] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[13] at LC4_3_Z1
--operation mode is counter

N03_q[13]_lut_out = N03_q[13] $ (G1_i281 & N03L72);
N03_q[13]_sload_eqn = (G1_second_cnt[26] & G1L02) # (!G1_second_cnt[26] & N03_q[13]_lut_out);
N03_q[13] = DFFE(N03_q[13]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L92 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_3_Z1
--operation mode is counter

N03L92 = CARRY(!N03L72 # !N03_q[13]);


--N03_q[12] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[12] at LC3_3_Z1
--operation mode is counter

N03_q[12]_lut_out = N03_q[12] $ (G1_i281 & !N03L52);
N03_q[12]_sload_eqn = (G1_second_cnt[26] & G1L12) # (!G1_second_cnt[26] & N03_q[12]_lut_out);
N03_q[12] = DFFE(N03_q[12]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L72 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_3_Z1
--operation mode is counter

N03L72 = CARRY(N03_q[12] & !N03L52);


--N03_q[11] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[11] at LC2_3_Z1
--operation mode is counter

N03_q[11]_lut_out = N03_q[11] $ (G1_i281 & N03L32);
N03_q[11]_sload_eqn = (G1_second_cnt[26] & G1L22) # (!G1_second_cnt[26] & N03_q[11]_lut_out);
N03_q[11] = DFFE(N03_q[11]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L52 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_3_Z1
--operation mode is counter

N03L52 = CARRY(!N03L32 # !N03_q[11]);


--N03_q[10] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[10] at LC1_3_Z1
--operation mode is counter

N03_q[10]_lut_out = N03_q[10] $ (G1_i281 & !N03L12);
N03_q[10]_sload_eqn = (G1_second_cnt[26] & G1L32) # (!G1_second_cnt[26] & N03_q[10]_lut_out);
N03_q[10] = DFFE(N03_q[10]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L32 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_3_Z1
--operation mode is counter

N03L32 = CARRY(N03_q[10] & !N03L12);


--N03_q[9] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[9] at LC10_1_Z1
--operation mode is counter

N03_q[9]_lut_out = N03_q[9] $ (G1_i281 & N03L91);
N03_q[9]_sload_eqn = (G1_second_cnt[26] & G1L42) # (!G1_second_cnt[26] & N03_q[9]_lut_out);
N03_q[9] = DFFE(N03_q[9]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L12 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_1_Z1
--operation mode is counter

N03L12 = CARRY(!N03L91 # !N03_q[9]);


--N03_q[8] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[8] at LC9_1_Z1
--operation mode is counter

N03_q[8]_lut_out = N03_q[8] $ (G1_i281 & !N03L71);
N03_q[8]_sload_eqn = (G1_second_cnt[26] & G1L52) # (!G1_second_cnt[26] & N03_q[8]_lut_out);
N03_q[8] = DFFE(N03_q[8]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L91 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_1_Z1
--operation mode is counter

N03L91 = CARRY(N03_q[8] & !N03L71);


--N03_q[7] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[7] at LC8_1_Z1
--operation mode is counter

N03_q[7]_lut_out = N03_q[7] $ (G1_i281 & N03L51);
N03_q[7]_sload_eqn = (G1_second_cnt[26] & G1L62) # (!G1_second_cnt[26] & N03_q[7]_lut_out);
N03_q[7] = DFFE(N03_q[7]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L71 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_1_Z1
--operation mode is counter

N03L71 = CARRY(!N03L51 # !N03_q[7]);


--N03_q[6] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[6] at LC7_1_Z1
--operation mode is counter

N03_q[6]_lut_out = N03_q[6] $ (G1_i281 & !N03L31);
N03_q[6]_sload_eqn = (G1_second_cnt[26] & G1L72) # (!G1_second_cnt[26] & N03_q[6]_lut_out);
N03_q[6] = DFFE(N03_q[6]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L51 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_1_Z1
--operation mode is counter

N03L51 = CARRY(N03_q[6] & !N03L31);


--N03_q[5] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[5] at LC6_1_Z1
--operation mode is counter

N03_q[5]_lut_out = N03_q[5] $ (G1_i281 & N03L11);
N03_q[5]_sload_eqn = (G1_second_cnt[26] & G1L82) # (!G1_second_cnt[26] & N03_q[5]_lut_out);
N03_q[5] = DFFE(N03_q[5]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L31 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_1_Z1
--operation mode is counter

N03L31 = CARRY(!N03L11 # !N03_q[5]);


--N03_q[4] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[4] at LC5_1_Z1
--operation mode is counter

N03_q[4]_lut_out = N03_q[4] $ (G1_i281 & !N03L9);
N03_q[4]_sload_eqn = (G1_second_cnt[26] & G1L92) # (!G1_second_cnt[26] & N03_q[4]_lut_out);
N03_q[4] = DFFE(N03_q[4]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L11 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_1_Z1
--operation mode is counter

N03L11 = CARRY(N03_q[4] & !N03L9);


--N03_q[3] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[3] at LC4_1_Z1
--operation mode is counter

N03_q[3]_lut_out = N03_q[3] $ (G1_i281 & N03L7);
N03_q[3]_sload_eqn = (G1_second_cnt[26] & G1L03) # (!G1_second_cnt[26] & N03_q[3]_lut_out);
N03_q[3] = DFFE(N03_q[3]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L9 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_1_Z1
--operation mode is counter

N03L9 = CARRY(!N03L7 # !N03_q[3]);


--N03_q[2] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[2] at LC3_1_Z1
--operation mode is counter

N03_q[2]_lut_out = N03_q[2] $ (G1_i281 & !N03L5);
N03_q[2]_sload_eqn = (G1_second_cnt[26] & G1L13) # (!G1_second_cnt[26] & N03_q[2]_lut_out);
N03_q[2] = DFFE(N03_q[2]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L7 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_1_Z1
--operation mode is counter

N03L7 = CARRY(N03_q[2] & !N03L5);


--N03_q[1] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[1] at LC2_1_Z1
--operation mode is counter

N03_q[1]_lut_out = N03_q[1] $ (G1_i281 & N03L3);
N03_q[1]_sload_eqn = (G1_second_cnt[26] & G1L23) # (!G1_second_cnt[26] & N03_q[1]_lut_out);
N03_q[1] = DFFE(N03_q[1]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L5 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_1_Z1
--operation mode is counter

N03L5 = CARRY(!N03L3 # !N03_q[1]);


--N03_q[0] is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|q[0] at LC1_1_Z1
--operation mode is qfbk_counter

N03_q[0]_lut_out = G1_i281 $ N03_q[0];
N03_q[0]_sload_eqn = (G1_second_cnt[26] & G1L33) # (!G1_second_cnt[26] & N03_q[0]_lut_out);
N03_q[0] = DFFE(N03_q[0]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N03L3 is rate_meters:inst_rate_meters|lpm_counter:rate_MPE_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_1_Z1
--operation mode is qfbk_counter

N03L3 = CARRY(N03_q[0]);


--N13_q[31] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[31] at LC2_8_V1
--operation mode is normal

N13_q[31]_lut_out = N13_q[31] $ (N13L36 & G1_i346);
N13_q[31]_sload_eqn = (G1_second_cnt[26] & G1L43) # (!G1_second_cnt[26] & N13_q[31]_lut_out);
N13_q[31] = DFFE(N13_q[31]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--N13_q[30] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[30] at LC1_8_V1
--operation mode is counter

N13_q[30]_lut_out = N13_q[30] $ (G1_i346 & !N13L16);
N13_q[30]_sload_eqn = (G1_second_cnt[26] & G1L53) # (!G1_second_cnt[26] & N13_q[30]_lut_out);
N13_q[30] = DFFE(N13_q[30]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L36 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_8_V1
--operation mode is counter

N13L36 = CARRY(N13_q[30] & !N13L16);


--N13_q[29] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[29] at LC10_6_V1
--operation mode is counter

N13_q[29]_lut_out = N13_q[29] $ (G1_i346 & N13L95);
N13_q[29]_sload_eqn = (G1_second_cnt[26] & G1L63) # (!G1_second_cnt[26] & N13_q[29]_lut_out);
N13_q[29] = DFFE(N13_q[29]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L16 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_6_V1
--operation mode is counter

N13L16 = CARRY(!N13L95 # !N13_q[29]);


--N13_q[28] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[28] at LC9_6_V1
--operation mode is counter

N13_q[28]_lut_out = N13_q[28] $ (G1_i346 & !N13L75);
N13_q[28]_sload_eqn = (G1_second_cnt[26] & G1L73) # (!G1_second_cnt[26] & N13_q[28]_lut_out);
N13_q[28] = DFFE(N13_q[28]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L95 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_6_V1
--operation mode is counter

N13L95 = CARRY(N13_q[28] & !N13L75);


--N13_q[27] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[27] at LC8_6_V1
--operation mode is counter

N13_q[27]_lut_out = N13_q[27] $ (G1_i346 & N13L55);
N13_q[27]_sload_eqn = (G1_second_cnt[26] & G1L83) # (!G1_second_cnt[26] & N13_q[27]_lut_out);
N13_q[27] = DFFE(N13_q[27]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L75 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_6_V1
--operation mode is counter

N13L75 = CARRY(!N13L55 # !N13_q[27]);


--N13_q[26] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[26] at LC7_6_V1
--operation mode is counter

N13_q[26]_lut_out = N13_q[26] $ (G1_i346 & !N13L35);
N13_q[26]_sload_eqn = (G1_second_cnt[26] & G1L93) # (!G1_second_cnt[26] & N13_q[26]_lut_out);
N13_q[26] = DFFE(N13_q[26]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L55 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_6_V1
--operation mode is counter

N13L55 = CARRY(N13_q[26] & !N13L35);


--N13_q[25] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[25] at LC6_6_V1
--operation mode is counter

N13_q[25]_lut_out = N13_q[25] $ (G1_i346 & N13L15);
N13_q[25]_sload_eqn = (G1_second_cnt[26] & G1L04) # (!G1_second_cnt[26] & N13_q[25]_lut_out);
N13_q[25] = DFFE(N13_q[25]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L35 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_6_V1
--operation mode is counter

N13L35 = CARRY(!N13L15 # !N13_q[25]);


--N13_q[24] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[24] at LC5_6_V1
--operation mode is counter

N13_q[24]_lut_out = N13_q[24] $ (G1_i346 & !N13L94);
N13_q[24]_sload_eqn = (G1_second_cnt[26] & G1L14) # (!G1_second_cnt[26] & N13_q[24]_lut_out);
N13_q[24] = DFFE(N13_q[24]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L15 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_6_V1
--operation mode is counter

N13L15 = CARRY(N13_q[24] & !N13L94);


--N13_q[23] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[23] at LC4_6_V1
--operation mode is counter

N13_q[23]_lut_out = N13_q[23] $ (G1_i346 & N13L74);
N13_q[23]_sload_eqn = (G1_second_cnt[26] & G1L24) # (!G1_second_cnt[26] & N13_q[23]_lut_out);
N13_q[23] = DFFE(N13_q[23]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L94 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_6_V1
--operation mode is counter

N13L94 = CARRY(!N13L74 # !N13_q[23]);


--N13_q[22] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[22] at LC3_6_V1
--operation mode is counter

N13_q[22]_lut_out = N13_q[22] $ (G1_i346 & !N13L54);
N13_q[22]_sload_eqn = (G1_second_cnt[26] & G1L34) # (!G1_second_cnt[26] & N13_q[22]_lut_out);
N13_q[22] = DFFE(N13_q[22]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L74 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_6_V1
--operation mode is counter

N13L74 = CARRY(N13_q[22] & !N13L54);


--N13_q[21] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[21] at LC2_6_V1
--operation mode is counter

N13_q[21]_lut_out = N13_q[21] $ (G1_i346 & N13L34);
N13_q[21]_sload_eqn = (G1_second_cnt[26] & G1L44) # (!G1_second_cnt[26] & N13_q[21]_lut_out);
N13_q[21] = DFFE(N13_q[21]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L54 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_6_V1
--operation mode is counter

N13L54 = CARRY(!N13L34 # !N13_q[21]);


--N13_q[20] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[20] at LC1_6_V1
--operation mode is counter

N13_q[20]_lut_out = N13_q[20] $ (G1_i346 & !N13L14);
N13_q[20]_sload_eqn = (G1_second_cnt[26] & G1L54) # (!G1_second_cnt[26] & N13_q[20]_lut_out);
N13_q[20] = DFFE(N13_q[20]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L34 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_6_V1
--operation mode is counter

N13L34 = CARRY(N13_q[20] & !N13L14);


--N13_q[19] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[19] at LC10_4_V1
--operation mode is counter

N13_q[19]_lut_out = N13_q[19] $ (G1_i346 & N13L93);
N13_q[19]_sload_eqn = (G1_second_cnt[26] & G1L64) # (!G1_second_cnt[26] & N13_q[19]_lut_out);
N13_q[19] = DFFE(N13_q[19]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L14 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_4_V1
--operation mode is counter

N13L14 = CARRY(!N13L93 # !N13_q[19]);


--N13_q[18] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[18] at LC9_4_V1
--operation mode is counter

N13_q[18]_lut_out = N13_q[18] $ (G1_i346 & !N13L73);
N13_q[18]_sload_eqn = (G1_second_cnt[26] & G1L74) # (!G1_second_cnt[26] & N13_q[18]_lut_out);
N13_q[18] = DFFE(N13_q[18]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L93 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_4_V1
--operation mode is counter

N13L93 = CARRY(N13_q[18] & !N13L73);


--N13_q[17] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[17] at LC8_4_V1
--operation mode is counter

N13_q[17]_lut_out = N13_q[17] $ (G1_i346 & N13L53);
N13_q[17]_sload_eqn = (G1_second_cnt[26] & G1L84) # (!G1_second_cnt[26] & N13_q[17]_lut_out);
N13_q[17] = DFFE(N13_q[17]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L73 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_4_V1
--operation mode is counter

N13L73 = CARRY(!N13L53 # !N13_q[17]);


--N13_q[16] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[16] at LC7_4_V1
--operation mode is counter

N13_q[16]_lut_out = N13_q[16] $ (G1_i346 & !N13L33);
N13_q[16]_sload_eqn = (G1_second_cnt[26] & G1L94) # (!G1_second_cnt[26] & N13_q[16]_lut_out);
N13_q[16] = DFFE(N13_q[16]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L53 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_4_V1
--operation mode is counter

N13L53 = CARRY(N13_q[16] & !N13L33);


--N13_q[15] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[15] at LC6_4_V1
--operation mode is counter

N13_q[15]_lut_out = N13_q[15] $ (G1_i346 & N13L13);
N13_q[15]_sload_eqn = (G1_second_cnt[26] & G1L05) # (!G1_second_cnt[26] & N13_q[15]_lut_out);
N13_q[15] = DFFE(N13_q[15]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L33 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_4_V1
--operation mode is counter

N13L33 = CARRY(!N13L13 # !N13_q[15]);


--N13_q[14] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[14] at LC5_4_V1
--operation mode is counter

N13_q[14]_lut_out = N13_q[14] $ (G1_i346 & !N13L92);
N13_q[14]_sload_eqn = (G1_second_cnt[26] & G1L15) # (!G1_second_cnt[26] & N13_q[14]_lut_out);
N13_q[14] = DFFE(N13_q[14]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L13 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_4_V1
--operation mode is counter

N13L13 = CARRY(N13_q[14] & !N13L92);


--N13_q[13] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[13] at LC4_4_V1
--operation mode is counter

N13_q[13]_lut_out = N13_q[13] $ (G1_i346 & N13L72);
N13_q[13]_sload_eqn = (G1_second_cnt[26] & G1L25) # (!G1_second_cnt[26] & N13_q[13]_lut_out);
N13_q[13] = DFFE(N13_q[13]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L92 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_4_V1
--operation mode is counter

N13L92 = CARRY(!N13L72 # !N13_q[13]);


--N13_q[12] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[12] at LC3_4_V1
--operation mode is counter

N13_q[12]_lut_out = N13_q[12] $ (G1_i346 & !N13L52);
N13_q[12]_sload_eqn = (G1_second_cnt[26] & G1L35) # (!G1_second_cnt[26] & N13_q[12]_lut_out);
N13_q[12] = DFFE(N13_q[12]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L72 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_4_V1
--operation mode is counter

N13L72 = CARRY(N13_q[12] & !N13L52);


--N13_q[11] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[11] at LC2_4_V1
--operation mode is counter

N13_q[11]_lut_out = N13_q[11] $ (G1_i346 & N13L32);
N13_q[11]_sload_eqn = (G1_second_cnt[26] & G1L45) # (!G1_second_cnt[26] & N13_q[11]_lut_out);
N13_q[11] = DFFE(N13_q[11]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L52 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_4_V1
--operation mode is counter

N13L52 = CARRY(!N13L32 # !N13_q[11]);


--N13_q[10] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[10] at LC1_4_V1
--operation mode is counter

N13_q[10]_lut_out = N13_q[10] $ (G1_i346 & !N13L12);
N13_q[10]_sload_eqn = (G1_second_cnt[26] & G1L55) # (!G1_second_cnt[26] & N13_q[10]_lut_out);
N13_q[10] = DFFE(N13_q[10]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L32 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_4_V1
--operation mode is counter

N13L32 = CARRY(N13_q[10] & !N13L12);


--N13_q[9] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[9] at LC10_2_V1
--operation mode is counter

N13_q[9]_lut_out = N13_q[9] $ (G1_i346 & N13L91);
N13_q[9]_sload_eqn = (G1_second_cnt[26] & G1L65) # (!G1_second_cnt[26] & N13_q[9]_lut_out);
N13_q[9] = DFFE(N13_q[9]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L12 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_2_V1
--operation mode is counter

N13L12 = CARRY(!N13L91 # !N13_q[9]);


--N13_q[8] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[8] at LC9_2_V1
--operation mode is counter

N13_q[8]_lut_out = N13_q[8] $ (G1_i346 & !N13L71);
N13_q[8]_sload_eqn = (G1_second_cnt[26] & G1L75) # (!G1_second_cnt[26] & N13_q[8]_lut_out);
N13_q[8] = DFFE(N13_q[8]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L91 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_2_V1
--operation mode is counter

N13L91 = CARRY(N13_q[8] & !N13L71);


--N13_q[7] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[7] at LC8_2_V1
--operation mode is counter

N13_q[7]_lut_out = N13_q[7] $ (G1_i346 & N13L51);
N13_q[7]_sload_eqn = (G1_second_cnt[26] & G1L85) # (!G1_second_cnt[26] & N13_q[7]_lut_out);
N13_q[7] = DFFE(N13_q[7]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L71 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_2_V1
--operation mode is counter

N13L71 = CARRY(!N13L51 # !N13_q[7]);


--N13_q[6] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[6] at LC7_2_V1
--operation mode is counter

N13_q[6]_lut_out = N13_q[6] $ (G1_i346 & !N13L31);
N13_q[6]_sload_eqn = (G1_second_cnt[26] & G1L95) # (!G1_second_cnt[26] & N13_q[6]_lut_out);
N13_q[6] = DFFE(N13_q[6]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L51 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_2_V1
--operation mode is counter

N13L51 = CARRY(N13_q[6] & !N13L31);


--N13_q[5] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[5] at LC6_2_V1
--operation mode is counter

N13_q[5]_lut_out = N13_q[5] $ (G1_i346 & N13L11);
N13_q[5]_sload_eqn = (G1_second_cnt[26] & G1L06) # (!G1_second_cnt[26] & N13_q[5]_lut_out);
N13_q[5] = DFFE(N13_q[5]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L31 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_2_V1
--operation mode is counter

N13L31 = CARRY(!N13L11 # !N13_q[5]);


--N13_q[4] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[4] at LC5_2_V1
--operation mode is counter

N13_q[4]_lut_out = N13_q[4] $ (G1_i346 & !N13L9);
N13_q[4]_sload_eqn = (G1_second_cnt[26] & G1L16) # (!G1_second_cnt[26] & N13_q[4]_lut_out);
N13_q[4] = DFFE(N13_q[4]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L11 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_2_V1
--operation mode is counter

N13L11 = CARRY(N13_q[4] & !N13L9);


--N13_q[3] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[3] at LC4_2_V1
--operation mode is counter

N13_q[3]_lut_out = N13_q[3] $ (G1_i346 & N13L7);
N13_q[3]_sload_eqn = (G1_second_cnt[26] & G1L26) # (!G1_second_cnt[26] & N13_q[3]_lut_out);
N13_q[3] = DFFE(N13_q[3]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L9 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_2_V1
--operation mode is counter

N13L9 = CARRY(!N13L7 # !N13_q[3]);


--N13_q[2] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[2] at LC3_2_V1
--operation mode is counter

N13_q[2]_lut_out = N13_q[2] $ (G1_i346 & !N13L5);
N13_q[2]_sload_eqn = (G1_second_cnt[26] & G1L36) # (!G1_second_cnt[26] & N13_q[2]_lut_out);
N13_q[2] = DFFE(N13_q[2]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L7 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_2_V1
--operation mode is counter

N13L7 = CARRY(N13_q[2] & !N13L5);


--N13_q[1] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[1] at LC2_2_V1
--operation mode is counter

N13_q[1]_lut_out = N13_q[1] $ (G1_i346 & N13L3);
N13_q[1]_sload_eqn = (G1_second_cnt[26] & G1L46) # (!G1_second_cnt[26] & N13_q[1]_lut_out);
N13_q[1] = DFFE(N13_q[1]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L5 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_2_V1
--operation mode is counter

N13L5 = CARRY(!N13L3 # !N13_q[1]);


--N13_q[0] is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|q[0] at LC1_2_V1
--operation mode is qfbk_counter

N13_q[0]_lut_out = G1_i346 $ N13_q[0];
N13_q[0]_sload_eqn = (G1_second_cnt[26] & G1L56) # (!G1_second_cnt[26] & N13_q[0]_lut_out);
N13_q[0] = DFFE(N13_q[0]_sload_eqn, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );

--N13L3 is rate_meters:inst_rate_meters|lpm_counter:rate_SPE_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_2_V1
--operation mode is qfbk_counter

N13L3 = CARRY(N13_q[0]);


--N52_sload_path[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[7] at LC8_15_O2
--operation mode is normal

N52_sload_path[7]_lut_out = N52L51 $ N52_sload_path[7];
N52_sload_path[7]_sload_eqn = (!CE1L7 & N52_sset_path[7]) # (CE1L7 & N52_sload_path[7]_lut_out);
N52_sload_path[7] = DFFE(N52_sload_path[7]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);


--N52_sload_path[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[6] at LC7_15_O2
--operation mode is counter

N52_sload_path[6]_lut_out = N52_sload_path[6] $ !N52L31;
N52_sload_path[6]_sload_eqn = (!CE1L7 & N52_sset_path[6]) # (CE1L7 & N52_sload_path[6]_lut_out);
N52_sload_path[6] = DFFE(N52_sload_path[6]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);

--N52L51 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_15_O2
--operation mode is counter

N52L51 = CARRY(N52_sload_path[6] & !N52L31);


--N52_sload_path[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[5] at LC6_15_O2
--operation mode is counter

N52_sload_path[5]_lut_out = N52_sload_path[5] $ N52L11;
N52_sload_path[5]_sload_eqn = (!CE1L7 & N52_sset_path[5]) # (CE1L7 & N52_sload_path[5]_lut_out);
N52_sload_path[5] = DFFE(N52_sload_path[5]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);

--N52L31 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_15_O2
--operation mode is counter

N52L31 = CARRY(!N52L11 # !N52_sload_path[5]);


--N52_sload_path[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[4] at LC5_15_O2
--operation mode is counter

N52_sload_path[4]_lut_out = N52_sload_path[4] $ !N52L9;
N52_sload_path[4]_sload_eqn = (!CE1L7 & N52_sset_path[4]) # (CE1L7 & N52_sload_path[4]_lut_out);
N52_sload_path[4] = DFFE(N52_sload_path[4]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);

--N52L11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_15_O2
--operation mode is counter

N52L11 = CARRY(N52_sload_path[4] & !N52L9);


--N52_sload_path[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[3] at LC4_15_O2
--operation mode is counter

N52_sload_path[3]_lut_out = N52_sload_path[3] $ N52L7;
N52_sload_path[3]_sload_eqn = (!CE1L7 & N52_sset_path[3]) # (CE1L7 & N52_sload_path[3]_lut_out);
N52_sload_path[3] = DFFE(N52_sload_path[3]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);

--N52L9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_15_O2
--operation mode is counter

N52L9 = CARRY(!N52L7 # !N52_sload_path[3]);


--N52_sload_path[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[2] at LC3_15_O2
--operation mode is counter

N52_sload_path[2]_lut_out = N52_sload_path[2] $ !N52L5;
N52_sload_path[2]_sload_eqn = (!CE1L7 & N52_sset_path[2]) # (CE1L7 & N52_sload_path[2]_lut_out);
N52_sload_path[2] = DFFE(N52_sload_path[2]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);

--N52L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_15_O2
--operation mode is counter

N52L7 = CARRY(N52_sload_path[2] & !N52L5);


--N52_sload_path[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[1] at LC2_15_O2
--operation mode is counter

N52_sload_path[1]_lut_out = N52_sload_path[1] $ N52L3;
N52_sload_path[1]_sload_eqn = (!CE1L7 & N52_sset_path[1]) # (CE1L7 & N52_sload_path[1]_lut_out);
N52_sload_path[1] = DFFE(N52_sload_path[1]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);

--N52L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_15_O2
--operation mode is counter

N52L5 = CARRY(!N52L3 # !N52_sload_path[1]);


--N52_sload_path[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sload_path[0] at LC1_15_O2
--operation mode is qfbk_counter

N52_sload_path[0]_lut_out = !N52_sload_path[0];
N52_sload_path[0]_sload_eqn = (!CE1L7 & N52_sset_path[0]) # (CE1L7 & N52_sload_path[0]_lut_out);
N52_sload_path[0] = DFFE(N52_sload_path[0]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);

--N52L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_15_O2
--operation mode is qfbk_counter

N52L3 = CARRY(N52_sload_path[0]);


--N62_sload_path[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[7] at LC8_14_F2
--operation mode is normal

N62_sload_path[7]_lut_out = N62L51 $ N62_sload_path[7];
N62_sload_path[7]_sload_eqn = (!CE2L7 & N62_sset_path[7]) # (CE2L7 & N62_sload_path[7]_lut_out);
N62_sload_path[7] = DFFE(N62_sload_path[7]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);


--N62_sload_path[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[6] at LC7_14_F2
--operation mode is counter

N62_sload_path[6]_lut_out = N62_sload_path[6] $ !N62L31;
N62_sload_path[6]_sload_eqn = (!CE2L7 & N62_sset_path[6]) # (CE2L7 & N62_sload_path[6]_lut_out);
N62_sload_path[6] = DFFE(N62_sload_path[6]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);

--N62L51 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_14_F2
--operation mode is counter

N62L51 = CARRY(N62_sload_path[6] & !N62L31);


--N62_sload_path[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[5] at LC6_14_F2
--operation mode is counter

N62_sload_path[5]_lut_out = N62_sload_path[5] $ N62L11;
N62_sload_path[5]_sload_eqn = (!CE2L7 & N62_sset_path[5]) # (CE2L7 & N62_sload_path[5]_lut_out);
N62_sload_path[5] = DFFE(N62_sload_path[5]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);

--N62L31 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_14_F2
--operation mode is counter

N62L31 = CARRY(!N62L11 # !N62_sload_path[5]);


--N62_sload_path[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[4] at LC5_14_F2
--operation mode is counter

N62_sload_path[4]_lut_out = N62_sload_path[4] $ !N62L9;
N62_sload_path[4]_sload_eqn = (!CE2L7 & N62_sset_path[4]) # (CE2L7 & N62_sload_path[4]_lut_out);
N62_sload_path[4] = DFFE(N62_sload_path[4]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);

--N62L11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_14_F2
--operation mode is counter

N62L11 = CARRY(N62_sload_path[4] & !N62L9);


--N62_sload_path[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[3] at LC4_14_F2
--operation mode is counter

N62_sload_path[3]_lut_out = N62_sload_path[3] $ N62L7;
N62_sload_path[3]_sload_eqn = (!CE2L7 & N62_sset_path[3]) # (CE2L7 & N62_sload_path[3]_lut_out);
N62_sload_path[3] = DFFE(N62_sload_path[3]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);

--N62L9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_14_F2
--operation mode is counter

N62L9 = CARRY(!N62L7 # !N62_sload_path[3]);


--N62_sload_path[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[2] at LC3_14_F2
--operation mode is counter

N62_sload_path[2]_lut_out = N62_sload_path[2] $ !N62L5;
N62_sload_path[2]_sload_eqn = (!CE2L7 & N62_sset_path[2]) # (CE2L7 & N62_sload_path[2]_lut_out);
N62_sload_path[2] = DFFE(N62_sload_path[2]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);

--N62L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_14_F2
--operation mode is counter

N62L7 = CARRY(N62_sload_path[2] & !N62L5);


--N62_sload_path[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[1] at LC2_14_F2
--operation mode is counter

N62_sload_path[1]_lut_out = N62_sload_path[1] $ N62L3;
N62_sload_path[1]_sload_eqn = (!CE2L7 & N62_sset_path[1]) # (CE2L7 & N62_sload_path[1]_lut_out);
N62_sload_path[1] = DFFE(N62_sload_path[1]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);

--N62L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_14_F2
--operation mode is counter

N62L5 = CARRY(!N62L3 # !N62_sload_path[1]);


--N62_sload_path[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[0] at LC1_14_F2
--operation mode is qfbk_counter

N62_sload_path[0]_lut_out = !N62_sload_path[0];
N62_sload_path[0]_sload_eqn = (!CE2L7 & N62_sset_path[0]) # (CE2L7 & N62_sload_path[0]_lut_out);
N62_sload_path[0] = DFFE(N62_sload_path[0]_sload_eqn, !GLOBAL(JE1_outclock1), , , !H1L4Q);

--N62L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_14_F2
--operation mode is qfbk_counter

N62L3 = CARRY(N62_sload_path[0]);


--N1_q[7] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[7] at LC8_6_N3
--operation mode is normal

N1_q[7]_lut_out = N1L51 $ N1_q[7];
N1_q[7]_sload_eqn = (B1L56 & B1L66) # (!B1L56 & N1_q[7]_lut_out);
N1_q[7] = DFFE(N1_q[7]_sload_eqn, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--N1_q[6] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[6] at LC7_6_N3
--operation mode is counter

N1_q[6]_lut_out = N1_q[6] $ !N1L31;
N1_q[6]_sload_eqn = (B1L56 & B1L76) # (!B1L56 & N1_q[6]_lut_out);
N1_q[6] = DFFE(N1_q[6]_sload_eqn, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N1L51 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_6_N3
--operation mode is counter

N1L51 = CARRY(N1_q[6] & !N1L31);


--N1_q[5] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[5] at LC6_6_N3
--operation mode is counter

N1_q[5]_lut_out = N1_q[5] $ N1L11;
N1_q[5]_sload_eqn = (B1L56 & B1L86) # (!B1L56 & N1_q[5]_lut_out);
N1_q[5] = DFFE(N1_q[5]_sload_eqn, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N1L31 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_6_N3
--operation mode is counter

N1L31 = CARRY(!N1L11 # !N1_q[5]);


--N1_q[4] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[4] at LC5_6_N3
--operation mode is counter

N1_q[4]_lut_out = N1_q[4] $ !N1L9;
N1_q[4]_sload_eqn = (B1L56 & B1L96) # (!B1L56 & N1_q[4]_lut_out);
N1_q[4] = DFFE(N1_q[4]_sload_eqn, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N1L11 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_N3
--operation mode is counter

N1L11 = CARRY(N1_q[4] & !N1L9);


--N1_q[3] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[3] at LC4_6_N3
--operation mode is counter

N1_q[3]_lut_out = N1_q[3] $ N1L7;
N1_q[3]_sload_eqn = (B1L56 & B1L07) # (!B1L56 & N1_q[3]_lut_out);
N1_q[3] = DFFE(N1_q[3]_sload_eqn, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N1L9 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_N3
--operation mode is counter

N1L9 = CARRY(!N1L7 # !N1_q[3]);


--N1_q[2] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[2] at LC3_6_N3
--operation mode is counter

N1_q[2]_lut_out = N1_q[2] $ !N1L5;
N1_q[2]_sload_eqn = (B1L56 & B1L17) # (!B1L56 & N1_q[2]_lut_out);
N1_q[2] = DFFE(N1_q[2]_sload_eqn, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N1L7 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_N3
--operation mode is counter

N1L7 = CARRY(N1_q[2] & !N1L5);


--N1_q[1] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[1] at LC2_6_N3
--operation mode is counter

N1_q[1]_lut_out = N1_q[1] $ N1L3;
N1_q[1]_sload_eqn = (B1L56 & B1L27) # (!B1L56 & N1_q[1]_lut_out);
N1_q[1] = DFFE(N1_q[1]_sload_eqn, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N1L5 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_N3
--operation mode is counter

N1L5 = CARRY(!N1L3 # !N1_q[1]);


--N1_q[0] is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|q[0] at LC1_6_N3
--operation mode is qfbk_counter

N1_q[0]_lut_out = !N1_q[0];
N1_q[0]_sload_eqn = (B1L56 & B1L37) # (!B1L56 & N1_q[0]_lut_out);
N1_q[0] = DFFE(N1_q[0]_sload_eqn, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N1L3 is calibration_sources:inst_calibration_sources|lpm_counter:cs_wf_addr_int_rtl_3|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_N3
--operation mode is qfbk_counter

N1L3 = CARRY(N1_q[0]);


--N2_sload_path[3] is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[3] at LC4_3_P2
--operation mode is normal

N2_sload_path[3]_lut_out = N2L7 $ N2_sload_path[3];
N2_sload_path[3]_reg_input = !B1L64 & N2_sload_path[3]_lut_out;
N2_sload_path[3] = DFFE(N2_sload_path[3]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--N2_sload_path[2] is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[2] at LC3_3_P2
--operation mode is counter

N2_sload_path[2]_lut_out = N2_sload_path[2] $ !N2L5;
N2_sload_path[2]_reg_input = !B1L64 & N2_sload_path[2]_lut_out;
N2_sload_path[2] = DFFE(N2_sload_path[2]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N2L7 is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_P2
--operation mode is counter

N2L7 = CARRY(N2_sload_path[2] & !N2L5);


--N2_sload_path[1] is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[1] at LC2_3_P2
--operation mode is counter

N2_sload_path[1]_lut_out = N2_sload_path[1] $ N2L3;
N2_sload_path[1]_reg_input = !B1L64 & N2_sload_path[1]_lut_out;
N2_sload_path[1] = DFFE(N2_sload_path[1]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N2L5 is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_P2
--operation mode is counter

N2L5 = CARRY(!N2L3 # !N2_sload_path[1]);


--N2_sload_path[0] is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_P2
--operation mode is qfbk_counter

N2_sload_path[0]_lut_out = !N2_sload_path[0];
N2_sload_path[0]_reg_input = !B1L64 & N2_sload_path[0]_lut_out;
N2_sload_path[0] = DFFE(N2_sload_path[0]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N2L3 is calibration_sources:inst_calibration_sources|lpm_counter:now_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_P2
--operation mode is qfbk_counter

N2L3 = CARRY(N2_sload_path[0]);


--N33_sload_path[47] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[47] at LC8_15_E1
--operation mode is normal

N33_sload_path[47]_lut_out = N33L59 $ N33_sload_path[47];
N33_sload_path[47] = DFFE(N33_sload_path[47]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--N33_sload_path[46] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[46] at LC7_15_E1
--operation mode is arithmetic

N33_sload_path[46]_lut_out = N33_sload_path[46] $ !N33L39;
N33_sload_path[46] = DFFE(N33_sload_path[46]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L59 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[46]~COUT at LC7_15_E1
--operation mode is arithmetic

N33L59 = CARRY(N33_sload_path[46] & !N33L39);


--N33_sload_path[45] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[45] at LC6_15_E1
--operation mode is arithmetic

N33_sload_path[45]_lut_out = N33_sload_path[45] $ N33L19;
N33_sload_path[45] = DFFE(N33_sload_path[45]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L39 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[45]~COUT at LC6_15_E1
--operation mode is arithmetic

N33L39 = CARRY(!N33L19 # !N33_sload_path[45]);


--N33_sload_path[44] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[44] at LC5_15_E1
--operation mode is arithmetic

N33_sload_path[44]_lut_out = N33_sload_path[44] $ !N33L98;
N33_sload_path[44] = DFFE(N33_sload_path[44]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L19 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[44]~COUT at LC5_15_E1
--operation mode is arithmetic

N33L19 = CARRY(N33_sload_path[44] & !N33L98);


--N33_sload_path[43] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[43] at LC4_15_E1
--operation mode is arithmetic

N33_sload_path[43]_lut_out = N33_sload_path[43] $ N33L78;
N33_sload_path[43] = DFFE(N33_sload_path[43]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L98 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[43]~COUT at LC4_15_E1
--operation mode is arithmetic

N33L98 = CARRY(!N33L78 # !N33_sload_path[43]);


--N33_sload_path[42] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[42] at LC3_15_E1
--operation mode is arithmetic

N33_sload_path[42]_lut_out = N33_sload_path[42] $ !N33L58;
N33_sload_path[42] = DFFE(N33_sload_path[42]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L78 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[42]~COUT at LC3_15_E1
--operation mode is arithmetic

N33L78 = CARRY(N33_sload_path[42] & !N33L58);


--N33_sload_path[41] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[41] at LC2_15_E1
--operation mode is arithmetic

N33_sload_path[41]_lut_out = N33_sload_path[41] $ N33L38;
N33_sload_path[41] = DFFE(N33_sload_path[41]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L58 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[41]~COUT at LC2_15_E1
--operation mode is arithmetic

N33L58 = CARRY(!N33L38 # !N33_sload_path[41]);


--N33_sload_path[40] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[40] at LC1_15_E1
--operation mode is arithmetic

N33_sload_path[40]_lut_out = N33_sload_path[40] $ !N33L18;
N33_sload_path[40] = DFFE(N33_sload_path[40]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L38 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[40]~COUT at LC1_15_E1
--operation mode is arithmetic

N33L38 = CARRY(N33_sload_path[40] & !N33L18);


--N33_sload_path[39] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[39] at LC10_13_E1
--operation mode is arithmetic

N33_sload_path[39]_lut_out = N33_sload_path[39] $ N33L97;
N33_sload_path[39] = DFFE(N33_sload_path[39]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L18 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[39]~COUT at LC10_13_E1
--operation mode is arithmetic

N33L18 = CARRY(!N33L97 # !N33_sload_path[39]);


--N33_sload_path[38] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[38] at LC9_13_E1
--operation mode is arithmetic

N33_sload_path[38]_lut_out = N33_sload_path[38] $ !N33L77;
N33_sload_path[38] = DFFE(N33_sload_path[38]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L97 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[38]~COUT at LC9_13_E1
--operation mode is arithmetic

N33L97 = CARRY(N33_sload_path[38] & !N33L77);


--N33_sload_path[37] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[37] at LC8_13_E1
--operation mode is arithmetic

N33_sload_path[37]_lut_out = N33_sload_path[37] $ N33L57;
N33_sload_path[37] = DFFE(N33_sload_path[37]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L77 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[37]~COUT at LC8_13_E1
--operation mode is arithmetic

N33L77 = CARRY(!N33L57 # !N33_sload_path[37]);


--N33_sload_path[36] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[36] at LC7_13_E1
--operation mode is arithmetic

N33_sload_path[36]_lut_out = N33_sload_path[36] $ !N33L37;
N33_sload_path[36] = DFFE(N33_sload_path[36]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L57 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[36]~COUT at LC7_13_E1
--operation mode is arithmetic

N33L57 = CARRY(N33_sload_path[36] & !N33L37);


--N33_sload_path[35] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[35] at LC6_13_E1
--operation mode is arithmetic

N33_sload_path[35]_lut_out = N33_sload_path[35] $ N33L17;
N33_sload_path[35] = DFFE(N33_sload_path[35]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L37 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[35]~COUT at LC6_13_E1
--operation mode is arithmetic

N33L37 = CARRY(!N33L17 # !N33_sload_path[35]);


--N33_sload_path[34] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[34] at LC5_13_E1
--operation mode is arithmetic

N33_sload_path[34]_lut_out = N33_sload_path[34] $ !N33L96;
N33_sload_path[34] = DFFE(N33_sload_path[34]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L17 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[34]~COUT at LC5_13_E1
--operation mode is arithmetic

N33L17 = CARRY(N33_sload_path[34] & !N33L96);


--N33_sload_path[33] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[33] at LC4_13_E1
--operation mode is arithmetic

N33_sload_path[33]_lut_out = N33_sload_path[33] $ N33L76;
N33_sload_path[33] = DFFE(N33_sload_path[33]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L96 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[33]~COUT at LC4_13_E1
--operation mode is arithmetic

N33L96 = CARRY(!N33L76 # !N33_sload_path[33]);


--N33_sload_path[32] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[32] at LC3_13_E1
--operation mode is arithmetic

N33_sload_path[32]_lut_out = N33_sload_path[32] $ !N33L56;
N33_sload_path[32] = DFFE(N33_sload_path[32]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L76 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[32]~COUT at LC3_13_E1
--operation mode is arithmetic

N33L76 = CARRY(N33_sload_path[32] & !N33L56);


--N33_sload_path[31] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[31] at LC2_13_E1
--operation mode is arithmetic

N33_sload_path[31]_lut_out = N33_sload_path[31] $ N33L36;
N33_sload_path[31] = DFFE(N33_sload_path[31]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L56 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[31]~COUT at LC2_13_E1
--operation mode is arithmetic

N33L56 = CARRY(!N33L36 # !N33_sload_path[31]);


--N33_sload_path[30] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[30] at LC1_13_E1
--operation mode is arithmetic

N33_sload_path[30]_lut_out = N33_sload_path[30] $ !N33L16;
N33_sload_path[30] = DFFE(N33_sload_path[30]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L36 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_13_E1
--operation mode is arithmetic

N33L36 = CARRY(N33_sload_path[30] & !N33L16);


--N33_sload_path[29] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[29] at LC10_11_E1
--operation mode is arithmetic

N33_sload_path[29]_lut_out = N33_sload_path[29] $ N33L95;
N33_sload_path[29] = DFFE(N33_sload_path[29]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L16 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_11_E1
--operation mode is arithmetic

N33L16 = CARRY(!N33L95 # !N33_sload_path[29]);


--N33_sload_path[28] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[28] at LC9_11_E1
--operation mode is arithmetic

N33_sload_path[28]_lut_out = N33_sload_path[28] $ !N33L75;
N33_sload_path[28] = DFFE(N33_sload_path[28]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L95 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_11_E1
--operation mode is arithmetic

N33L95 = CARRY(N33_sload_path[28] & !N33L75);


--N33_sload_path[27] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[27] at LC8_11_E1
--operation mode is arithmetic

N33_sload_path[27]_lut_out = N33_sload_path[27] $ N33L55;
N33_sload_path[27] = DFFE(N33_sload_path[27]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L75 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_11_E1
--operation mode is arithmetic

N33L75 = CARRY(!N33L55 # !N33_sload_path[27]);


--N33_sload_path[26] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[26] at LC7_11_E1
--operation mode is arithmetic

N33_sload_path[26]_lut_out = N33_sload_path[26] $ !N33L35;
N33_sload_path[26] = DFFE(N33_sload_path[26]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L55 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_11_E1
--operation mode is arithmetic

N33L55 = CARRY(N33_sload_path[26] & !N33L35);


--N33_sload_path[25] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[25] at LC6_11_E1
--operation mode is arithmetic

N33_sload_path[25]_lut_out = N33_sload_path[25] $ N33L15;
N33_sload_path[25] = DFFE(N33_sload_path[25]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L35 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_11_E1
--operation mode is arithmetic

N33L35 = CARRY(!N33L15 # !N33_sload_path[25]);


--N33_sload_path[24] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[24] at LC5_11_E1
--operation mode is arithmetic

N33_sload_path[24]_lut_out = N33_sload_path[24] $ !N33L94;
N33_sload_path[24] = DFFE(N33_sload_path[24]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L15 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_11_E1
--operation mode is arithmetic

N33L15 = CARRY(N33_sload_path[24] & !N33L94);


--N33_sload_path[23] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[23] at LC4_11_E1
--operation mode is arithmetic

N33_sload_path[23]_lut_out = N33_sload_path[23] $ N33L74;
N33_sload_path[23] = DFFE(N33_sload_path[23]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L94 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_11_E1
--operation mode is arithmetic

N33L94 = CARRY(!N33L74 # !N33_sload_path[23]);


--N33_sload_path[22] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[22] at LC3_11_E1
--operation mode is arithmetic

N33_sload_path[22]_lut_out = N33_sload_path[22] $ !N33L54;
N33_sload_path[22] = DFFE(N33_sload_path[22]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L74 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_11_E1
--operation mode is arithmetic

N33L74 = CARRY(N33_sload_path[22] & !N33L54);


--N33_sload_path[21] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[21] at LC2_11_E1
--operation mode is arithmetic

N33_sload_path[21]_lut_out = N33_sload_path[21] $ N33L34;
N33_sload_path[21] = DFFE(N33_sload_path[21]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L54 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_11_E1
--operation mode is arithmetic

N33L54 = CARRY(!N33L34 # !N33_sload_path[21]);


--N33_sload_path[20] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[20] at LC1_11_E1
--operation mode is arithmetic

N33_sload_path[20]_lut_out = N33_sload_path[20] $ !N33L14;
N33_sload_path[20] = DFFE(N33_sload_path[20]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L34 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_11_E1
--operation mode is arithmetic

N33L34 = CARRY(N33_sload_path[20] & !N33L14);


--N33_sload_path[19] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[19] at LC10_9_E1
--operation mode is arithmetic

N33_sload_path[19]_lut_out = N33_sload_path[19] $ N33L93;
N33_sload_path[19] = DFFE(N33_sload_path[19]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L14 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_9_E1
--operation mode is arithmetic

N33L14 = CARRY(!N33L93 # !N33_sload_path[19]);


--N33_sload_path[18] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[18] at LC9_9_E1
--operation mode is arithmetic

N33_sload_path[18]_lut_out = N33_sload_path[18] $ !N33L73;
N33_sload_path[18] = DFFE(N33_sload_path[18]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L93 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_9_E1
--operation mode is arithmetic

N33L93 = CARRY(N33_sload_path[18] & !N33L73);


--N33_sload_path[17] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[17] at LC8_9_E1
--operation mode is arithmetic

N33_sload_path[17]_lut_out = N33_sload_path[17] $ N33L53;
N33_sload_path[17] = DFFE(N33_sload_path[17]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L73 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_9_E1
--operation mode is arithmetic

N33L73 = CARRY(!N33L53 # !N33_sload_path[17]);


--N33_sload_path[16] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[16] at LC7_9_E1
--operation mode is arithmetic

N33_sload_path[16]_lut_out = N33_sload_path[16] $ !N33L33;
N33_sload_path[16] = DFFE(N33_sload_path[16]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L53 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_9_E1
--operation mode is arithmetic

N33L53 = CARRY(N33_sload_path[16] & !N33L33);


--N33_sload_path[15] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[15] at LC6_9_E1
--operation mode is arithmetic

N33_sload_path[15]_lut_out = N33_sload_path[15] $ N33L13;
N33_sload_path[15] = DFFE(N33_sload_path[15]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L33 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_9_E1
--operation mode is arithmetic

N33L33 = CARRY(!N33L13 # !N33_sload_path[15]);


--N33_sload_path[14] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[14] at LC5_9_E1
--operation mode is arithmetic

N33_sload_path[14]_lut_out = N33_sload_path[14] $ !N33L92;
N33_sload_path[14] = DFFE(N33_sload_path[14]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L13 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_9_E1
--operation mode is arithmetic

N33L13 = CARRY(N33_sload_path[14] & !N33L92);


--N33_sload_path[13] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[13] at LC4_9_E1
--operation mode is arithmetic

N33_sload_path[13]_lut_out = N33_sload_path[13] $ N33L72;
N33_sload_path[13] = DFFE(N33_sload_path[13]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L92 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_9_E1
--operation mode is arithmetic

N33L92 = CARRY(!N33L72 # !N33_sload_path[13]);


--N33_sload_path[12] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[12] at LC3_9_E1
--operation mode is arithmetic

N33_sload_path[12]_lut_out = N33_sload_path[12] $ !N33L52;
N33_sload_path[12] = DFFE(N33_sload_path[12]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L72 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_9_E1
--operation mode is arithmetic

N33L72 = CARRY(N33_sload_path[12] & !N33L52);


--N33_sload_path[11] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[11] at LC2_9_E1
--operation mode is arithmetic

N33_sload_path[11]_lut_out = N33_sload_path[11] $ N33L32;
N33_sload_path[11] = DFFE(N33_sload_path[11]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L52 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_9_E1
--operation mode is arithmetic

N33L52 = CARRY(!N33L32 # !N33_sload_path[11]);


--N33_sload_path[10] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[10] at LC1_9_E1
--operation mode is arithmetic

N33_sload_path[10]_lut_out = N33_sload_path[10] $ !N33L12;
N33_sload_path[10] = DFFE(N33_sload_path[10]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L32 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_9_E1
--operation mode is arithmetic

N33L32 = CARRY(N33_sload_path[10] & !N33L12);


--N33_sload_path[9] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[9] at LC10_7_E1
--operation mode is arithmetic

N33_sload_path[9]_lut_out = N33_sload_path[9] $ N33L91;
N33_sload_path[9] = DFFE(N33_sload_path[9]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L12 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_7_E1
--operation mode is arithmetic

N33L12 = CARRY(!N33L91 # !N33_sload_path[9]);


--N33_sload_path[8] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[8] at LC9_7_E1
--operation mode is arithmetic

N33_sload_path[8]_lut_out = N33_sload_path[8] $ !N33L71;
N33_sload_path[8] = DFFE(N33_sload_path[8]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L91 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_7_E1
--operation mode is arithmetic

N33L91 = CARRY(N33_sload_path[8] & !N33L71);


--N33_sload_path[7] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[7] at LC8_7_E1
--operation mode is arithmetic

N33_sload_path[7]_lut_out = N33_sload_path[7] $ N33L51;
N33_sload_path[7] = DFFE(N33_sload_path[7]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L71 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_7_E1
--operation mode is arithmetic

N33L71 = CARRY(!N33L51 # !N33_sload_path[7]);


--N33_sload_path[6] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[6] at LC7_7_E1
--operation mode is arithmetic

N33_sload_path[6]_lut_out = N33_sload_path[6] $ !N33L31;
N33_sload_path[6] = DFFE(N33_sload_path[6]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L51 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_E1
--operation mode is arithmetic

N33L51 = CARRY(N33_sload_path[6] & !N33L31);


--N33_sload_path[5] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[5] at LC6_7_E1
--operation mode is arithmetic

N33_sload_path[5]_lut_out = N33_sload_path[5] $ N33L11;
N33_sload_path[5] = DFFE(N33_sload_path[5]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L31 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_E1
--operation mode is arithmetic

N33L31 = CARRY(!N33L11 # !N33_sload_path[5]);


--N33_sload_path[4] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[4] at LC5_7_E1
--operation mode is arithmetic

N33_sload_path[4]_lut_out = N33_sload_path[4] $ !N33L9;
N33_sload_path[4] = DFFE(N33_sload_path[4]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L11 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_E1
--operation mode is arithmetic

N33L11 = CARRY(N33_sload_path[4] & !N33L9);


--N33_sload_path[3] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[3] at LC4_7_E1
--operation mode is arithmetic

N33_sload_path[3]_lut_out = N33_sload_path[3] $ N33L7;
N33_sload_path[3] = DFFE(N33_sload_path[3]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L9 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_E1
--operation mode is arithmetic

N33L9 = CARRY(!N33L7 # !N33_sload_path[3]);


--N33_sload_path[2] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[2] at LC3_7_E1
--operation mode is arithmetic

N33_sload_path[2]_lut_out = N33_sload_path[2] $ !N33L5;
N33_sload_path[2] = DFFE(N33_sload_path[2]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L7 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_E1
--operation mode is arithmetic

N33L7 = CARRY(N33_sload_path[2] & !N33L5);


--N33_sload_path[1] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[1] at LC2_7_E1
--operation mode is arithmetic

N33_sload_path[1]_lut_out = N33_sload_path[1] $ N33L3;
N33_sload_path[1] = DFFE(N33_sload_path[1]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L5 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_E1
--operation mode is arithmetic

N33L5 = CARRY(!N33L3 # !N33_sload_path[1]);


--N33_sload_path[0] is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_E1
--operation mode is qfbk_counter

N33_sload_path[0]_lut_out = !N33_sload_path[0];
N33_sload_path[0] = DFFE(N33_sload_path[0]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N33L3 is systimer:inst_systimer|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_E1
--operation mode is qfbk_counter

N33L3 = CARRY(N33_sload_path[0]);


--N3_sload_path[4] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[4] at LC5_8_P2
--operation mode is normal

N3_sload_path[4]_lut_out = N3L9 $ !N3_sload_path[4];
N3_sload_path[4]_reg_input = !B1L25 & N3_sload_path[4]_lut_out;
N3_sload_path[4] = DFFE(N3_sload_path[4]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--N3_sload_path[3] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[3] at LC4_8_P2
--operation mode is counter

N3_sload_path[3]_lut_out = N3_sload_path[3] $ N3L7;
N3_sload_path[3]_reg_input = !B1L25 & N3_sload_path[3]_lut_out;
N3_sload_path[3] = DFFE(N3_sload_path[3]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N3L9 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_8_P2
--operation mode is counter

N3L9 = CARRY(!N3L7 # !N3_sload_path[3]);


--N3_sload_path[2] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[2] at LC3_8_P2
--operation mode is counter

N3_sload_path[2]_lut_out = N3_sload_path[2] $ !N3L5;
N3_sload_path[2]_reg_input = !B1L25 & N3_sload_path[2]_lut_out;
N3_sload_path[2] = DFFE(N3_sload_path[2]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N3L7 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_8_P2
--operation mode is counter

N3L7 = CARRY(N3_sload_path[2] & !N3L5);


--N3_sload_path[1] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[1] at LC2_8_P2
--operation mode is counter

N3_sload_path[1]_lut_out = N3_sload_path[1] $ N3L3;
N3_sload_path[1]_reg_input = !B1L25 & N3_sload_path[1]_lut_out;
N3_sload_path[1] = DFFE(N3_sload_path[1]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N3L5 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_8_P2
--operation mode is counter

N3L5 = CARRY(!N3L3 # !N3_sload_path[1]);


--N3_sload_path[0] is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|sload_path[0] at LC1_8_P2
--operation mode is qfbk_counter

N3_sload_path[0]_lut_out = !N3_sload_path[0];
N3_sload_path[0]_reg_input = !B1L25 & N3_sload_path[0]_lut_out;
N3_sload_path[0] = DFFE(N3_sload_path[0]_reg_input, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );

--N3L3 is calibration_sources:inst_calibration_sources|lpm_counter:stretcher_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_8_P2
--operation mode is qfbk_counter

N3L3 = CARRY(N3_sload_path[0]);


--UB6L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~134 at LC7_15_I3
--operation mode is arithmetic

UB6L61 = N22_pre_out[13] # N22_pre_out[12] # !UB6_or_node[0][5];

--UB6_or_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6] at LC7_15_I3
--operation mode is arithmetic

UB6_or_node[0][6] = CARRY(N22_pre_out[13] # N22_pre_out[12] # !UB6_or_node[0][5]);


--UB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]~134 at LC8_16_H1
--operation mode is arithmetic

UB1L61 = N9_pre_out[12] # N9_pre_out[13] # !UB1_or_node[0][5];

--UB1_or_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6] at LC8_16_H1
--operation mode is arithmetic

UB1_or_node[0][6] = CARRY(N9_pre_out[12] # N9_pre_out[13] # !UB1_or_node[0][5]);


--XB1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]~138 at LC8_14_H1
--operation mode is arithmetic

XB1L51 = N9_pre_out[13] & N9_pre_out[12] & !XB1_and_node[0][5];

--XB1_and_node[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6] at LC8_14_H1
--operation mode is arithmetic

XB1_and_node[0][6] = CARRY(N9_pre_out[13] & N9_pre_out[12] & !XB1_and_node[0][5]);


--UB6L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]~135 at LC6_15_I3
--operation mode is arithmetic

UB6L41 = N22_pre_out[11] # N22_pre_out[10] # UB6_or_node[0][4];

--UB6_or_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5] at LC6_15_I3
--operation mode is arithmetic

UB6_or_node[0][5] = CARRY(!N22_pre_out[11] & !N22_pre_out[10] & !UB6_or_node[0][4]);


--UB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]~135 at LC7_16_H1
--operation mode is arithmetic

UB1L41 = N9_pre_out[10] # N9_pre_out[11] # UB1_or_node[0][4];

--UB1_or_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5] at LC7_16_H1
--operation mode is arithmetic

UB1_or_node[0][5] = CARRY(!N9_pre_out[10] & !N9_pre_out[11] & !UB1_or_node[0][4]);


--XB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]~139 at LC7_14_H1
--operation mode is arithmetic

XB1L31 = N9_pre_out[10] & N9_pre_out[11] & XB1_and_node[0][4];

--XB1_and_node[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5] at LC7_14_H1
--operation mode is arithmetic

XB1_and_node[0][5] = CARRY(!XB1_and_node[0][4] # !N9_pre_out[11] # !N9_pre_out[10]);


--UB6L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]~136 at LC5_15_I3
--operation mode is arithmetic

UB6L21 = N22_pre_out[9] # N22_pre_out[8] # !UB6_or_node[0][3];

--UB6_or_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4] at LC5_15_I3
--operation mode is arithmetic

UB6_or_node[0][4] = CARRY(N22_pre_out[9] # N22_pre_out[8] # !UB6_or_node[0][3]);


--UB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]~136 at LC6_16_H1
--operation mode is arithmetic

UB1L21 = N9_pre_out[8] # N9_pre_out[9] # !UB1_or_node[0][3];

--UB1_or_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4] at LC6_16_H1
--operation mode is arithmetic

UB1_or_node[0][4] = CARRY(N9_pre_out[8] # N9_pre_out[9] # !UB1_or_node[0][3]);


--XB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]~140 at LC6_14_H1
--operation mode is arithmetic

XB1L11 = N9_pre_out[8] & N9_pre_out[9] & !XB1_and_node[0][3];

--XB1_and_node[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4] at LC6_14_H1
--operation mode is arithmetic

XB1_and_node[0][4] = CARRY(N9_pre_out[8] & N9_pre_out[9] & !XB1_and_node[0][3]);


--UB6L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]~137 at LC4_15_I3
--operation mode is arithmetic

UB6L01 = N22_pre_out[6] # N22_pre_out[7] # UB6_or_node[0][2];

--UB6_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3] at LC4_15_I3
--operation mode is arithmetic

UB6_or_node[0][3] = CARRY(!N22_pre_out[6] & !N22_pre_out[7] & !UB6_or_node[0][2]);


--UB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]~137 at LC5_16_H1
--operation mode is arithmetic

UB1L01 = N9_pre_out[6] # N9_pre_out[7] # UB1_or_node[0][2];

--UB1_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3] at LC5_16_H1
--operation mode is arithmetic

UB1_or_node[0][3] = CARRY(!N9_pre_out[6] & !N9_pre_out[7] & !UB1_or_node[0][2]);


--TB01L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~400 at LC9_3_D3
--operation mode is arithmetic

TB01L12 = HB1_inst10[8] & (!TB01_lcarry[7] # !COM_AD_D[10]) # !HB1_inst10[8] & !COM_AD_D[10] & !TB01_lcarry[7];

--TB01_lcarry[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8] at LC9_3_D3
--operation mode is arithmetic

TB01_lcarry[8] = CARRY(HB1_inst10[8] & (!TB01_lcarry[7] # !COM_AD_D[10]) # !HB1_inst10[8] & !COM_AD_D[10] & !TB01_lcarry[7]);


--XB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]~141 at LC5_14_H1
--operation mode is arithmetic

XB1L9 = N9_pre_out[6] & N9_pre_out[7] & XB1_and_node[0][2];

--XB1_and_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3] at LC5_14_H1
--operation mode is arithmetic

XB1_and_node[0][3] = CARRY(!XB1_and_node[0][2] # !N9_pre_out[7] # !N9_pre_out[6]);


--UB6L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]~138 at LC3_15_I3
--operation mode is arithmetic

UB6L8 = N22_pre_out[5] # N22_pre_out[4] # !UB6_or_node[0][1];

--UB6_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2] at LC3_15_I3
--operation mode is arithmetic

UB6_or_node[0][2] = CARRY(N22_pre_out[5] # N22_pre_out[4] # !UB6_or_node[0][1]);


--UB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]~138 at LC4_16_H1
--operation mode is arithmetic

UB1L8 = N9_pre_out[4] # N9_pre_out[5] # !UB1_or_node[0][1];

--UB1_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2] at LC4_16_H1
--operation mode is arithmetic

UB1_or_node[0][2] = CARRY(N9_pre_out[4] # N9_pre_out[5] # !UB1_or_node[0][1]);


--TB01L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~401 at LC8_3_D3
--operation mode is arithmetic

TB01L91 = COM_AD_D[9] & HB1_inst10[7] & TB01_lcarry[6] # !COM_AD_D[9] & (HB1_inst10[7] # TB01_lcarry[6]);

--TB01_lcarry[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7] at LC8_3_D3
--operation mode is arithmetic

TB01_lcarry[7] = CARRY(COM_AD_D[9] & (!TB01_lcarry[6] # !HB1_inst10[7]) # !COM_AD_D[9] & !HB1_inst10[7] & !TB01_lcarry[6]);


--XB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]~142 at LC4_14_H1
--operation mode is arithmetic

XB1L7 = N9_pre_out[5] & N9_pre_out[4] & !XB1_and_node[0][1];

--XB1_and_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2] at LC4_14_H1
--operation mode is arithmetic

XB1_and_node[0][2] = CARRY(N9_pre_out[5] & N9_pre_out[4] & !XB1_and_node[0][1]);


--UB6L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]~139 at LC2_15_I3
--operation mode is arithmetic

UB6L6 = N22_pre_out[2] # N22_pre_out[3] # UB6_or_node[0][0];

--UB6_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1] at LC2_15_I3
--operation mode is arithmetic

UB6_or_node[0][1] = CARRY(!N22_pre_out[2] & !N22_pre_out[3] & !UB6_or_node[0][0]);


--UB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]~139 at LC3_16_H1
--operation mode is arithmetic

UB1L6 = N9_pre_out[2] # N9_pre_out[3] # UB1_or_node[0][0];

--UB1_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1] at LC3_16_H1
--operation mode is arithmetic

UB1_or_node[0][1] = CARRY(!N9_pre_out[2] & !N9_pre_out[3] & !UB1_or_node[0][0]);


--TB01L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~402 at LC7_3_D3
--operation mode is arithmetic

TB01L71 = COM_AD_D[8] & HB1_inst10[6] & !TB01_lcarry[5] # !COM_AD_D[8] & (HB1_inst10[6] # !TB01_lcarry[5]);

--TB01_lcarry[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6] at LC7_3_D3
--operation mode is arithmetic

TB01_lcarry[6] = CARRY(COM_AD_D[8] & HB1_inst10[6] & !TB01_lcarry[5] # !COM_AD_D[8] & (HB1_inst10[6] # !TB01_lcarry[5]));


--XB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]~143 at LC3_14_H1
--operation mode is arithmetic

XB1L5 = N9_pre_out[2] & N9_pre_out[3] & XB1_and_node[0][0];

--XB1_and_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1] at LC3_14_H1
--operation mode is arithmetic

XB1_and_node[0][1] = CARRY(!XB1_and_node[0][0] # !N9_pre_out[3] # !N9_pre_out[2]);


--UB6L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]~140 at LC1_15_I3
--operation mode is arithmetic

UB6L4 = N22_sload_path[0] # N22_pre_out[1];

--UB6_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0] at LC1_15_I3
--operation mode is arithmetic

UB6_or_node[0][0] = CARRY(N22_sload_path[0] # N22_pre_out[1]);


--UB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]~140 at LC2_16_H1
--operation mode is arithmetic

UB1L4 = N9_sload_path[0] # N9_pre_out[1];

--UB1_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0] at LC2_16_H1
--operation mode is arithmetic

UB1_or_node[0][0] = CARRY(N9_sload_path[0] # N9_pre_out[1]);


--TB01L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~403 at LC6_3_D3
--operation mode is arithmetic

TB01L51 = COM_AD_D[7] & HB1_inst10[5] & TB01_lcarry[4] # !COM_AD_D[7] & (HB1_inst10[5] # TB01_lcarry[4]);

--TB01_lcarry[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5] at LC6_3_D3
--operation mode is arithmetic

TB01_lcarry[5] = CARRY(COM_AD_D[7] & (!TB01_lcarry[4] # !HB1_inst10[5]) # !COM_AD_D[7] & !HB1_inst10[5] & !TB01_lcarry[4]);


--XB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]~144 at LC2_14_H1
--operation mode is arithmetic

XB1L3 = N9_sload_path[0] & N9_pre_out[1];

--XB1_and_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0] at LC2_14_H1
--operation mode is arithmetic

XB1_and_node[0][0] = CARRY(N9_sload_path[0] & N9_pre_out[1]);


--TB01L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~404 at LC5_3_D3
--operation mode is arithmetic

TB01L31 = COM_AD_D[6] & HB1_inst10[4] & !TB01_lcarry[3] # !COM_AD_D[6] & (HB1_inst10[4] # !TB01_lcarry[3]);

--TB01_lcarry[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4] at LC5_3_D3
--operation mode is arithmetic

TB01_lcarry[4] = CARRY(COM_AD_D[6] & HB1_inst10[4] & !TB01_lcarry[3] # !COM_AD_D[6] & (HB1_inst10[4] # !TB01_lcarry[3]));


--TB01L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~405 at LC4_3_D3
--operation mode is arithmetic

TB01L11 = COM_AD_D[5] & HB1_inst10[3] & TB01_lcarry[2] # !COM_AD_D[5] & (HB1_inst10[3] # TB01_lcarry[2]);

--TB01_lcarry[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3] at LC4_3_D3
--operation mode is arithmetic

TB01_lcarry[3] = CARRY(COM_AD_D[5] & (!TB01_lcarry[2] # !HB1_inst10[3]) # !COM_AD_D[5] & !HB1_inst10[3] & !TB01_lcarry[2]);


--TB01L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~406 at LC3_3_D3
--operation mode is arithmetic

TB01L9 = COM_AD_D[4] & HB1_inst10[2] & !TB01_lcarry[1] # !COM_AD_D[4] & (HB1_inst10[2] # !TB01_lcarry[1]);

--TB01_lcarry[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2] at LC3_3_D3
--operation mode is arithmetic

TB01_lcarry[2] = CARRY(COM_AD_D[4] & HB1_inst10[2] & !TB01_lcarry[1] # !COM_AD_D[4] & (HB1_inst10[2] # !TB01_lcarry[1]));


--TB01L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~407 at LC2_3_D3
--operation mode is arithmetic

TB01L7 = HB1_inst10[1] & (TB01_lcarry[0] # !COM_AD_D[3]) # !HB1_inst10[1] & !COM_AD_D[3] & TB01_lcarry[0];

--TB01_lcarry[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1] at LC2_3_D3
--operation mode is arithmetic

TB01_lcarry[1] = CARRY(HB1_inst10[1] & COM_AD_D[3] & !TB01_lcarry[0] # !HB1_inst10[1] & (COM_AD_D[3] # !TB01_lcarry[0]));


--UB5L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~92 at LC8_13_N2
--operation mode is arithmetic

UB5L01 = LC33L3 # LC33L4 # UB5_or_node[0][2];

--UB5_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3] at LC8_13_N2
--operation mode is arithmetic

UB5_or_node[0][3] = CARRY(!LC33L3 & !LC33L4 & !UB5_or_node[0][2]);


--UB4L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~92 at LC8_7_N2
--operation mode is arithmetic

UB4L01 = LC42L3 # LC42L4 # UB4_or_node[0][2];

--UB4_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3] at LC8_7_N2
--operation mode is arithmetic

UB4_or_node[0][3] = CARRY(!LC42L3 & !LC42L4 & !UB4_or_node[0][2]);


--TB01L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~408 at LC1_3_D3
--operation mode is arithmetic

TB01L5 = !COM_AD_D[2] & HB1_inst10[0];

--TB01_lcarry[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0] at LC1_3_D3
--operation mode is arithmetic

TB01_lcarry[0] = CARRY(!COM_AD_D[2] & HB1_inst10[0]);


--UB3L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~92 at LC5_1_N2
--operation mode is arithmetic

UB3L01 = LC51L3 # LC51L4 # UB3_or_node[0][2];

--UB3_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3] at LC5_1_N2
--operation mode is arithmetic

UB3_or_node[0][3] = CARRY(!LC51L3 & !LC51L4 & !UB3_or_node[0][2]);


--UB2L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~92 at LC5_10_N2
--operation mode is arithmetic

UB2L01 = LC6L4 # LC6L3 # UB2_or_node[0][2];

--UB2_or_node[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3] at LC5_10_N2
--operation mode is arithmetic

UB2_or_node[0][3] = CARRY(!LC6L4 & !LC6L3 & !UB2_or_node[0][2]);


--UB5L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]~93 at LC7_13_N2
--operation mode is arithmetic

UB5L8 = LC03_sout_node[4] # LC33L1 # !UB5_or_node[0][1];

--UB5_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2] at LC7_13_N2
--operation mode is arithmetic

UB5_or_node[0][2] = CARRY(LC03_sout_node[4] # LC33L1 # !UB5_or_node[0][1]);


--UB4L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]~93 at LC7_7_N2
--operation mode is arithmetic

UB4L8 = LC12_sout_node[4] # LC42L1 # !UB4_or_node[0][1];

--UB4_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2] at LC7_7_N2
--operation mode is arithmetic

UB4_or_node[0][2] = CARRY(LC12_sout_node[4] # LC42L1 # !UB4_or_node[0][1]);


--UB3L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]~93 at LC4_1_N2
--operation mode is arithmetic

UB3L8 = LC21_sout_node[4] # LC51L1 # !UB3_or_node[0][1];

--UB3_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2] at LC4_1_N2
--operation mode is arithmetic

UB3_or_node[0][2] = CARRY(LC21_sout_node[4] # LC51L1 # !UB3_or_node[0][1]);


--UB2L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]~93 at LC4_10_N2
--operation mode is arithmetic

UB2L8 = LC3_sout_node[4] # LC6L1 # !UB2_or_node[0][1];

--UB2_or_node[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2] at LC4_10_N2
--operation mode is arithmetic

UB2_or_node[0][2] = CARRY(LC3_sout_node[4] # LC6L1 # !UB2_or_node[0][1]);


--UB5L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]~94 at LC6_13_N2
--operation mode is arithmetic

UB5L6 = LC03_sout_node[2] # LC03_sout_node[3] # UB5_or_node[0][0];

--UB5_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1] at LC6_13_N2
--operation mode is arithmetic

UB5_or_node[0][1] = CARRY(!LC03_sout_node[2] & !LC03_sout_node[3] & !UB5_or_node[0][0]);


--UB4L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]~94 at LC6_7_N2
--operation mode is arithmetic

UB4L6 = LC12_sout_node[3] # LC12_sout_node[2] # UB4_or_node[0][0];

--UB4_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1] at LC6_7_N2
--operation mode is arithmetic

UB4_or_node[0][1] = CARRY(!LC12_sout_node[3] & !LC12_sout_node[2] & !UB4_or_node[0][0]);


--UB3L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]~94 at LC3_1_N2
--operation mode is arithmetic

UB3L6 = LC21_sout_node[3] # LC21_sout_node[2] # UB3_or_node[0][0];

--UB3_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1] at LC3_1_N2
--operation mode is arithmetic

UB3_or_node[0][1] = CARRY(!LC21_sout_node[3] & !LC21_sout_node[2] & !UB3_or_node[0][0]);


--UB2L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]~94 at LC3_10_N2
--operation mode is arithmetic

UB2L6 = LC3_sout_node[3] # LC3_sout_node[2] # UB2_or_node[0][0];

--UB2_or_node[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1] at LC3_10_N2
--operation mode is arithmetic

UB2_or_node[0][1] = CARRY(!LC3_sout_node[3] & !LC3_sout_node[2] & !UB2_or_node[0][0]);


--UB5L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]~95 at LC5_13_N2
--operation mode is arithmetic

UB5L4 = LC03_sout_node[0] # LC03_sout_node[1];

--UB5_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0] at LC5_13_N2
--operation mode is arithmetic

UB5_or_node[0][0] = CARRY(LC03_sout_node[0] # LC03_sout_node[1]);


--UB4L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]~95 at LC5_7_N2
--operation mode is arithmetic

UB4L4 = LC12_sout_node[1] # LC12_sout_node[0];

--UB4_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0] at LC5_7_N2
--operation mode is arithmetic

UB4_or_node[0][0] = CARRY(LC12_sout_node[1] # LC12_sout_node[0]);


--UB3L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]~95 at LC2_1_N2
--operation mode is arithmetic

UB3L4 = LC21_sout_node[1] # LC21_sout_node[0];

--UB3_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0] at LC2_1_N2
--operation mode is arithmetic

UB3_or_node[0][0] = CARRY(LC21_sout_node[1] # LC21_sout_node[0]);


--UB2L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]~95 at LC2_10_N2
--operation mode is arithmetic

UB2L4 = LC3_sout_node[0] # LC3_sout_node[1];

--UB2_or_node[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0] at LC2_10_N2
--operation mode is arithmetic

UB2_or_node[0][0] = CARRY(LC3_sout_node[0] # LC3_sout_node[1]);


--TE2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp1|portadataout[0] at DPRAM_1
TE2_portadataout[0] = INPUT(GR0_GC2_C11_1);


--TE1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0] at DPRAM_0
TE1_portadataout[0] = INPUT(GR0_GC2_C11_1, GR9_GC2_C7_2, GR9_GC2_C7_9, GR4_GC2_C1_4);

--TE1_portadataout[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[1] at DPRAM_0
TE1_portadataout[1] = INPUT(GR9_GC2_C7_2, GR9_GC2_C7_9, GR12_GC2_C3_2);

--TE1_portadataout[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[2] at DPRAM_0
TE1_portadataout[2] = INPUT(GR9_GC2_C5_0, GR4_GC2_C0_7);

--TE1_portadataout[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[3] at DPRAM_0
TE1_portadataout[3] = INPUT(GR9_GC2_C5_1, GR12_GC2_C15_6);

--TE1_portadataout[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[4] at DPRAM_0
TE1_portadataout[4] = INPUT(GR9_GC2_C5_2, GR12_GC2_C5_2);

--TE1_portadataout[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[5] at DPRAM_0
TE1_portadataout[5] = INPUT(GR9_GC2_C5_3, GR4_GC2_C4_5);

--TE1_portadataout[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[6] at DPRAM_0
TE1_portadataout[6] = INPUT(GR9_GC2_C5_4, GR4_GC2_C2_3);

--TE1_portadataout[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[7] at DPRAM_0
TE1_portadataout[7] = INPUT(GR9_GC2_C5_5, GR12_GC2_C4_6);

--TE1_portadataout[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[8] at DPRAM_0
TE1_portadataout[8] = INPUT(GR9_GC2_C5_6, GR4_GC2_C1_4);

--TE1_portadataout[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[9] at DPRAM_0
TE1_portadataout[9] = INPUT(GR9_GC2_C5_7, GR12_GC2_C3_2);

--TE1_portadataout[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[10] at DPRAM_0
TE1_portadataout[10] = INPUT(GR9_GC2_C5_8, GR4_GC2_C0_7);

--TE1_portadataout[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[11] at DPRAM_0
TE1_portadataout[11] = INPUT(GR9_GC2_C5_9, GR12_GC2_C15_6);

--TE1_portadataout[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[12] at DPRAM_0
TE1_portadataout[12] = INPUT(GR12_GC2_C5_2);

--TE1_portadataout[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[13] at DPRAM_0
TE1_portadataout[13] = INPUT(GR4_GC2_C4_5);

--TE1_portadataout[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[14] at DPRAM_0
TE1_portadataout[14] = INPUT(GR4_GC2_C2_3);

--TE1_portadataout[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[15] at DPRAM_0
TE1_portadataout[15] = INPUT(GR12_GC2_C4_5);

--TE1_portadataout[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[16] at DPRAM_0
TE1_portadataout[16] = INPUT(GR4_GC2_C1_5);

--TE1_portadataout[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[17] at DPRAM_0
TE1_portadataout[17] = INPUT(GR12_GC2_C3_3);

--TE1_portadataout[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[18] at DPRAM_0
TE1_portadataout[18] = INPUT(GR4_GC2_C0_8);

--TE1_portadataout[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[19] at DPRAM_0
TE1_portadataout[19] = INPUT(GR12_GC2_C15_7);

--TE1_portadataout[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[20] at DPRAM_0
TE1_portadataout[20] = INPUT(GR12_GC2_C5_3);

--TE1_portadataout[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[21] at DPRAM_0
TE1_portadataout[21] = INPUT(GR4_GC2_C4_6);

--TE1_portadataout[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[22] at DPRAM_0
TE1_portadataout[22] = INPUT(GR4_GC2_C2_4);

--TE1_portadataout[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[23] at DPRAM_0
TE1_portadataout[23] = INPUT(GR12_GC2_C4_7);

--TE1_portadataout[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[24] at DPRAM_0
TE1_portadataout[24] = INPUT(GR4_GC2_C1_5);

--TE1_portadataout[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[25] at DPRAM_0
TE1_portadataout[25] = INPUT(GR12_GC2_C3_3);

--TE1_portadataout[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[26] at DPRAM_0
TE1_portadataout[26] = INPUT(GR4_GC2_C0_8);

--TE1_portadataout[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[27] at DPRAM_0
TE1_portadataout[27] = INPUT(GR12_GC2_C15_7);

--TE1_portadataout[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[28] at DPRAM_0
TE1_portadataout[28] = INPUT(GR12_GC2_C5_3);

--TE1_portadataout[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[29] at DPRAM_0
TE1_portadataout[29] = INPUT(GR4_GC2_C4_6);

--TE1_portadataout[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[30] at DPRAM_0
TE1_portadataout[30] = INPUT(GR4_GC2_C2_4);

--TE1_portadataout[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[31] at DPRAM_0
TE1_portadataout[31] = INPUT(GR12_GC2_C4_7);


--SE1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core at UPCORE
SE1_core = INPUT(31);

--SE1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE at UPCORE
SE1_MASTERHWRITE = INPUT(GR12_GC0_C6_9, GR12_GC0_C5_6, GR12_GC0_C8_8, GR12_GC0_C5_8, GR12_GC0_C7_9, GR12_GC0_C7_4, GR12_GC0_C8_6);

--SE1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO at UPCORE
SE1_SLAVEHREADYO = INPUT(0, GR0_GC1_C7_8, GR0_GC1_C1_8, GR0_GC1_C1_9, GR0_GC1_C11_2, GR0_GC1_C1_4, GR12_GC0_C1_8, GR0_GC1_C1_6, GR1_GC0_C15_4, GR0_GC1_C1_3, GR0_GC1_C5_7, GR0_GC1_C5_8, GR0_GC1_C5_0, GR0_GC1_C5_1, GR0_GC1_C7_9, GR0_GC1_C7_6, GR0_GC1_C5_5, GR0_GC1_C14_2, GR0_GC1_C14_8, GR0_GC1_C9_2, GR0_GC1_C8_7, GR0_GC1_C13_1, GR0_GC1_C14_6, GR0_GC1_C9_0, GR0_GC1_C8_2, GR0_GC1_C1_2, GR0_GC1_C11_7, GR0_GC1_C1_7, GR12_GC0_C1_2, GR0_GC1_C1_5, GR1_GC0_C15_2, GR0_GC1_C14_4, GR1_GC1_C5_0, GR0_GC1_C13_9, GR0_GC1_C13_2, GR0_GC1_C9_4, GR0_GC1_C3_5, GR0_GC1_C3_0, GR0_GC1_C3_4, GR1_GC1_C7_0, GR1_GC1_C5_4, GR1_GC1_C7_7, GR1_GC1_C7_2, GR1_GC1_C12_8, GR0_GC1_C14_9, GR0_GC1_C1_1, GR0_GC1_C5_2, GR0_GC1_C5_9, GR0_GC1_C5_6, GR0_GC1_C5_3, GR0_GC1_C7_2, GR0_GC1_C8_3, GR0_GC1_C5_4, GR3_GC1_C5_6, GR1_GC1_C10_0, GR1_GC1_C12_5, GR1_GC1_C5_8, GR0_GC1_C14_5, GR12_GC1_C14_7, GR12_GC1_C14_3, GR0_GC1_C8_5, GR0_GC1_C12_0);

--SE1L981 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK at UPCORE
SE1L981 = INPUT(GC0_C8_0);

--SE1L391 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN at UPCORE
SE1L391 = INPUT(GC0_C8_1);

--SE1L191 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE at UPCORE
SE1L191 = INPUT(21);

--SE1L182 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN at UPCORE
SE1L182 = INPUT(GC0_C11_0);

--SE1L781 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN at UPCORE
SE1L781 = INPUT(GC0_C10_1);

--SE1L972 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN at UPCORE
SE1L972 = INPUT(GC0_C10_0);

--SE1L372 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE at UPCORE
SE1L372 = INPUT(GC1_C7_1, GC1_C13_0, GC0_C12_1, 22);

--SE1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN at UPCORE
SE1L37 = INPUT(GC3_C6_0);

--SE1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN at UPCORE
SE1L17 = INPUT(GC3_C5_1);

--SE1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK at UPCORE
SE1L13 = INPUT(GC3_C8_1);

--SE1L35 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE at UPCORE
SE1L35 = INPUT(GC2_C9_1, GC2_C9_0, GC2_C8_1, GC2_C8_0, GC2_C7_1, GC2_C7_0, GC2_C6_1, GC2_C6_0, GC2_C5_1, GC2_C5_0, GC2_C4_1, GC2_C4_0, GC2_C3_1, GC2_C3_0, GC2_C2_1, GC2_C2_0);

--SE1L683 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION at UPCORE
SE1L683 = INPUT(GC3_C2_1);

--SE1L873 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON at UPCORE
SE1L873 = INPUT(GC3_C2_0);

--SE1L083 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE at UPCORE
SE1L083 = INPUT(GC3_C2_1, GC3_C2_0);

--SE1L193 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD at UPCORE
SE1L193 = INPUT(GC3_C3_0);

--SE1L883 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN at UPCORE
SE1L883 = INPUT(GC3_C3_1);

--SE1L383 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN at UPCORE
SE1L383 = INPUT(GC3_C4_0);

--SE1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2] at UPCORE
SE1_MASTERHADDR[2] = INPUT(GR12_GC0_C10_5);

--SE1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3] at UPCORE
SE1_MASTERHADDR[3] = INPUT(GR12_GC0_C12_5);

--SE1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4] at UPCORE
SE1_MASTERHADDR[4] = INPUT(GR12_GC0_C12_7);

--SE1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5] at UPCORE
SE1_MASTERHADDR[5] = INPUT(GR12_GC0_C12_8);

--SE1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6] at UPCORE
SE1_MASTERHADDR[6] = INPUT(GR12_GC0_C13_2);

--SE1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7] at UPCORE
SE1_MASTERHADDR[7] = INPUT(GR12_GC0_C12_6);

--SE1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8] at UPCORE
SE1_MASTERHADDR[8] = INPUT(GR12_GC0_C12_0);

--SE1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9] at UPCORE
SE1_MASTERHADDR[9] = INPUT(GR12_GC0_C10_6);

--SE1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10] at UPCORE
SE1_MASTERHADDR[10] = INPUT(GR12_GC0_C12_4);

--SE1_MASTERHADDR[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[11] at UPCORE
SE1_MASTERHADDR[11] = INPUT(GR12_GC0_C11_9);

--SE1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12] at UPCORE
SE1_MASTERHADDR[12] = INPUT(GR12_GC0_C10_2);

--SE1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13] at UPCORE
SE1_MASTERHADDR[13] = INPUT(GR12_GC0_C11_4);

--SE1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0] at UPCORE
SE1_MASTERHTRANS[0] = INPUT(GR12_GC0_C7_7, GR12_GC0_C7_8, GR12_GC0_C5_7, GR12_GC0_C6_0, GR12_GC0_C5_5, GR12_GC0_C5_2, GR12_GC0_C4_2, GR12_GC0_C8_9, GR12_GC0_C7_2, GR12_GC0_C6_5, GR12_GC0_C6_6, GR12_GC0_C7_4, GR12_GC0_C4_6);

--SE1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1] at UPCORE
SE1_MASTERHTRANS[1] = INPUT(GR12_GC0_C7_7, GR12_GC0_C8_8, GR12_GC0_C7_5, GR12_GC0_C7_8, GR12_GC0_C5_9, GR12_GC0_C5_7, GR12_GC0_C6_0, GR12_GC0_C5_5, GR12_GC0_C8_5, GR12_GC0_C5_2, GR12_GC0_C4_2, GR12_GC0_C8_9, GR12_GC0_C5_3, GR12_GC0_C8_4, GR12_GC0_C7_2, GR12_GC0_C6_5, GR12_GC0_C6_6, GR12_GC0_C7_4, GR12_GC0_C4_5, GR12_GC0_C4_6);

--SE1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0] at UPCORE
SE1_MASTERHSIZE[0] = INPUT(GR12_GC0_C7_3);

--SE1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1] at UPCORE
SE1_MASTERHSIZE[1] = INPUT(GR12_GC0_C7_3);

--SE1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0] at UPCORE
SE1_MASTERHBURST[0] = INPUT(GR12_GC0_C7_5, GR12_GC0_C4_9, GR12_GC0_C4_7);

--SE1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1] at UPCORE
SE1_MASTERHBURST[1] = INPUT(GR12_GC0_C7_5, GR12_GC0_C4_9, GR12_GC0_C7_3, GR12_GC0_C4_7);

--SE1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2] at UPCORE
SE1_MASTERHBURST[2] = INPUT(GR12_GC0_C7_5, GR12_GC0_C4_9, GR12_GC0_C7_3, GR12_GC0_C4_7);

--SE1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0] at UPCORE
SE1_MASTERHWDATA[0] = INPUT(GR14_GC1_C9_2, GR14_GC1_C7_3, GR5_GC0_C1_4, GR5_GC0_C9_2, GR5_GC0_C13_5, GR5_GC0_C13_8, GR11_GC0_C3_5, GR11_GC0_C2_1, GR3_GC0_C11_4, GR16_GC0_C13_8, GR15_GC0_C1_2, GR13_GC2_C0_5, GR1_GC0_C4_4, GR15_GC2_C0_0, GR24_GC2_C0_2);

--SE1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1] at UPCORE
SE1_MASTERHWDATA[1] = INPUT(GR8_GC0_C13_6, GR14_GC1_C9_6, GR14_GC1_C7_2, GR8_GC0_C8_6, GR13_GC2_C0_1, GR11_GC0_C12_8, GR14_GC2_C0_2, GR25_GC2_C0_2, GR11_GC0_C12_7, GR0_GC0_C3_2, GR11_GC0_C9_5, GR11_GC0_C13_2, GR8_GC0_C12_8);

--SE1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2] at UPCORE
SE1_MASTERHWDATA[2] = INPUT(GR8_GC0_C13_5, GR14_GC1_C9_3, GR14_GC1_C7_7, GR0_GC0_C1_6, GR0_GC0_C3_7, GR3_GC0_C2_2, GR3_GC0_C2_4, GR9_GC0_C6_1, GR13_GC2_C0_7, GR14_GC2_C0_0, GR25_GC2_C0_3);

--SE1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3] at UPCORE
SE1_MASTERHWDATA[3] = INPUT(GR15_GC0_C8_2, GR5_GC0_C1_9, GR14_GC1_C7_9, GR7_GC0_C5_2, GR7_GC0_C5_3, GR3_GC0_C14_8, GR9_GC0_C14_4, GR13_GC2_C0_3, GR19_GC2_C0_3, GR20_GC2_C0_2);

--SE1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4] at UPCORE
SE1_MASTERHWDATA[4] = INPUT(GR5_GC0_C1_2, GR14_GC1_C7_4, GR1_GC0_C11_0, GR7_GC0_C9_8, GR7_GC0_C9_7, GR5_GC0_C9_4, GR9_GC0_C3_2, GR13_GC2_C0_4, GR19_GC2_C0_2, GR20_GC2_C0_1);

--SE1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5] at UPCORE
SE1_MASTERHWDATA[5] = INPUT(GR15_GC1_C5_8, GR11_GC0_C15_5, GR11_GC0_C14_2, GR0_GC0_C8_8, GR0_GC0_C8_2, GR11_GC0_C10_4, GR13_GC0_C11_2, GR13_GC2_C0_6, GR19_GC2_C0_1, GR20_GC2_C0_3);

--SE1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6] at UPCORE
SE1_MASTERHWDATA[6] = INPUT(GR15_GC1_C5_2, GR2_GC0_C4_9, GR0_GC2_C15_3, GR0_GC0_C8_0, GR7_GC0_C6_4, GR3_GC0_C12_1, GR13_GC2_C0_0, GR19_GC2_C0_0, GR20_GC2_C0_0);

--SE1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7] at UPCORE
SE1_MASTERHWDATA[7] = INPUT(GR7_GC0_C5_8, GR11_GC0_C9_9, GR0_GC0_C9_4, GR0_GC0_C9_2, GR14_GC1_C7_8, GR9_GC0_C11_9, GR13_GC2_C0_2, GR15_GC2_C0_3, GR24_GC2_C0_0);

--SE1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8] at UPCORE
SE1_MASTERHWDATA[8] = INPUT(GR12_GC1_C1_4, GR9_GC1_C6_5, GR9_GC0_C15_5, GR7_GC0_C4_8, GR7_GC0_C4_9, GR0_GC0_C9_9, GR0_GC0_C9_1, GR15_GC2_C0_1, GR24_GC2_C0_1);

--SE1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9] at UPCORE
SE1_MASTERHWDATA[9] = INPUT(GR14_GC1_C13_5, GR2_GC1_C7_2, GR2_GC0_C12_2, GR0_GC0_C3_8, GR0_GC0_C3_4, GR7_GC0_C6_0, GR7_GC0_C14_6, GR15_GC2_C0_2, GR24_GC2_C0_3);

--SE1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10] at UPCORE
SE1_MASTERHWDATA[10] = INPUT(GR1_GC0_C2_7, GR2_GC0_C4_8, GR0_GC0_C10_2, GR0_GC0_C10_3, GR7_GC0_C4_4, GR7_GC0_C4_1);

--SE1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11] at UPCORE
SE1_MASTERHWDATA[11] = INPUT(GR1_GC0_C15_6, GR8_GC0_C4_5, GR7_GC0_C8_9, GR7_GC0_C8_1, GR7_GC0_C9_9, GR7_GC0_C9_2);

--SE1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12] at UPCORE
SE1_MASTERHWDATA[12] = INPUT(GR1_GC0_C3_5, GR7_GC0_C9_6, GR7_GC0_C9_3, GR0_GC0_C0_4, GR0_GC0_C0_2, GR6_GC0_C0_2, GR14_GC2_C7_6, GR1_GC0_C11_8);

--SE1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13] at UPCORE
SE1_MASTERHWDATA[13] = INPUT(GR1_GC0_C3_7, GR0_GC2_C1_5, GR0_GC2_C1_6, GR11_GC0_C5_8, GR6_GC0_C0_3, GR14_GC2_C7_3, GR11_GC0_C4_9, GR11_GC0_C5_5);

--SE1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14] at UPCORE
SE1_MASTERHWDATA[14] = INPUT(GR1_GC0_C3_1, GR0_GC2_C1_4, GR6_GC0_C0_6, GR7_GC0_C1_9, GR7_GC0_C14_9, GR0_GC2_C1_8, GR9_GC0_C11_7);

--SE1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15] at UPCORE
SE1_MASTERHWDATA[15] = INPUT(GR7_GC0_C1_8, GR11_GC0_C0_2, GR0_GC0_C0_5, GR0_GC0_C0_6, GR1_GC0_C14_2, GR9_GC0_C6_9);

--SE1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16] at UPCORE
SE1_MASTERHWDATA[16] = INPUT(GR5_GC1_C10_5, GR16_GC0_C13_2, GR16_GC0_C13_6, GR11_GC0_C1_5, GR6_GC0_C12_3, GR6_GC0_C12_5);

--SE1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17] at UPCORE
SE1_MASTERHWDATA[17] = INPUT(GR5_GC1_C9_8, GR11_GC0_C12_9, GR11_GC0_C12_4, GR11_GC0_C2_6, GR8_GC0_C8_5, GR8_GC0_C5_0);

--SE1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18] at UPCORE
SE1_MASTERHWDATA[18] = INPUT(GR16_GC0_C7_5, GR5_GC0_C6_4, GR5_GC0_C6_6, GR1_GC0_C6_4, GR16_GC0_C12_2);

--SE1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19] at UPCORE
SE1_MASTERHWDATA[19] = INPUT(GR8_GC0_C4_2, GR8_GC0_C5_7, GR11_GC0_C12_5, GR11_GC0_C9_6);

--SE1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20] at UPCORE
SE1_MASTERHWDATA[20] = INPUT(GR1_GC1_C15_2, GR6_GC0_C12_8, GR6_GC0_C3_6, GR11_GC0_C12_6);

--SE1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21] at UPCORE
SE1_MASTERHWDATA[21] = INPUT(GR1_GC1_C10_8, GR2_GC0_C4_2, GR2_GC0_C4_5, GR16_GC0_C7_2);

--SE1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22] at UPCORE
SE1_MASTERHWDATA[22] = INPUT(GR11_GC0_C5_2, GR11_GC0_C12_2, GR11_GC0_C5_6);

--SE1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23] at UPCORE
SE1_MASTERHWDATA[23] = INPUT(GR11_GC0_C12_3, GR6_GC0_C3_4, GR11_GC0_C5_4);

--SE1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24] at UPCORE
SE1_MASTERHWDATA[24] = INPUT(GR6_GC0_C15_2, GR6_GC0_C12_4, GR6_GC0_C13_9, GR6_GC0_C13_6, GR16_GC0_C13_3);

--SE1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25] at UPCORE
SE1_MASTERHWDATA[25] = INPUT(GR6_GC0_C11_2, GR6_GC0_C12_9, GR6_GC0_C13_2, GR6_GC0_C3_8, GR16_GC0_C11_5);

--SE1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26] at UPCORE
SE1_MASTERHWDATA[26] = INPUT(GR6_GC0_C3_9, GR6_GC0_C0_9, GR6_GC0_C3_2);

--SE1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27] at UPCORE
SE1_MASTERHWDATA[27] = INPUT(GR6_GC0_C3_5, GR6_GC0_C0_5, GR1_GC0_C7_1);

--SE1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28] at UPCORE
SE1_MASTERHWDATA[28] = INPUT(GR11_GC0_C2_8, GR2_GC0_C9_5, GR6_GC0_C0_4);

--SE1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29] at UPCORE
SE1_MASTERHWDATA[29] = INPUT(GR5_GC0_C1_8, GR5_GC0_C14_2);

--SE1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30] at UPCORE
SE1_MASTERHWDATA[30] = INPUT(GR8_GC0_C8_4, GR3_GC0_C1_2);

--SE1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31] at UPCORE
SE1_MASTERHWDATA[31] = INPUT(GR2_GC0_C4_6, GR11_GC0_C3_2);

--SE1_SLAVEHRESP[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHRESP[0] at UPCORE
SE1_SLAVEHRESP[0] = INPUT(GR0_GC1_C8_4, GR1_GC1_C13_7, GR0_GC1_C8_7, GR1_GC1_C3_4, GR0_GC1_C12_6, GR0_GC1_C13_8, GR0_GC1_C11_8, GR0_GC1_C11_5, GR0_GC1_C3_3, GR0_GC1_C7_7, GR1_GC1_C8_6, GR1_GC1_C3_9, GR1_GC1_C9_5, GR1_GC1_C8_5, GR1_GC1_C13_3, GR0_GC1_C13_0, GR0_GC1_C12_0);

--SE1_SLAVEHRESP[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHRESP[1] at UPCORE
SE1_SLAVEHRESP[1] = INPUT(GR0_GC1_C8_4, GR1_GC1_C13_7, GR0_GC1_C8_7, GR1_GC1_C3_4, GR0_GC1_C12_6, GR0_GC1_C13_8, GR0_GC1_C11_8, GR0_GC1_C11_5, GR0_GC1_C3_3, GR0_GC1_C7_7, GR1_GC1_C8_6, GR1_GC1_C3_9, GR1_GC1_C9_5, GR1_GC1_C8_5, GR1_GC1_C13_3, GR0_GC1_C13_0, GR0_GC1_C12_0);

--SE1L922 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0 at UPCORE
SE1L922 = INPUT(GC1_C8_0);

--SE1L032 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1 at UPCORE
SE1L032 = INPUT(GC1_C13_1);

--SE1L132 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2 at UPCORE
SE1L132 = INPUT(GC0_C12_0);

--SE1L232 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3 at UPCORE
SE1L232 = INPUT(GC0_C11_1);

--SE1L271 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0 at UPCORE
SE1L271 = INPUT(GC0_C7_1);

--SE1L371 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1 at UPCORE
SE1L371 = INPUT(GC0_C7_0);

--SE1L471 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2 at UPCORE
SE1L471 = INPUT(GC0_C6_1);

--SE1L571 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3 at UPCORE
SE1L571 = INPUT(GC0_C6_0);

--SE1L671 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4 at UPCORE
SE1L671 = INPUT(GC0_C5_1);

--SE1L771 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5 at UPCORE
SE1L771 = INPUT(GC0_C5_0);

--SE1L871 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6 at UPCORE
SE1L871 = INPUT(GC0_C4_1);

--SE1L971 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7 at UPCORE
SE1L971 = INPUT(GC0_C4_0);

--SE1L081 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8 at UPCORE
SE1L081 = INPUT(GC0_C3_1);

--SE1L181 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9 at UPCORE
SE1L181 = INPUT(GC0_C3_0);

--SE1L281 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10 at UPCORE
SE1L281 = INPUT(GC0_C2_1);

--SE1L381 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11 at UPCORE
SE1L381 = INPUT(GC0_C2_0);

--SE1L481 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12 at UPCORE
SE1L481 = INPUT(GC0_C1_1);

--SE1L581 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13 at UPCORE
SE1L581 = INPUT(GC0_C1_0);

--SE1L681 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14 at UPCORE
SE1L681 = INPUT(GC0_C0_1);

--SE1L591 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0 at UPCORE
SE1L591 = INPUT(GC0_C9_1);

--SE1L691 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1 at UPCORE
SE1L691 = INPUT(GC0_C9_0);

--SE1L732 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0 at UPCORE
SE1L732 = INPUT(GC1_C3_0);

--SE1L832 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1 at UPCORE
SE1L832 = INPUT(GC1_C3_1);

--SE1L932 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2 at UPCORE
SE1L932 = INPUT(GC1_C4_0);

--SE1L042 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3 at UPCORE
SE1L042 = INPUT(GC1_C4_1);

--SE1L142 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4 at UPCORE
SE1L142 = INPUT(GC1_C5_0);

--SE1L242 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5 at UPCORE
SE1L242 = INPUT(GC1_C5_1);

--SE1L342 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6 at UPCORE
SE1L342 = INPUT(GC1_C6_1);

--SE1L442 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7 at UPCORE
SE1L442 = INPUT(GC1_C7_0);

--SE1L542 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8 at UPCORE
SE1L542 = INPUT(GC1_C8_1);

--SE1L642 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9 at UPCORE
SE1L642 = INPUT(GC1_C9_0);

--SE1L742 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10 at UPCORE
SE1L742 = INPUT(GC1_C9_1);

--SE1L842 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11 at UPCORE
SE1L842 = INPUT(GC1_C10_0);

--SE1L942 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12 at UPCORE
SE1L942 = INPUT(GC1_C10_1);

--SE1L052 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13 at UPCORE
SE1L052 = INPUT(GC1_C11_0);

--SE1L152 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14 at UPCORE
SE1L152 = INPUT(GC1_C11_1);

--SE1L252 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15 at UPCORE
SE1L252 = INPUT(GC1_C12_1);

--SE1L352 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16 at UPCORE
SE1L352 = INPUT(GC1_C14_0);

--SE1L452 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17 at UPCORE
SE1L452 = INPUT(GC1_C14_1);

--SE1L552 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18 at UPCORE
SE1L552 = INPUT(GC1_C15_0);

--SE1L652 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19 at UPCORE
SE1L652 = INPUT(GC0_C15_0);

--SE1L752 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20 at UPCORE
SE1L752 = INPUT(GC0_C14_1);

--SE1L852 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21 at UPCORE
SE1L852 = INPUT(GC0_C14_0);

--SE1L952 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22 at UPCORE
SE1L952 = INPUT(GC0_C13_1);

--SE1L062 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23 at UPCORE
SE1L062 = INPUT(GC0_C13_0);

--SE1L162 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24 at UPCORE
SE1L162 = INPUT(30);

--SE1L262 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25 at UPCORE
SE1L262 = INPUT(29);

--SE1L362 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26 at UPCORE
SE1L362 = INPUT(28);

--SE1L462 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27 at UPCORE
SE1L462 = INPUT(27);

--SE1L562 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28 at UPCORE
SE1L562 = INPUT(26);

--SE1L662 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29 at UPCORE
SE1L662 = INPUT(25);

--SE1L762 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30 at UPCORE
SE1L762 = INPUT(24);

--SE1L862 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31 at UPCORE
SE1L862 = INPUT(23);

--SE1L572 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0 at UPCORE
SE1L572 = INPUT(GC1_C7_1);

--SE1L672 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1 at UPCORE
SE1L672 = INPUT(GC1_C13_0);

--SE1L772 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2 at UPCORE
SE1L772 = INPUT(GC0_C12_1);

--SE1L872 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3 at UPCORE
SE1L872 = INPUT(22);

--SE1L332 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0 at UPCORE
SE1L332 = INPUT(GC1_C3_0, GC1_C3_1, GC1_C4_0, GC1_C4_1, GC1_C5_0, GC1_C5_1, GC1_C6_1, GC1_C7_0);

--SE1L432 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1 at UPCORE
SE1L432 = INPUT(GC1_C8_1, GC1_C9_0, GC1_C9_1, GC1_C10_0, GC1_C10_1, GC1_C11_0, GC1_C11_1, GC1_C12_1);

--SE1L532 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2 at UPCORE
SE1L532 = INPUT(GC1_C14_0, GC1_C14_1, GC1_C15_0, GC0_C15_0, GC0_C14_1, GC0_C14_0, GC0_C13_1, GC0_C13_0);

--SE1L632 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3 at UPCORE
SE1L632 = INPUT(30, 29, 28, 27, 26, 25, 24, 23);

--SE1L55 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0 at UPCORE
SE1L55 = INPUT(GC2_C9_1);

--SE1L65 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1 at UPCORE
SE1L65 = INPUT(GC2_C9_0);

--SE1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2 at UPCORE
SE1L75 = INPUT(GC2_C8_1);

--SE1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3 at UPCORE
SE1L85 = INPUT(GC2_C8_0);

--SE1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4 at UPCORE
SE1L95 = INPUT(GC2_C7_1);

--SE1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5 at UPCORE
SE1L06 = INPUT(GC2_C7_0);

--SE1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6 at UPCORE
SE1L16 = INPUT(GC2_C6_1);

--SE1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7 at UPCORE
SE1L26 = INPUT(GC2_C6_0);

--SE1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8 at UPCORE
SE1L36 = INPUT(GC2_C5_1);

--SE1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9 at UPCORE
SE1L46 = INPUT(GC2_C5_0);

--SE1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10 at UPCORE
SE1L56 = INPUT(GC2_C4_1);

--SE1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11 at UPCORE
SE1L66 = INPUT(GC2_C4_0);

--SE1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12 at UPCORE
SE1L76 = INPUT(GC2_C3_1);

--SE1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13 at UPCORE
SE1L86 = INPUT(GC2_C3_0);

--SE1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14 at UPCORE
SE1L96 = INPUT(GC2_C2_1);

--SE1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15 at UPCORE
SE1L07 = INPUT(GC2_C2_0);

--SE1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0 at UPCORE
SE1L92 = INPUT(GC3_C4_1);

--SE1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1 at UPCORE
SE1L03 = INPUT(GC3_C5_0);

--SE1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0 at UPCORE
SE1L33 = INPUT(GC3_C6_1);

--SE1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1 at UPCORE
SE1L43 = INPUT(GC3_C7_0);

--SE1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2 at UPCORE
SE1L53 = INPUT(GC3_C7_1);

--SE1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3 at UPCORE
SE1L63 = INPUT(GC3_C8_0);

--SE1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0 at UPCORE
SE1L4 = INPUT(GC3_C10_0);

--SE1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1 at UPCORE
SE1L5 = INPUT(GC3_C10_1);

--SE1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2 at UPCORE
SE1L6 = INPUT(GC3_C11_0);

--SE1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3 at UPCORE
SE1L7 = INPUT(GC3_C11_1);

--SE1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4 at UPCORE
SE1L8 = INPUT(GC3_C12_0);

--SE1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5 at UPCORE
SE1L9 = INPUT(GC3_C12_1);

--SE1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6 at UPCORE
SE1L01 = INPUT(GC3_C13_0);

--SE1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7 at UPCORE
SE1L11 = INPUT(GC3_C13_1);

--SE1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8 at UPCORE
SE1L21 = INPUT(GC3_C14_0);

--SE1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9 at UPCORE
SE1L31 = INPUT(GC3_C14_1);

--SE1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10 at UPCORE
SE1L41 = INPUT(GC3_C15_0);

--SE1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11 at UPCORE
SE1L51 = INPUT(GC2_C15_0);

--SE1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12 at UPCORE
SE1L61 = INPUT(GC2_C14_1);

--SE1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13 at UPCORE
SE1L71 = INPUT(GC2_C14_0);

--SE1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14 at UPCORE
SE1L81 = INPUT(GC2_C13_1);

--SE1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15 at UPCORE
SE1L91 = INPUT(GC2_C13_0);

--SE1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16 at UPCORE
SE1L02 = INPUT(GC2_C12_1);

--SE1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17 at UPCORE
SE1L12 = INPUT(GC2_C12_0);

--SE1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18 at UPCORE
SE1L22 = INPUT(GC2_C11_1);

--SE1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19 at UPCORE
SE1L32 = INPUT(GC2_C11_0);

--SE1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20 at UPCORE
SE1L42 = INPUT(GC2_C10_1);

--SE1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21 at UPCORE
SE1L52 = INPUT(GC2_C10_0);

--SE1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22 at UPCORE
SE1L62 = INPUT(34);

--SE1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23 at UPCORE
SE1L72 = INPUT(33);

--SE1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24 at UPCORE
SE1L82 = INPUT(32);


--Q1_SYS_RESET is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SYS_RESET at LC2_14_F3
--operation mode is normal

Q1_SYS_RESET_lut_out = !T1L81Q & (Q1_SYS_RESET # Q1_CMD_WAIT & Y1L22Q);
Q1_SYS_RESET = DFFE(Q1_SYS_RESET_lut_out, GLOBAL(JE1_outclock0), , , );


--S1_inst23[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst23[7] at LC4_4_L3
--operation mode is normal

S1_inst23[7]_lut_out = T1L51Q & N51_pre_out[7] & !T1L41Q # !T1L51Q & (T1L41Q & !N51_pre_out[7] # !T1L41Q & AD1L5);
S1_inst23[7] = DFFE(S1_inst23[7]_lut_out, !GLOBAL(JE1_outclock0), , , );


--S1_inst23[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst23[6] at LC3_3_L3
--operation mode is normal

S1_inst23[6]_lut_out = AD1L4 & (AD1L3 # !N51_pre_out[6]) # !AD1L4 & N51_pre_out[6] & AD1L3;
S1_inst23[6] = DFFE(S1_inst23[6]_lut_out, !GLOBAL(JE1_outclock0), , , );


--S1_inst23[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst23[5] at LC8_4_L3
--operation mode is normal

S1_inst23[5]_lut_out = AD1L4 & (AD1L3 # !N51_pre_out[5]) # !AD1L4 & AD1L3 & N51_pre_out[5];
S1_inst23[5] = DFFE(S1_inst23[5]_lut_out, !GLOBAL(JE1_outclock0), , , );


--S1_inst23[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst23[4] at LC10_4_L3
--operation mode is normal

S1_inst23[4]_lut_out = AD1L4 & (AD1L3 # !N51_pre_out[4]) # !AD1L4 & AD1L3 & N51_pre_out[4];
S1_inst23[4] = DFFE(S1_inst23[4]_lut_out, !GLOBAL(JE1_outclock0), , , );


--S1_inst23[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst23[3] at LC6_5_B3
--operation mode is normal

S1_inst23[3]_lut_out = N51_pre_out[3] & AD1L3 # !N51_pre_out[3] & AD1L4;
S1_inst23[3] = DFFE(S1_inst23[3]_lut_out, !GLOBAL(JE1_outclock0), , , );


--S1_inst23[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst23[2] at LC4_5_B3
--operation mode is normal

S1_inst23[2]_lut_out = N51_pre_out[2] & AD1L3 # !N51_pre_out[2] & AD1L4;
S1_inst23[2] = DFFE(S1_inst23[2]_lut_out, !GLOBAL(JE1_outclock0), , , );


--S1_inst23[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst23[1] at LC3_5_B3
--operation mode is normal

S1_inst23[1]_lut_out = N51_pre_out[1] & AD1L3 # !N51_pre_out[1] & AD1L4;
S1_inst23[1] = DFFE(S1_inst23[1]_lut_out, !GLOBAL(JE1_outclock0), , , );


--S1_inst23[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst23[0] at LC5_5_B3
--operation mode is normal

S1_inst23[0]_lut_out = N51_lsb & AD1L3 # !N51_lsb & AD1L4;
S1_inst23[0] = DFFE(S1_inst23[0]_lut_out, !GLOBAL(JE1_outclock0), , , );


--VD1_ATWDTrigger_A_sig is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_A_sig at LC6_10_O2
--operation mode is normal

VD1_ATWDTrigger_A_sig_lut_out = VD1_launch_mode_A[1] & (VD1_discSPE # VD1_launch_mode_A[0]) # !VD1_launch_mode_A[1] & VD1_discMPE & VD1_launch_mode_A[0];
VD1_ATWDTrigger_A_sig = DFFE(VD1_ATWDTrigger_A_sig_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L962Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|OutputEnable~reg0 at LC9_14_O3
--operation mode is normal

DE1L962Q_lut_out = DE1L962Q & (DE1L023Q # !DE1L222) # !DE1L322;
DE1L962Q = DFFE(DE1L962Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L32Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|CounterClock~reg0 at LC5_3_O3
--operation mode is normal

DE1L32Q_lut_out = DE1_counterclk_high # !DE1_counterclk_low & !DE1_counter_clock_cclk;
DE1L32Q = DFFE(DE1L32Q_lut_out, GLOBAL(JE2_outclock1), !GLOBAL(H1L4Q), , );


--DE1L513Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ShiftClock~reg0 at LC5_7_O3
--operation mode is normal

DE1L513Q_lut_out = DE1L523Q # DE1L423Q # DE1L522 & DE1L513Q;
DE1L513Q = DFFE(DE1L513Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L172Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|RampSet~reg0 at LC3_11_O3
--operation mode is normal

DE1L172Q_lut_out = !DE1L222 & DE1L172Q # !DE1L622 # !DE1L613Q;
DE1L172Q = DFFE(DE1L172Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_channel[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[1] at LC1_16_O3
--operation mode is normal

DE1_channel[1]_lut_out = DE1L86 # DE1_channel[1] & (!DE1L622 # !DE1L722);
DE1_channel[1] = DFFE(DE1_channel[1]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_channel[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[0] at LC6_16_O3
--operation mode is normal

DE1_channel[0]_lut_out = DE1_channel[0] & (!DE1L622 # !DE1L722) # !DE1_channel[0] & DE1L913Q;
DE1_channel[0] = DFFE(DE1_channel[0]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L182Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ReadWrite~reg0 at LC3_2_O3
--operation mode is normal

DE1L182Q_lut_out = DE1L723Q # DE1L182Q & (DE1L822 # !DE1L132);
DE1L182Q = DFFE(DE1L182Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|AnalogReset~reg0 at LC8_4_O3
--operation mode is normal

DE1L1Q_lut_out = DE1L913Q # DE1L1Q & DE1L232 # !DE1L332;
DE1L1Q = DFFE(DE1L1Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L42Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalReset~reg0 at LC2_5_O3
--operation mode is normal

DE1L42Q_lut_out = DE1L36 # DE1L42Q & (!DE1L922 # !DE1L122);
DE1L42Q = DFFE(DE1L42Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L52Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalSet~reg0 at LC8_12_O3
--operation mode is normal

DE1L52Q_lut_out = DE1L623Q # DE1L52Q & !DE1L722 # !DE1L322;
DE1L52Q = DFFE(DE1L52Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--VD1_ATWDTrigger_B_sig is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_B_sig at LC3_10_F2
--operation mode is normal

VD1_ATWDTrigger_B_sig_lut_out = VD1_launch_mode_B[0] & (VD1_discMPE # VD1_launch_mode_B[1]) # !VD1_launch_mode_B[0] & VD1_discSPE & VD1_launch_mode_B[1];
VD1_ATWDTrigger_B_sig = DFFE(VD1_ATWDTrigger_B_sig_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L962Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|OutputEnable~reg0 at LC7_14_Z3
--operation mode is normal

DE2L962Q_lut_out = DE2L962Q & (DE2L913Q # !DE2L422) # !DE2L522;
DE2L962Q = DFFE(DE2L962Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L32Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|CounterClock~reg0 at LC5_5_Z3
--operation mode is normal

DE2L32Q_lut_out = DE2_counterclk_high # !DE2_counter_clock_cclk & !DE2_counterclk_low;
DE2L32Q = DFFE(DE2L32Q_lut_out, GLOBAL(JE2_outclock1), !GLOBAL(H1L4Q), , );


--DE2L513Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ShiftClock~reg0 at LC8_8_Z3
--operation mode is normal

DE2L513Q_lut_out = DE2L223Q # DE2L323Q # DE2L513Q & DE2L812;
DE2L513Q = DFFE(DE2L513Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L172Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|RampSet~reg0 at LC10_14_Z3
--operation mode is normal

DE2L172Q_lut_out = DE2L172Q & !DE2L422 # !DE1L613Q # !DE2L622;
DE2L172Q = DFFE(DE2L172Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_channel[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[1] at LC6_16_Z3
--operation mode is normal

DE2_channel[1]_lut_out = DE2_channel[1] & (DE2L46 # !DE2_channel[0] & DE2L813Q) # !DE2_channel[1] & DE2_channel[0] & DE2L813Q;
DE2_channel[1] = DFFE(DE2_channel[1]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_channel[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|channel[0] at LC7_16_Z3
--operation mode is normal

DE2_channel[0]_lut_out = DE2_channel[0] & (!DE2L822 # !DE2L622) # !DE2_channel[0] & DE2L813Q;
DE2_channel[0] = DFFE(DE2_channel[0]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L182Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ReadWrite~reg0 at LC6_13_Z3
--operation mode is normal

DE2L182Q_lut_out = DE2L523Q # DE2L182Q & (DE2L922 # !DE2L662);
DE2L182Q = DFFE(DE2L182Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|AnalogReset~reg0 at LC8_14_Z3
--operation mode is normal

DE2L1Q_lut_out = DE2L132 # DE2L813Q # !DE2L622 # !DE1L613Q;
DE2L1Q = DFFE(DE2L1Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L42Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalReset~reg0 at LC5_15_Z3
--operation mode is normal

DE2L42Q_lut_out = DE2L42Q & DE2L36 # !DE2L322 # !DE1L613Q;
DE2L42Q = DFFE(DE2L42Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L52Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|DigitalSet~reg0 at LC4_14_Z3
--operation mode is normal

DE2L52Q_lut_out = DE2L423Q # DE2L52Q & !DE2L822 # !DE2L522;
DE2L52Q = DFFE(DE2L52Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--B1L22Q is calibration_sources:inst_calibration_sources|FE_TEST_PULSE~reg0 at LC5_7_P2
--operation mode is normal

B1L22Q_lut_out = B1_now_action & (J1_CS_ctrl_local.CS_enable[1] # B1L22Q & !B1L77) # !B1_now_action & B1L22Q & !B1L77;
B1L22Q = DFFE(B1L22Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--B1_led_out is calibration_sources:inst_calibration_sources|led_out at LC4_7_P2
--operation mode is normal

B1_led_out_lut_out = J1_CS_ctrl_local.CS_enable[2] & (B1_now_action # B1_led_out & !B1L77) # !J1_CS_ctrl_local.CS_enable[2] & B1_led_out & !B1L77;
B1_led_out = DFFE(B1_led_out_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--B1_flasher_board_out is calibration_sources:inst_calibration_sources|flasher_board_out at LC1_7_P2
--operation mode is normal

B1_flasher_board_out_lut_out = B1_flasher_board_out & (B1L35 # B1_now_action & J1_CS_ctrl_local.CS_enable[3]) # !B1_flasher_board_out & B1_now_action & J1_CS_ctrl_local.CS_enable[3];
B1_flasher_board_out = DFFE(B1_flasher_board_out_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--BB1_DPR_DAT_WR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|DPR_DAT_WR at LC2_14_H4
--operation mode is normal

BB1_DPR_DAT_WR_lut_out = !JB1L92Q & BB1_BYTE0 & JB1L01Q & BB1_DAT_MSG;
BB1_DPR_DAT_WR = DFFE(BB1_DPR_DAT_WR_lut_out, GLOBAL(JE1_outclock0), , , );


--R1_inst46[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[0] at LC10_11_A4
--operation mode is normal

R1_inst46[0]_lut_out = R1_inst45[0];
R1_inst46[0] = DFFE(R1_inst46[0]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst46[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[1] at LC5_11_A4
--operation mode is normal

R1_inst46[1]_lut_out = R1_inst45[1];
R1_inst46[1] = DFFE(R1_inst46[1]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst46[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[2] at LC6_11_A4
--operation mode is normal

R1_inst46[2]_lut_out = R1_inst45[2];
R1_inst46[2] = DFFE(R1_inst46[2]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst46[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[3] at LC6_12_A4
--operation mode is normal

R1_inst46[3]_lut_out = R1_inst45[3];
R1_inst46[3] = DFFE(R1_inst46[3]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst46[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[4] at LC2_11_A4
--operation mode is normal

R1_inst46[4]_lut_out = R1_inst45[4];
R1_inst46[4] = DFFE(R1_inst46[4]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst46[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[5] at LC3_16_A4
--operation mode is normal

R1_inst46[5]_lut_out = R1_inst45[5];
R1_inst46[5] = DFFE(R1_inst46[5]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst46[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[6] at LC3_12_A4
--operation mode is normal

R1_inst46[6]_lut_out = R1_inst45[6];
R1_inst46[6] = DFFE(R1_inst46[6]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst46[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst46[7] at LC5_2_A4
--operation mode is normal

R1_inst46[7]_lut_out = R1_inst45[7];
R1_inst46[7] = DFFE(R1_inst46[7]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst43[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[0] at LC7_11_A4
--operation mode is normal

R1_inst43[0]_lut_out = NB1_dffs[0];
R1_inst43[0] = DFFE(R1_inst43[0]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst43[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[1] at LC7_12_A4
--operation mode is normal

R1_inst43[1]_lut_out = NB1_dffs[1];
R1_inst43[1] = DFFE(R1_inst43[1]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst43[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[2] at LC9_12_A4
--operation mode is normal

R1_inst43[2]_lut_out = NB1_dffs[2];
R1_inst43[2] = DFFE(R1_inst43[2]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst43[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[3] at LC8_12_A4
--operation mode is normal

R1_inst43[3]_lut_out = NB1_dffs[3];
R1_inst43[3] = DFFE(R1_inst43[3]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst43[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[4] at LC5_12_A4
--operation mode is normal

R1_inst43[4]_lut_out = NB1_dffs[4];
R1_inst43[4] = DFFE(R1_inst43[4]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst43[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[5] at LC7_13_A4
--operation mode is normal

R1_inst43[5]_lut_out = NB1_dffs[5];
R1_inst43[5] = DFFE(R1_inst43[5]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst43[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[6] at LC9_13_A4
--operation mode is normal

R1_inst43[6]_lut_out = NB1_dffs[6];
R1_inst43[6] = DFFE(R1_inst43[6]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst43[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst43[7] at LC3_13_A4
--operation mode is normal

R1_inst43[7]_lut_out = NB1_dffs[7];
R1_inst43[7] = DFFE(R1_inst43[7]_lut_out, GLOBAL(JE1_outclock0), , , BB1L11);


--R1_inst41[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[0] at LC7_14_A4
--operation mode is normal

R1_inst41[0]_lut_out = NB1_dffs[0];
R1_inst41[0] = DFFE(R1_inst41[0]_lut_out, GLOBAL(JE1_outclock0), , , BB1L21);


--R1_inst41[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[1] at LC5_13_A4
--operation mode is normal

R1_inst41[1]_lut_out = NB1_dffs[1];
R1_inst41[1] = DFFE(R1_inst41[1]_lut_out, GLOBAL(JE1_outclock0), , , BB1L21);


--R1_inst41[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[2] at LC10_12_A4
--operation mode is normal

R1_inst41[2]_lut_out = NB1_dffs[2];
R1_inst41[2] = DFFE(R1_inst41[2]_lut_out, GLOBAL(JE1_outclock0), , , BB1L21);


--R1_inst41[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[3] at LC6_13_A4
--operation mode is normal

R1_inst41[3]_lut_out = NB1_dffs[3];
R1_inst41[3] = DFFE(R1_inst41[3]_lut_out, GLOBAL(JE1_outclock0), , , BB1L21);


--R1_inst41[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[4] at LC10_13_A4
--operation mode is normal

R1_inst41[4]_lut_out = NB1_dffs[4];
R1_inst41[4] = DFFE(R1_inst41[4]_lut_out, GLOBAL(JE1_outclock0), , , BB1L21);


--R1_inst41[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[5] at LC5_14_A4
--operation mode is normal

R1_inst41[5]_lut_out = NB1_dffs[5];
R1_inst41[5] = DFFE(R1_inst41[5]_lut_out, GLOBAL(JE1_outclock0), , , BB1L21);


--R1_inst41[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[6] at LC8_14_A4
--operation mode is normal

R1_inst41[6]_lut_out = NB1_dffs[6];
R1_inst41[6] = DFFE(R1_inst41[6]_lut_out, GLOBAL(JE1_outclock0), , , BB1L21);


--R1_inst41[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst41[7] at LC10_14_A4
--operation mode is normal

R1_inst41[7]_lut_out = NB1_dffs[7];
R1_inst41[7] = DFFE(R1_inst41[7]_lut_out, GLOBAL(JE1_outclock0), , , BB1L21);


--R1_inst38[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[0] at LC9_14_A4
--operation mode is normal

R1_inst38[0]_lut_out = NB1_dffs[0];
R1_inst38[0] = DFFE(R1_inst38[0]_lut_out, GLOBAL(JE1_outclock0), , , BB1L31);


--R1_inst38[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[1] at LC3_14_A4
--operation mode is normal

R1_inst38[1]_lut_out = NB1_dffs[1];
R1_inst38[1] = DFFE(R1_inst38[1]_lut_out, GLOBAL(JE1_outclock0), , , BB1L31);


--R1_inst38[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[2] at LC5_15_A4
--operation mode is normal

R1_inst38[2]_lut_out = NB1_dffs[2];
R1_inst38[2] = DFFE(R1_inst38[2]_lut_out, GLOBAL(JE1_outclock0), , , BB1L31);


--R1_inst38[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[3] at LC6_14_A4
--operation mode is normal

R1_inst38[3]_lut_out = NB1_dffs[3];
R1_inst38[3] = DFFE(R1_inst38[3]_lut_out, GLOBAL(JE1_outclock0), , , BB1L31);


--R1_inst38[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[4] at LC4_14_A4
--operation mode is normal

R1_inst38[4]_lut_out = NB1_dffs[4];
R1_inst38[4] = DFFE(R1_inst38[4]_lut_out, GLOBAL(JE1_outclock0), , , BB1L31);


--R1_inst38[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[5] at LC3_15_A4
--operation mode is normal

R1_inst38[5]_lut_out = NB1_dffs[5];
R1_inst38[5] = DFFE(R1_inst38[5]_lut_out, GLOBAL(JE1_outclock0), , , BB1L31);


--R1_inst38[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[6] at LC9_15_A4
--operation mode is normal

R1_inst38[6]_lut_out = NB1_dffs[6];
R1_inst38[6] = DFFE(R1_inst38[6]_lut_out, GLOBAL(JE1_outclock0), , , BB1L31);


--R1_inst38[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst38[7] at LC6_15_A4
--operation mode is normal

R1_inst38[7]_lut_out = NB1_dffs[7];
R1_inst38[7] = DFFE(R1_inst38[7]_lut_out, GLOBAL(JE1_outclock0), , , BB1L31);


--SD1L591Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwrite~reg0 at LC9_8_A2
--operation mode is normal

SD1L591Q_lut_out = SD1L43 # SD1L59 & (!UD1L1Q # !SE1_SLAVEHREADYO);
SD1L591Q = DFFE(SD1L591Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L33Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|masterhready~reg0 at LC8_7_M1
--operation mode is normal

KE1L33Q_lut_out = !KE1L35Q & !KE1L9 & (KE1L94Q # !KE1L01);
KE1L33Q = DFFE(KE1L33Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--RE1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|_~0 at LC2_12_A3
--operation mode is normal

RE1L1 = TE1_portadataout[0] & TE2_portadataout[0];


--SD1_haddr[2] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[2] at LC6_10_A2
--operation mode is normal

SD1_haddr[2]_lut_out = SD1L69 # SD1_haddr[2] & (SD1L79 # !SD1L89);
SD1_haddr[2] = DFFE(SD1_haddr[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[3] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[3] at LC10_9_A2
--operation mode is normal

SD1_haddr[3]_lut_out = SD1L99 # SD1_haddr[3] & (SD1L79 # !SD1L89);
SD1_haddr[3] = DFFE(SD1_haddr[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[4] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[4] at LC9_2_A2
--operation mode is normal

SD1_haddr[4]_lut_out = SD1L001 # SE1_SLAVEHREADYO & SD1L59 & SD1L93;
SD1_haddr[4] = DFFE(SD1_haddr[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[5] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[5] at LC10_2_A2
--operation mode is normal

SD1_haddr[5]_lut_out = SD1L101 # SE1_SLAVEHREADYO & SD1L59 & SD1L14;
SD1_haddr[5] = DFFE(SD1_haddr[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[6] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[6] at LC3_12_A2
--operation mode is normal

SD1_haddr[6]_lut_out = SD1L201 # SD1L34 & SE1_SLAVEHREADYO & SD1L59;
SD1_haddr[6] = DFFE(SD1_haddr[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[7] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[7] at LC5_2_A2
--operation mode is normal

SD1_haddr[7]_lut_out = SD1L301 # SE1_SLAVEHREADYO & SD1L59 & SD1L54;
SD1_haddr[7] = DFFE(SD1_haddr[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[8] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[8] at LC9_2_M1
--operation mode is normal

SD1_haddr[8]_lut_out = SD1L401 # SD1L74 & SE1_SLAVEHREADYO & SD1L59;
SD1_haddr[8] = DFFE(SD1_haddr[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[9] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[9] at LC7_2_A2
--operation mode is normal

SD1_haddr[9]_lut_out = SD1L501 # SE1_SLAVEHREADYO & SD1L59 & SD1L94;
SD1_haddr[9] = DFFE(SD1_haddr[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[10] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[10] at LC5_16_B1
--operation mode is normal

SD1_haddr[10]_lut_out = SD1L601 # SD1L15 & SE1_SLAVEHREADYO & SD1L59;
SD1_haddr[10] = DFFE(SD1_haddr[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[11] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[11] at LC6_5_B2
--operation mode is normal

SD1_haddr[11]_lut_out = SD1L801 # SD1L061Q & (SD1L901 # SD1L011);
SD1_haddr[11] = DFFE(SD1_haddr[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[12] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[12] at LC6_13_A2
--operation mode is normal

SD1_haddr[12]_lut_out = SD1L111 # SD1L061Q & (SD1L211 # SD1L311);
SD1_haddr[12] = DFFE(SD1_haddr[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[13] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[13] at LC9_13_A2
--operation mode is normal

SD1_haddr[13]_lut_out = SD1L411 # SD1L061Q & (SD1L511 # SD1L611);
SD1_haddr[13] = DFFE(SD1_haddr[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[14] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[14] at LC5_11_A2
--operation mode is normal

SD1_haddr[14]_lut_out = SD1L711 # SD1L061Q & (SD1L811 # SD1L911);
SD1_haddr[14] = DFFE(SD1_haddr[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[15] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[15] at LC2_4_A2
--operation mode is normal

SD1_haddr[15]_lut_out = SD1L021 # SD1L061Q & (SD1L221 # SD1L121);
SD1_haddr[15] = DFFE(SD1_haddr[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[16] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[16] at LC8_4_A2
--operation mode is normal

SD1_haddr[16]_lut_out = SD1L321 # SD1L061Q & (SD1L421 # SD1L521);
SD1_haddr[16] = DFFE(SD1_haddr[16]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[17] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[17] at LC10_4_A2
--operation mode is normal

SD1_haddr[17]_lut_out = SD1L621 # SD1L061Q & (SD1L821 # SD1L721);
SD1_haddr[17] = DFFE(SD1_haddr[17]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[18] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[18] at LC9_9_B2
--operation mode is normal

SD1_haddr[18]_lut_out = SD1L921 # SD1L061Q & (SD1L031 # SD1L131);
SD1_haddr[18] = DFFE(SD1_haddr[18]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[19] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[19] at LC3_5_B2
--operation mode is normal

SD1_haddr[19]_lut_out = SD1L231 # SD1L061Q & (SD1L331 # SD1L431);
SD1_haddr[19] = DFFE(SD1_haddr[19]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[20] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[20] at LC5_9_B2
--operation mode is normal

SD1_haddr[20]_lut_out = SD1L531 # SD1L061Q & (SD1L631 # SD1L731);
SD1_haddr[20] = DFFE(SD1_haddr[20]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[21] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[21] at LC7_8_B2
--operation mode is normal

SD1_haddr[21]_lut_out = SD1L831 # SD1L061Q & (SD1L041 # SD1L931);
SD1_haddr[21] = DFFE(SD1_haddr[21]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[22] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[22] at LC10_14_B2
--operation mode is normal

SD1_haddr[22]_lut_out = SD1L141 # SD1L061Q & (SD1L241 # SD1L341);
SD1_haddr[22] = DFFE(SD1_haddr[22]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[23] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[23] at LC6_14_A2
--operation mode is normal

SD1_haddr[23]_lut_out = SD1L541 # SD1L701 # SD1L061Q & SD1L49;
SD1_haddr[23] = DFFE(SD1_haddr[23]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[24] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[24] at LC4_2_A2
--operation mode is normal

SD1_haddr[24]_lut_out = SD1L641 # SD1L97 & SE1_SLAVEHREADYO & SD1L59;
SD1_haddr[24] = DFFE(SD1_haddr[24]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[25] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[25] at LC8_6_A2
--operation mode is normal

SD1_haddr[25]_lut_out = SD1L741 # SE1_SLAVEHREADYO & SD1L59 & SD1L18;
SD1_haddr[25] = DFFE(SD1_haddr[25]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[26] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[26] at LC9_6_A2
--operation mode is normal

SD1_haddr[26]_lut_out = SD1L841 # SE1_SLAVEHREADYO & SD1L59 & SD1L38;
SD1_haddr[26] = DFFE(SD1_haddr[26]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[27] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[27] at LC1_6_A2
--operation mode is normal

SD1_haddr[27]_lut_out = SD1L941 # SE1_SLAVEHREADYO & SD1L59 & SD1L58;
SD1_haddr[27] = DFFE(SD1_haddr[27]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[28] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[28] at LC2_6_A2
--operation mode is normal

SD1_haddr[28]_lut_out = SD1L051 # SE1_SLAVEHREADYO & SD1L59 & SD1L78;
SD1_haddr[28] = DFFE(SD1_haddr[28]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[29] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[29] at LC10_8_A2
--operation mode is normal

SD1_haddr[29]_lut_out = SD1L151 # SE1_SLAVEHREADYO & SD1L59 & SD1L98;
SD1_haddr[29] = DFFE(SD1_haddr[29]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[30] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[30] at LC7_8_A2
--operation mode is normal

SD1_haddr[30]_lut_out = SD1L251 # SE1_SLAVEHREADYO & SD1L59 & SD1L19;
SD1_haddr[30] = DFFE(SD1_haddr[30]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1_haddr[31] is daq:inst_daq|ahb_master:inst_ahb_master|haddr[31] at LC6_6_A2
--operation mode is normal

SD1_haddr[31]_lut_out = SD1L351 # SE1_SLAVEHREADYO & SD1L59 & SD1L39;
SD1_haddr[31] = DFFE(SD1_haddr[31]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L261Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehtrans[0]~reg0 at LC7_9_A2
--operation mode is normal

SD1L261Q_lut_out = (SD1L651 # SD1_haddr[5] # SD1_haddr[4] # SD1L551) & CASCADE(SD1L751);
SD1L261Q = DFFE(SD1L261Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L361Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[0]~reg0 at LC7_11_K2
--operation mode is normal

SD1L361Q_lut_out = !UD1L154Q & (UD1L053 # !UD1_AnB & UD1L553);
SD1L361Q = DFFE(SD1L361Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L461Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[1]~reg0 at LC9_16_K2
--operation mode is normal

SD1L461Q_lut_out = !UD1L254Q & UD1L652 & !UD1L154Q;
SD1L461Q = DFFE(SD1L461Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L561Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[2]~reg0 at LC9_14_K2
--operation mode is normal

SD1L561Q_lut_out = !UD1L254Q & !UD1L154Q & UD1L252;
SD1L561Q = DFFE(SD1L561Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L661Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[3]~reg0 at LC5_3_Q2
--operation mode is normal

SD1L661Q_lut_out = !UD1L154Q & !UD1L254Q & UD1L842;
SD1L661Q = DFFE(SD1L661Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L761Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[4]~reg0 at LC5_14_Q2
--operation mode is normal

SD1L761Q_lut_out = UD1L154Q # !UD1L254Q & UD1L343;
SD1L761Q = DFFE(SD1L761Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L861Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[5]~reg0 at LC5_14_V2
--operation mode is normal

SD1L861Q_lut_out = !UD1L154Q & !UD1L254Q & UD1L442;
SD1L861Q = DFFE(SD1L861Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L961Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[6]~reg0 at LC9_11_V2
--operation mode is normal

SD1L961Q_lut_out = !UD1L154Q & !UD1L254Q & UD1L042;
SD1L961Q = DFFE(SD1L961Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L071Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[7]~reg0 at LC5_9_L2
--operation mode is normal

SD1L071Q_lut_out = (UD1L354Q & UD1L632 # !UD1L354Q & (UD1L291 # UD1L591)) & CASCADE(UD1L543);
SD1L071Q = DFFE(SD1L071Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L171Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[8]~reg0 at LC5_5_M2
--operation mode is normal

SD1L171Q_lut_out = UD1L154Q & UD1L14 # !UD1L154Q & (UD1L262 # UD1L833);
SD1L171Q = DFFE(SD1L171Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L271Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[9]~reg0 at LC10_15_M2
--operation mode is normal

SD1L271Q_lut_out = UD1L154Q & (UD1L33 $ UD1L63) # !UD1L154Q & UD1L733;
SD1L271Q = DFFE(SD1L271Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L371Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[10]~reg0 at LC10_13_M2
--operation mode is normal

SD1L371Q_lut_out = UD1L154Q & UD1L33 & UD1L63 # !UD1L154Q & UD1L633;
SD1L371Q = DFFE(SD1L371Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L471Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[11]~reg0 at LC7_13_I2
--operation mode is normal

SD1L471Q_lut_out = !UD1L154Q & (UD1L533 # UD1L254Q & UD1L33);
SD1L471Q = DFFE(SD1L471Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L571Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[12]~reg0 at LC9_15_I2
--operation mode is normal

SD1L571Q_lut_out = !UD1L154Q & (UD1L433 # UD1L254Q & UD1L33);
SD1L571Q = DFFE(SD1L571Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L671Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[13]~reg0 at LC1_15_I2
--operation mode is normal

SD1L671Q_lut_out = !UD1L154Q & (UD1L333 # UD1L254Q & UD1L33);
SD1L671Q = DFFE(SD1L671Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L771Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[14]~reg0 at LC9_15_L2
--operation mode is normal

SD1L771Q_lut_out = !UD1L154Q & (UD1L233 # UD1L33 & UD1L254Q);
SD1L771Q = DFFE(SD1L771Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L871Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[15]~reg0 at LC7_15_L2
--operation mode is normal

SD1L871Q_lut_out = !UD1L154Q & (UD1L133 # UD1L33 & UD1L254Q);
SD1L871Q = DFFE(SD1L871Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L971Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[16]~reg0 at LC1_10_H2
--operation mode is normal

SD1L971Q_lut_out = UD1L154Q & UD1L523 # !UD1L154Q & (UD1L752 # UD1L033);
SD1L971Q = DFFE(SD1L971Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L081Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[17]~reg0 at LC8_12_D2
--operation mode is normal

SD1L081Q_lut_out = !UD1L154Q & (UD1L254Q & UD1L03 # !UD1L254Q & UD1L223);
SD1L081Q = DFFE(SD1L081Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L181Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[18]~reg0 at LC6_12_D2
--operation mode is normal

SD1L181Q_lut_out = !UD1L154Q & (UD1L254Q & UD1L03 # !UD1L254Q & UD1L813);
SD1L181Q = DFFE(SD1L181Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L281Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[19]~reg0 at LC5_5_D2
--operation mode is normal

SD1L281Q_lut_out = !UD1L154Q & (UD1L254Q & UD1L03 # !UD1L254Q & UD1L413);
SD1L281Q = DFFE(SD1L281Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L381Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[20]~reg0 at LC4_8_D2
--operation mode is normal

SD1L381Q_lut_out = !UD1L154Q & (UD1L162 # !UD1L254Q & UD1L013);
SD1L381Q = DFFE(SD1L381Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L481Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[21]~reg0 at LC5_11_E2
--operation mode is normal

SD1L481Q_lut_out = !UD1L154Q & (UD1L162 # !UD1L254Q & UD1L603);
SD1L481Q = DFFE(SD1L481Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L581Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[22]~reg0 at LC2_15_E2
--operation mode is normal

SD1L581Q_lut_out = !UD1L154Q & (UD1L162 # !UD1L254Q & UD1L203);
SD1L581Q = DFFE(SD1L581Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L681Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[23]~reg0 at LC9_15_E2
--operation mode is normal

SD1L681Q_lut_out = !UD1L154Q & (UD1L162 # !UD1L254Q & UD1L892);
SD1L681Q = DFFE(SD1L681Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L781Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[24]~reg0 at LC10_15_H2
--operation mode is normal

SD1L781Q_lut_out = !UD1L154Q & (UD1L852 # !UD1L254Q & UD1L492);
SD1L781Q = DFFE(SD1L781Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L881Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[25]~reg0 at LC6_11_Q2
--operation mode is normal

SD1L881Q_lut_out = !UD1L154Q & (UD1L852 # !UD1L254Q & UD1L092);
SD1L881Q = DFFE(SD1L881Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L981Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[26]~reg0 at LC6_12_M2
--operation mode is normal

SD1L981Q_lut_out = !UD1L154Q & (UD1L852 # !UD1L254Q & UD1L682);
SD1L981Q = DFFE(SD1L981Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L091Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[27]~reg0 at LC10_8_H2
--operation mode is normal

SD1L091Q_lut_out = !UD1L154Q & (UD1L852 # !UD1L254Q & UD1L282);
SD1L091Q = DFFE(SD1L091Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L191Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[28]~reg0 at LC9_14_G2
--operation mode is normal

SD1L191Q_lut_out = !UD1L154Q & (UD1L952 # !UD1L254Q & UD1L872);
SD1L191Q = DFFE(SD1L191Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L291Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[29]~reg0 at LC4_12_H2
--operation mode is normal

SD1L291Q_lut_out = !UD1L154Q & (UD1L952 # !UD1L254Q & UD1L472);
SD1L291Q = DFFE(SD1L291Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L391Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[30]~reg0 at LC6_12_J2
--operation mode is normal

SD1L391Q_lut_out = !UD1L154Q & (UD1L952 # !UD1L254Q & UD1L072);
SD1L391Q = DFFE(SD1L391Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L491Q is daq:inst_daq|ahb_master:inst_ahb_master|slavehwdata[31]~reg0 at LC5_14_J2
--operation mode is normal

SD1L491Q_lut_out = !UD1L154Q & (UD1L952 # !UD1L254Q & UD1L662);
SD1L491Q = DFFE(SD1L491Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1_reg_rdata[0] is slaveregister:inst_slaveregister|reg_rdata[0] at LC6_13_F1
--operation mode is normal

J1_reg_rdata[0]_lut_out = J1L227 # J1L517 & J1L145;
J1_reg_rdata[0] = DFFE(J1_reg_rdata[0]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[1] is slaveregister:inst_slaveregister|reg_rdata[1] at LC5_4_I1
--operation mode is normal

J1_reg_rdata[1]_lut_out = J1L817 # J1L517 & (J1L535 # J1L435);
J1_reg_rdata[1] = DFFE(J1_reg_rdata[1]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[2] is slaveregister:inst_slaveregister|reg_rdata[2] at LC1_12_A1
--operation mode is normal

J1_reg_rdata[2]_lut_out = J1L217 # J1L517 & (J1L625 # J1L925);
J1_reg_rdata[2] = DFFE(J1_reg_rdata[2]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[3] is slaveregister:inst_slaveregister|reg_rdata[3] at LC10_11_B1
--operation mode is normal

J1_reg_rdata[3]_lut_out = J1L296 # J1L707 & J1L574 & J1L266;
J1_reg_rdata[3] = DFFE(J1_reg_rdata[3]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[4] is slaveregister:inst_slaveregister|reg_rdata[4] at LC5_1_B1
--operation mode is normal

J1_reg_rdata[4]_lut_out = J1L176 # J1L266 & J1L486 & J1L574;
J1_reg_rdata[4] = DFFE(J1_reg_rdata[4]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[5] is slaveregister:inst_slaveregister|reg_rdata[5] at LC7_11_C1
--operation mode is normal

J1_reg_rdata[5]_lut_out = J1L466 # J1L287 & !J1L091 & J1L025;
J1_reg_rdata[5] = DFFE(J1_reg_rdata[5]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[6] is slaveregister:inst_slaveregister|reg_rdata[6] at LC6_3_C1
--operation mode is normal

J1_reg_rdata[6]_lut_out = J1L166 # J1L287 & !J1L091 & J1L605;
J1_reg_rdata[6] = DFFE(J1_reg_rdata[6]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[7] is slaveregister:inst_slaveregister|reg_rdata[7] at LC6_1_J1
--operation mode is normal

J1_reg_rdata[7]_lut_out = J1L156 # J1L856;
J1_reg_rdata[7] = DFFE(J1_reg_rdata[7]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[8] is slaveregister:inst_slaveregister|reg_rdata[8] at LC4_13_J1
--operation mode is normal

J1_reg_rdata[8]_lut_out = J1L936 # J1L517 & J1L305;
J1_reg_rdata[8] = DFFE(J1_reg_rdata[8]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[9] is slaveregister:inst_slaveregister|reg_rdata[9] at LC9_11_C1
--operation mode is normal

J1_reg_rdata[9]_lut_out = J1L536 # J1L517 & J1L994;
J1_reg_rdata[9] = DFFE(J1_reg_rdata[9]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[10] is slaveregister:inst_slaveregister|reg_rdata[10] at LC7_13_B1
--operation mode is normal

J1_reg_rdata[10]_lut_out = J1L136 # !J1L091 & J1L287 & J1L694;
J1_reg_rdata[10] = DFFE(J1_reg_rdata[10]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[11] is slaveregister:inst_slaveregister|reg_rdata[11] at LC7_14_B1
--operation mode is normal

J1_reg_rdata[11]_lut_out = J1L826 # J1L926 # QE1_q[11] & !J1_i38;
J1_reg_rdata[11] = DFFE(J1_reg_rdata[11]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[12] is slaveregister:inst_slaveregister|reg_rdata[12] at LC7_7_G1
--operation mode is normal

J1_reg_rdata[12]_lut_out = J1L726 # J1L287 & !J1L091 & J1L094;
J1_reg_rdata[12] = DFFE(J1_reg_rdata[12]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[13] is slaveregister:inst_slaveregister|reg_rdata[13] at LC5_3_E1
--operation mode is normal

J1_reg_rdata[13]_lut_out = J1L526 # J1L266 & (J1L664 # J1L374);
J1_reg_rdata[13] = DFFE(J1_reg_rdata[13]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[14] is slaveregister:inst_slaveregister|reg_rdata[14] at LC9_3_E1
--operation mode is normal

J1_reg_rdata[14]_lut_out = J1L326 # J1L266 & (J1L154 # J1L554);
J1_reg_rdata[14] = DFFE(J1_reg_rdata[14]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[15] is slaveregister:inst_slaveregister|reg_rdata[15] at LC5_4_J1
--operation mode is normal

J1_reg_rdata[15]_lut_out = J1L126 # J1L516 # J1L716 # J1L026;
J1_reg_rdata[15] = DFFE(J1_reg_rdata[15]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[16] is slaveregister:inst_slaveregister|reg_rdata[16] at LC7_11_G1
--operation mode is normal

J1_reg_rdata[16]_lut_out = J1L406 # J1L517 & (J1L644 # J1L844);
J1_reg_rdata[16] = DFFE(J1_reg_rdata[16]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[17] is slaveregister:inst_slaveregister|reg_rdata[17] at LC10_6_I1
--operation mode is normal

J1_reg_rdata[17]_lut_out = J1L106 # J1L517 & (J1L244 # J1L444);
J1_reg_rdata[17] = DFFE(J1_reg_rdata[17]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[18] is slaveregister:inst_slaveregister|reg_rdata[18] at LC4_7_B1
--operation mode is normal

J1_reg_rdata[18]_lut_out = J1L995 # J1L006 & (J1L934 # J1L144);
J1_reg_rdata[18] = DFFE(J1_reg_rdata[18]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[19] is slaveregister:inst_slaveregister|reg_rdata[19] at LC4_9_B1
--operation mode is normal

J1_reg_rdata[19]_lut_out = J1L485 # J1L585 & (J1L195 # J1L795);
J1_reg_rdata[19] = DFFE(J1_reg_rdata[19]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[20] is slaveregister:inst_slaveregister|reg_rdata[20] at LC8_3_G1
--operation mode is normal

J1_reg_rdata[20]_lut_out = J1L285 # J1L517 & J1L834;
J1_reg_rdata[20] = DFFE(J1_reg_rdata[20]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[21] is slaveregister:inst_slaveregister|reg_rdata[21] at LC6_6_C1
--operation mode is normal

J1_reg_rdata[21]_lut_out = J1L185 # J1L517 & J1L134;
J1_reg_rdata[21] = DFFE(J1_reg_rdata[21]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[22] is slaveregister:inst_slaveregister|reg_rdata[22] at LC7_1_B1
--operation mode is normal

J1_reg_rdata[22]_lut_out = J1L085 # UD1_start_address[22] & J1L017 & J1L895;
J1_reg_rdata[22] = DFFE(J1_reg_rdata[22]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[23] is slaveregister:inst_slaveregister|reg_rdata[23] at LC9_6_B1
--operation mode is normal

J1_reg_rdata[23]_lut_out = J1L475 # J1L006 & (J1L575 # J1L775);
J1_reg_rdata[23] = DFFE(J1_reg_rdata[23]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[24] is slaveregister:inst_slaveregister|reg_rdata[24] at LC6_16_G1
--operation mode is normal

J1_reg_rdata[24]_lut_out = J1L375 # J1L517 & J1L324;
J1_reg_rdata[24] = DFFE(J1_reg_rdata[24]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[25] is slaveregister:inst_slaveregister|reg_rdata[25] at LC10_9_G1
--operation mode is normal

J1_reg_rdata[25]_lut_out = J1L175 # J1L275 # J1L306 & UD1_start_address[25];
J1_reg_rdata[25] = DFFE(J1_reg_rdata[25]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[26] is slaveregister:inst_slaveregister|reg_rdata[26] at LC9_9_B1
--operation mode is normal

J1_reg_rdata[26]_lut_out = J1L895 & (J1L965 # J1L865 & J1L714);
J1_reg_rdata[26] = DFFE(J1_reg_rdata[26]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[27] is slaveregister:inst_slaveregister|reg_rdata[27] at LC7_8_B1
--operation mode is normal

J1_reg_rdata[27]_lut_out = J1L895 & (J1L765 # J1L017 & UD1_start_address[27]);
J1_reg_rdata[27] = DFFE(J1_reg_rdata[27]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[28] is slaveregister:inst_slaveregister|reg_rdata[28] at LC4_10_C1
--operation mode is normal

J1_reg_rdata[28]_lut_out = J1L165 # J1L265 & (J1L365 # J1L565);
J1_reg_rdata[28] = DFFE(J1_reg_rdata[28]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[29] is slaveregister:inst_slaveregister|reg_rdata[29] at LC6_1_I1
--operation mode is normal

J1_reg_rdata[29]_lut_out = J1L955 & (J1L255 # J1L755 & J1L525);
J1_reg_rdata[29] = DFFE(J1_reg_rdata[29]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[30] is slaveregister:inst_slaveregister|reg_rdata[30] at LC8_7_I1
--operation mode is normal

J1_reg_rdata[30]_lut_out = (J1L055 # J1L525 & (J1L293 # J1L193)) & CASCADE(J1L665);
J1_reg_rdata[30] = DFFE(J1_reg_rdata[30]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--J1_reg_rdata[31] is slaveregister:inst_slaveregister|reg_rdata[31] at LC3_14_C1
--operation mode is normal

J1_reg_rdata[31]_lut_out = J1L065 & !J1L017 & (J1L845 # J1L345);
J1_reg_rdata[31] = DFFE(J1_reg_rdata[31]_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--Y1L22Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~reg at LC1_14_F3
--operation mode is normal

Y1L22Q_lut_out = !Y1L3Q & Y1L81 & Y1L2Q;
Y1L22Q = DFFE(Y1L22Q_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , );


--Q1_CMD_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT at LC8_14_F3
--operation mode is normal

Q1_CMD_WAIT_lut_out = !T1L81Q & (Q1L41 # Q1L21);
Q1_CMD_WAIT = DFFE(Q1_CMD_WAIT_lut_out, GLOBAL(JE1_outclock0), , , );


--T1L81Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|RES~reg at LC3_11_T2
--operation mode is normal

T1L81Q_lut_out = (N32_sload_path[1] & N32_sload_path[3] & N32_sload_path[2] & !N32_sload_path[0]) & CASCADE(T1L71);
T1L81Q = DFFE(T1L81Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--AD1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_3~36 at LC3_9_L3
--operation mode is normal

AD1L01 = !N61_sload_path[4] & (!N61_sload_path[2] & !N61_sload_path[1] # !N61_sload_path[3]);


--NB4_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC3_4_L3
--operation mode is normal

NB4_dffs[0]_lut_out = KD1L6Q # NB4_dffs[1];
NB4_dffs[0] = DFFE(NB4_dffs[0]_lut_out, GLOBAL(JE1_outclock0), KD1L01Q, , KD1L5Q);


--AD1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[7]~2222 at LC6_4_L3
--operation mode is normal

AD1L5 = N51_pre_out[7] $ AD1L01 # !NB4_dffs[0];


--T1L51Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|l_pulse~reg at LC2_5_L3
--operation mode is normal

T1L51Q_lut_out = Q1_SND_PULSE & (T1L1 # !T1L5 & T1L51Q) # !Q1_SND_PULSE & !T1L5 & T1L51Q;
T1L51Q = DFFE(T1L51Q_lut_out, GLOBAL(JE1_outclock0), !Q1L25, , );


--T1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|h_pulse~reg at LC8_5_L3
--operation mode is normal

T1L41Q_lut_out = T1L6 # T1L41Q & (!T1L2 # !T1L01);
T1L41Q = DFFE(T1L41Q_lut_out, GLOBAL(JE1_outclock0), !Q1L25, , );


--AD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2224 at LC7_4_L3
--operation mode is normal

AD1L3 = !T1L41Q & (T1L51Q # !AD1L01 & NB4_dffs[0]);


--AD1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2225 at LC1_4_L3
--operation mode is normal

AD1L4 = !T1L51Q & (T1L41Q # AD1L01 & NB4_dffs[0]);


--VD1_launch_mode_A[1] is daq:inst_daq|trigger:inst_trigger|launch_mode_A[1] at LC1_9_O2
--operation mode is normal

VD1_launch_mode_A[1]_lut_out = !AE1L76Q & (VD1_ATWDTrigger_A_sig # !VD1L12 & VD1L51);
VD1_launch_mode_A[1] = DFFE(VD1_launch_mode_A[1]_lut_out, !GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--VD1_launch_mode_A[0] is daq:inst_daq|trigger:inst_trigger|launch_mode_A[0] at LC3_9_O2
--operation mode is normal

VD1_launch_mode_A[0]_lut_out = !AE1L76Q & (VD1_ATWDTrigger_A_sig # VD1L32 & VD1L51);
VD1_launch_mode_A[0] = DFFE(VD1_launch_mode_A[0]_lut_out, !GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--VD1_discMPE is daq:inst_daq|trigger:inst_trigger|discMPE at LC3_9_Y1
--operation mode is normal

VD1_discMPE_lut_out = VCC;
VD1_discMPE = DFFE(VD1_discMPE_lut_out, GLOBAL(MultiSPE), !VD1_i78, , );


--VD1_discSPE is daq:inst_daq|trigger:inst_trigger|discSPE at LC1_7_Q1
--operation mode is normal

VD1_discSPE_lut_out = VCC;
VD1_discSPE = DFFE(VD1_discSPE_lut_out, GLOBAL(OneSPE), !VD1_i66, , );


--H1L4Q is ROC:inst_ROC|RST~reg0 at LC5_16_O2
--operation mode is normal

H1L4Q_lut_out = !H1L3Q;
H1L4Q = DFFE(H1L4Q_lut_out, GLOBAL(JE1_outclock0), , , );


--DE1L023Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~24 at LC3_13_W3
--operation mode is normal

DE1L023Q_lut_out = DE1L26 & (DE1L023Q # DE1L723Q & !DE1L16) # !DE1L26 & DE1L723Q & !DE1L16;
DE1L023Q = DFFE(DE1L023Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L913Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~23 at LC9_7_O3
--operation mode is normal

DE1L913Q_lut_out = DE1L623Q & (J1_DAQ_ctrl_local.ATWD_mode[1] # !DE1L95);
DE1L913Q = DFFE(DE1L913Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L713Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~21 at LC9_4_O3
--operation mode is normal

DE1L713Q_lut_out = DE1L123Q # DE1L67 # DE1L713Q & !DE1L452;
DE1L713Q = DFFE(DE1L713Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L022 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7326 at LC4_4_O3
--operation mode is normal

DE1L022 = !DE1L913Q & !DE1L713Q;


--DE1L423Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~28 at LC6_6_O3
--operation mode is normal

DE1L423Q_lut_out = DE1L323Q;
DE1L423Q = DFFE(DE1L423Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L323Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~27 at LC4_6_O3
--operation mode is normal

DE1L323Q_lut_out = DE1L223Q;
DE1L323Q = DFFE(DE1L323Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L823Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~32 at LC10_4_O3
--operation mode is normal

DE1L823Q_lut_out = TriggerComplete_0 & (DE1L823Q # DE1L452 & DE1L713Q) # !TriggerComplete_0 & DE1L452 & DE1L713Q;
DE1L823Q = DFFE(DE1L823Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L723Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~31 at LC1_7_W3
--operation mode is normal

DE1L723Q_lut_out = DE1L813Q # DE1L723Q & (DE1L842 # DE1L352);
DE1L723Q = DFFE(DE1L723Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L122 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7327 at LC7_5_O3
--operation mode is normal

DE1L122 = !DE1L723Q & !DE1L423Q & !DE1L823Q & !DE1L323Q;


--DE1L123Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~25 at LC3_7_Z3
--operation mode is normal

DE1L123Q_lut_out = !DE1L613Q;
DE1L123Q = DFFE(DE1L123Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L813Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~22 at LC10_5_O3
--operation mode is normal

DE1L813Q_lut_out = DE1L913Q # DE1L823Q & !TriggerComplete_0;
DE1L813Q = DFFE(DE1L813Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L222 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7328 at LC5_11_O3
--operation mode is normal

DE1L222 = !DE1L813Q & !DE1L123Q & DE1L122 & DE1L022;


--DE1L523Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~29 at LC5_6_O3
--operation mode is normal

DE1L523Q_lut_out = DE1L423Q;
DE1L523Q = DFFE(DE1L523Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L223Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~26 at LC10_12_O3
--operation mode is normal

DE1L223Q_lut_out = DE1L96 # !DE1L342 & DE1L023Q & !DE1L832;
DE1L223Q = DFFE(DE1L223Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L322 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7329 at LC8_13_O3
--operation mode is normal

DE1L322 = !DE1L523Q & !DE1L223Q;


--DE1_counterclk_high is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_high at LC5_12_O3
--operation mode is normal

DE1_counterclk_high_lut_out = DE1L752 # DE1L46 & DE1_counterclk_high # !DE1L322;
DE1_counterclk_high = DFFE(DE1_counterclk_high_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_counterclk_low is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_low at LC2_4_O3
--operation mode is normal

DE1_counterclk_low_lut_out = DE1L062 # DE1_counterclk_low & (DE1L913Q # !DE1L162);
DE1_counterclk_low = DFFE(DE1_counterclk_low_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_counter_clock_cclk is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counter_clock_cclk at LC3_3_O3
--operation mode is normal

DE1_counter_clock_cclk_lut_out = DE1_counterclk_high # !DE1_counterclk_low & !DE1_counter_clock_cclk;
DE1_counter_clock_cclk = DFFE(DE1_counter_clock_cclk_lut_out, GLOBAL(JE2_outclock1), , , !H1L4Q);


--DE1L422 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7330 at LC3_5_O3
--operation mode is normal

DE1L422 = !DE1L713Q & !DE1L123Q & !DE1L023Q & !DE1L913Q;


--DE1L522 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7331 at LC2_6_O3
--operation mode is normal

DE1L522 = DE1L813Q # DE1L723Q # DE1L823Q # !DE1L422;


--DE1L623Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~30 at LC9_13_O3
--operation mode is normal

DE1L623Q_lut_out = !DE1L652 & DE1L523Q & !DE1L552;
DE1L623Q = DFFE(DE1L623Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L622 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7333 at LC7_12_O3
--operation mode is normal

DE1L622 = !DE1L623Q & !DE1L223Q & !DE1L523Q;


--DE1L613Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~20 at LC3_10_Q3
--operation mode is normal

DE1L613Q_lut_out = VCC;
DE1L613Q = DFFE(DE1L613Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L86 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~245 at LC2_13_O3
--operation mode is normal

DE1L86 = DE1L913Q & (DE1_channel[1] $ DE1_channel[0]);


--DE1L722 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7334 at LC4_12_O3
--operation mode is normal

DE1L722 = !DE1L123Q & !DE1L813Q & !DE1L023Q & DE1L122;


--DE1L822 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7336 at LC6_3_O3
--operation mode is normal

DE1L822 = DE1L713Q # DE1L823Q;


--DE1L922 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7337 at LC8_6_O3
--operation mode is normal

DE1L922 = !DE1L523Q & !DE1L623Q & !DE1L813Q & !DE1L223Q;

--DE1L862 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7383 at LC8_6_O3
--operation mode is normal

DE1L862 = !DE1L523Q & !DE1L623Q & !DE1L813Q & !DE1L223Q;


--DE1L032 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7338 at LC1_5_O3
--operation mode is normal

DE1L032 = !DE1L123Q & !DE1L023Q;


--DE1L132 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7339 at LC5_5_O3
--operation mode is normal

DE1L132 = DE1L032 & !DE1L323Q & !DE1L423Q & DE1L922;


--DE1L232 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7340 at LC6_4_O3
--operation mode is normal

DE1L232 = DE1L023Q # DE1L123Q # DE1L713Q # !DE1L122;


--DE1L332 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7341 at LC8_5_O3
--operation mode is normal

DE1L332 = !DE1L223Q & !DE1L523Q & !DE1L623Q & DE1L613Q;


--DE1L36 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~37 at LC7_4_O3
--operation mode is normal

DE1L36 = DE1L913Q # DE1L713Q # !DE1L613Q;


--VD1_launch_mode_B[0] is daq:inst_daq|trigger:inst_trigger|launch_mode_B[0] at LC6_9_O2
--operation mode is normal

VD1_launch_mode_B[0]_lut_out = !AE2L76Q & (VD1_ATWDTrigger_B_sig # VD1L32 & VD1L81);
VD1_launch_mode_B[0] = DFFE(VD1_launch_mode_B[0]_lut_out, !GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--VD1_launch_mode_B[1] is daq:inst_daq|trigger:inst_trigger|launch_mode_B[1] at LC9_9_O2
--operation mode is normal

VD1_launch_mode_B[1]_lut_out = !AE2L76Q & (VD1_ATWDTrigger_B_sig # !VD1L12 & VD1L81);
VD1_launch_mode_B[1] = DFFE(VD1_launch_mode_B[1]_lut_out, !GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L913Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~24 at LC6_3_P3
--operation mode is normal

DE2L913Q_lut_out = DE2L523Q & (DE2L913Q & DE2L26 # !DE2L16) # !DE2L523Q & DE2L913Q & DE2L26;
DE2L913Q = DFFE(DE2L913Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L623Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~32 at LC5_8_O3
--operation mode is normal

DE2L623Q_lut_out = TriggerComplete_1 & (DE2L623Q # DE2L613Q & DE2L252) # !TriggerComplete_1 & DE2L613Q & DE2L252;
DE2L623Q = DFFE(DE2L623Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L223Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~28 at LC10_12_Z3
--operation mode is normal

DE2L223Q_lut_out = DE2L123Q;
DE2L223Q = DFFE(DE2L223Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L123Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~27 at LC3_12_Z3
--operation mode is normal

DE2L123Q_lut_out = DE2L023Q;
DE2L123Q = DFFE(DE2L123Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L122 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7381 at LC7_12_Z3
--operation mode is normal

DE2L122 = !DE2L223Q & !DE2L623Q & !DE2L123Q;


--DE2L523Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~31 at LC8_8_O4
--operation mode is normal

DE2L523Q_lut_out = DE2L713Q # DE2L523Q & (DE2L642 # DE2L152);
DE2L523Q = DFFE(DE2L523Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L222 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7382 at LC10_8_Z3
--operation mode is normal

DE2L222 = !DE1L123Q & !DE2L523Q;


--DE2L813Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~23 at LC10_9_O3
--operation mode is normal

DE2L813Q_lut_out = DE2L423Q & (J1_DAQ_ctrl_local.ATWD_mode[1] # !DE2L95);
DE2L813Q = DFFE(DE2L813Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L613Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~21 at LC8_9_O3
--operation mode is normal

DE2L613Q_lut_out = DE2L57 # DE1L123Q # DE2L613Q & !DE2L252;
DE2L613Q = DFFE(DE2L613Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L322 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7383 at LC7_15_Z3
--operation mode is normal

DE2L322 = !DE2L613Q & !DE2L813Q;


--DE2L713Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~22 at LC7_9_O3
--operation mode is normal

DE2L713Q_lut_out = DE2L813Q # DE2L623Q & !TriggerComplete_1;
DE2L713Q = DFFE(DE2L713Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L422 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7384 at LC3_14_Z3
--operation mode is normal

DE2L422 = DE2L122 & !DE2L713Q & DE2L322 & DE2L222;


--DE2L323Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~29 at LC5_14_Z3
--operation mode is normal

DE2L323Q_lut_out = DE2L223Q;
DE2L323Q = DFFE(DE2L323Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L023Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~26 at LC6_2_P3
--operation mode is normal

DE2L023Q_lut_out = DE2L76 # !DE2L632 & DE2L913Q & !DE2L142;
DE2L023Q = DFFE(DE2L023Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L522 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7385 at LC9_2_P3
--operation mode is normal

DE2L522 = !DE2L023Q & !DE2L323Q;


--DE2_counterclk_high is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_high at LC10_2_P3
--operation mode is normal

DE2_counterclk_high_lut_out = DE2L86 # DE2L913Q & !DE2L26 # !DE2L522;
DE2_counterclk_high = DFFE(DE2_counterclk_high_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_counterclk_low is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counterclk_low at LC5_12_Z3
--operation mode is normal

DE2_counterclk_low_lut_out = DE2L552 # DE2_counterclk_low & (DE2L813Q # !DE2L652);
DE2_counterclk_low = DFFE(DE2_counterclk_low_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_counter_clock_cclk is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|counter_clock_cclk at LC3_5_Z3
--operation mode is normal

DE2_counter_clock_cclk_lut_out = DE2_counterclk_high # !DE2_counter_clock_cclk & !DE2_counterclk_low;
DE2_counter_clock_cclk = DFFE(DE2_counter_clock_cclk_lut_out, GLOBAL(JE2_outclock1), , , !H1L4Q);


--DE2L423Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|state~30 at LC7_2_P3
--operation mode is normal

DE2L423Q_lut_out = !DE2L352 & DE2L323Q & !DE2L452;
DE2L423Q = DFFE(DE2L423Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L622 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7386 at LC6_15_Z3
--operation mode is normal

DE2L622 = !DE2L423Q & !DE2L323Q & !DE2L023Q;


--DE2L722 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7387 at LC10_15_Z3
--operation mode is normal

DE2L722 = !DE2L713Q & !DE2L913Q;


--DE2L46 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~48 at LC3_15_Z3
--operation mode is normal

DE2L46 = !DE2L222 # !DE2L622 # !DE2L722 # !DE2L122;


--DE2L822 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7388 at LC9_15_Z3
--operation mode is normal

DE2L822 = !DE2L913Q & DE2L122 & !DE2L713Q & DE2L222;


--DE2L922 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7390 at LC8_12_Z3
--operation mode is normal

DE2L922 = DE2L223Q # DE2L423Q # DE2L623Q # DE2L613Q;


--DE2L032 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7391 at LC9_13_Z3
--operation mode is normal

DE2L032 = DE2L913Q # DE2L613Q;


--DE2L132 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7392 at LC6_14_Z3
--operation mode is normal

DE2L132 = DE2L1Q & (DE2L032 # !DE2L222 # !DE2L122);


--DE2L36 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~38 at LC1_14_Z3
--operation mode is normal

DE2L36 = DE2L713Q # DE2L523Q # !DE2L622 # !DE2L122;


--J1_CS_ctrl_local.CS_enable[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1] at LC7_14_I1
--operation mode is normal

J1_CS_ctrl_local.CS_enable[1]_lut_out = SE1_MASTERHWDATA[1];
J1_CS_ctrl_local.CS_enable[1] = DFFE(J1_CS_ctrl_local.CS_enable[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--B1_now_action is calibration_sources:inst_calibration_sources|now_action at LC3_2_P2
--operation mode is normal

B1_now_action_lut_out = N2_sload_path[3] & !N2_sload_path[2] & !N2_sload_path[1] & !N2_sload_path[0];
B1_now_action = DFFE(B1_now_action_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--B1L67 is calibration_sources:inst_calibration_sources|i~460 at LC4_9_P2
--operation mode is normal

B1L67 = N3_sload_path[1] & N3_sload_path[0];


--B1L77 is calibration_sources:inst_calibration_sources|i~461 at LC9_8_P2
--operation mode is normal

B1L77 = N3_sload_path[4] # N3_sload_path[3] & (N3_sload_path[2] # B1L67);


--B1L02Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[3]~reg0 at LC9_8_N4
--operation mode is normal

B1L02Q_lut_out = B1L45 & (B1L57 & WC21_q[7] # !B1L57 & B1L55) # !B1L45 & B1L55;
B1L02Q = DFFE(B1L02Q_lut_out, GLOBAL(JE1_outclock1), , , );


--B1_i474 is calibration_sources:inst_calibration_sources|i474 at LC5_5_N3
--operation mode is normal

B1_i474_lut_out = B1L87 # B1L97 # !N1_q[5] # !N1_q[4];
B1_i474 = DFFE(B1_i474_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--B1L91Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[2]~reg0 at LC10_8_N4
--operation mode is normal

B1L91Q_lut_out = B1L45 & (B1L57 & WC21_q[6] # !B1L57 & B1L65) # !B1L45 & B1L65;
B1L91Q = DFFE(B1L91Q_lut_out, GLOBAL(JE1_outclock1), , , );


--B1L81Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[1]~reg0 at LC8_8_N4
--operation mode is normal

B1L81Q_lut_out = B1L45 & (B1L57 & WC21_q[5] # !B1L57 & B1L75) # !B1L45 & B1L75;
B1L81Q = DFFE(B1L81Q_lut_out, GLOBAL(JE1_outclock1), , , );


--B1L71Q is calibration_sources:inst_calibration_sources|FE_PULSER_P[0]~reg0 at LC5_8_N4
--operation mode is normal

B1L71Q_lut_out = B1L45 & (B1L57 & WC21_q[4] # !B1L57 & B1L85) # !B1L45 & B1L85;
B1L71Q = DFFE(B1L71Q_lut_out, GLOBAL(JE1_outclock1), , , );


--B1L61Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[3]~reg0 at LC9_12_N4
--operation mode is normal

B1L61Q_lut_out = B1L45 & (B1L57 & WC21_q[3] # !B1L57 & B1L95) # !B1L45 & B1L95;
B1L61Q = DFFE(B1L61Q_lut_out, GLOBAL(JE1_outclock1), , , );


--B1L51Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[2]~reg0 at LC5_12_N4
--operation mode is normal

B1L51Q_lut_out = B1L45 & (B1L57 & WC21_q[2] # !B1L57 & B1L06) # !B1L45 & B1L06;
B1L51Q = DFFE(B1L51Q_lut_out, GLOBAL(JE1_outclock1), , , );


--B1L41Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[1]~reg0 at LC4_12_N4
--operation mode is normal

B1L41Q_lut_out = B1L45 & (B1L57 & WC21_q[1] # !B1L57 & B1L16) # !B1L45 & B1L16;
B1L41Q = DFFE(B1L41Q_lut_out, GLOBAL(JE1_outclock1), , , );


--B1L31Q is calibration_sources:inst_calibration_sources|FE_PULSER_N[0]~reg0 at LC5_3_N4
--operation mode is normal

B1L31Q_lut_out = B1L45 & (B1L57 & WC21_q[0] # !B1L57 & B1L26) # !B1L45 & B1L26;
B1L31Q = DFFE(B1L31Q_lut_out, GLOBAL(JE1_outclock1), , , );


--B1L69Q is calibration_sources:inst_calibration_sources|R2BUS[7]~reg0 at LC9_15_N4
--operation mode is normal

B1L69Q_lut_out = B1L36 & WC21_q[7] # !B1L36 & (B1L69Q # !B1_i474);
B1L69Q = DFFE(B1L69Q_lut_out, GLOBAL(JE1_outclock1), , , );


--B1L59Q is calibration_sources:inst_calibration_sources|R2BUS[6]~reg0 at LC6_15_N4
--operation mode is normal

B1L59Q_lut_out = B1L36 & WC21_q[6] # !B1L36 & (B1L59Q # !B1_i474);
B1L59Q = DFFE(B1L59Q_lut_out, GLOBAL(JE1_outclock1), , , );


--B1L49Q is calibration_sources:inst_calibration_sources|R2BUS[5]~reg0 at LC5_15_N4
--operation mode is normal

B1L49Q_lut_out = B1L36 & WC21_q[5] # !B1L36 & (B1L49Q # !B1_i474);
B1L49Q = DFFE(B1L49Q_lut_out, GLOBAL(JE1_outclock1), , , );


--B1L39Q is calibration_sources:inst_calibration_sources|R2BUS[4]~reg0 at LC7_15_N4
--operation mode is normal

B1L39Q_lut_out = B1L36 & WC21_q[4] # !B1L36 & (B1L39Q # !B1_i474);
B1L39Q = DFFE(B1L39Q_lut_out, GLOBAL(JE1_outclock1), , , );


--B1L29Q is calibration_sources:inst_calibration_sources|R2BUS[3]~reg0 at LC10_12_N4
--operation mode is normal

B1L29Q_lut_out = B1L36 & WC21_q[3] # !B1L36 & (B1L29Q # !B1_i474);
B1L29Q = DFFE(B1L29Q_lut_out, GLOBAL(JE1_outclock1), , , );


--B1L19Q is calibration_sources:inst_calibration_sources|R2BUS[2]~reg0 at LC2_12_N4
--operation mode is normal

B1L19Q_lut_out = B1L36 & WC21_q[2] # !B1L36 & (B1L19Q # !B1_i474);
B1L19Q = DFFE(B1L19Q_lut_out, GLOBAL(JE1_outclock1), , , );


--B1L09Q is calibration_sources:inst_calibration_sources|R2BUS[1]~reg0 at LC6_12_N4
--operation mode is normal

B1L09Q_lut_out = B1L36 & WC21_q[1] # !B1L36 & (B1L09Q # !B1_i474);
B1L09Q = DFFE(B1L09Q_lut_out, GLOBAL(JE1_outclock1), , , );


--B1L98Q is calibration_sources:inst_calibration_sources|R2BUS[0]~reg0 at LC3_15_N4
--operation mode is normal

B1L98Q_lut_out = B1L36 & WC21_q[0] # !B1L36 & (B1L98Q # !B1_i474);
B1L98Q = DFFE(B1L98Q_lut_out, GLOBAL(JE1_outclock1), , , );


--J1_CS_ctrl_local.CS_enable[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[2] at LC6_14_I1
--operation mode is normal

J1_CS_ctrl_local.CS_enable[2]_lut_out = SE1_MASTERHWDATA[2];
J1_CS_ctrl_local.CS_enable[2] = DFFE(J1_CS_ctrl_local.CS_enable[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--J1_CS_ctrl_local.CS_enable[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[3] at LC3_9_P1
--operation mode is normal

J1_CS_ctrl_local.CS_enable[3]_lut_out = SE1_MASTERHWDATA[3];
J1_CS_ctrl_local.CS_enable[3] = DFFE(J1_CS_ctrl_local.CS_enable[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--B1L74 is calibration_sources:inst_calibration_sources|i322~53 at LC8_7_P2
--operation mode is normal

B1L74 = !N3_sload_path[1] & !N3_sload_path[0];


--B1L35 is calibration_sources:inst_calibration_sources|i344~13 at LC10_8_P2
--operation mode is normal

B1L35 = !N3_sload_path[3] & (B1L74 # !N3_sload_path[2]) # !N3_sload_path[4];


--JB1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|data_stb~reg at LC7_7_L4
--operation mode is normal

JB1L01Q_lut_out = JB1_rxcteq5 & (JB1L12Q # JB1L52Q & WB1L02Q);
JB1L01Q = DFFE(JB1L01Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--BB1_DAT_MSG is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|DAT_MSG at LC2_15_H4
--operation mode is normal

BB1_DAT_MSG_lut_out = BB1_DAT_MSG & (BB1L1 # Y1L5 & BB1L2) # !BB1_DAT_MSG & Y1L5 & BB1L2;
BB1_DAT_MSG = DFFE(BB1_DAT_MSG_lut_out, GLOBAL(JE1_outclock0), !T1L81Q, , );


--BB1_BYTE0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0 at LC3_15_H4
--operation mode is normal

BB1_BYTE0_lut_out = !JB1L92Q & (BB1L5 # BB1L6 & JB1L01Q);
BB1_BYTE0 = DFFE(BB1_BYTE0_lut_out, GLOBAL(JE1_outclock0), , , );


--JB1L92Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|stf_stb~reg at LC5_1_H4
--operation mode is normal

JB1L92Q_lut_out = JB1L3 & !NB1_dffs[3] & JB1L1 & JB1L2;
JB1L92Q = DFFE(JB1L92Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--R1_inst45[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[0] at LC3_11_A4
--operation mode is normal

R1_inst45[0]_lut_out = NB1_dffs[0];
R1_inst45[0] = DFFE(R1_inst45[0]_lut_out, GLOBAL(JE1_outclock0), , , BB1L01);


--BB1_MTYPE_LEN1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|MTYPE_LEN1 at LC5_4_H4
--operation mode is normal

BB1_MTYPE_LEN1_lut_out = !JB1L92Q & (JB1L01Q & BB1_LEN0 # !JB1L01Q & BB1_MTYPE_LEN1);
BB1_MTYPE_LEN1 = DFFE(BB1_MTYPE_LEN1_lut_out, GLOBAL(JE1_outclock0), , , );


--BB1_BYTE1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE1 at LC7_3_H4
--operation mode is normal

BB1_BYTE1_lut_out = !JB1L92Q & (BB1_DPR_DAT_WR # !JB1L01Q & BB1_BYTE1);
BB1_BYTE1 = DFFE(BB1_BYTE1_lut_out, GLOBAL(JE1_outclock0), , , );


--BB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0b~0 at LC6_3_H4
--operation mode is normal

BB1L11 = BB1_MTYPE_LEN1 # BB1_BYTE1;


--R1_inst45[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[1] at LC9_11_A4
--operation mode is normal

R1_inst45[1]_lut_out = NB1_dffs[1];
R1_inst45[1] = DFFE(R1_inst45[1]_lut_out, GLOBAL(JE1_outclock0), , , BB1L01);


--R1_inst45[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[2] at LC8_11_A4
--operation mode is normal

R1_inst45[2]_lut_out = NB1_dffs[2];
R1_inst45[2] = DFFE(R1_inst45[2]_lut_out, GLOBAL(JE1_outclock0), , , BB1L01);


--R1_inst45[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[3] at LC1_11_A4
--operation mode is normal

R1_inst45[3]_lut_out = NB1_dffs[3];
R1_inst45[3] = DFFE(R1_inst45[3]_lut_out, GLOBAL(JE1_outclock0), , , BB1L01);


--R1_inst45[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[4] at LC4_11_A4
--operation mode is normal

R1_inst45[4]_lut_out = NB1_dffs[4];
R1_inst45[4] = DFFE(R1_inst45[4]_lut_out, GLOBAL(JE1_outclock0), , , BB1L01);


--R1_inst45[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[5] at LC7_15_A4
--operation mode is normal

R1_inst45[5]_lut_out = NB1_dffs[5];
R1_inst45[5] = DFFE(R1_inst45[5]_lut_out, GLOBAL(JE1_outclock0), , , BB1L01);


--R1_inst45[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[6] at LC6_2_A4
--operation mode is normal

R1_inst45[6]_lut_out = NB1_dffs[6];
R1_inst45[6] = DFFE(R1_inst45[6]_lut_out, GLOBAL(JE1_outclock0), , , BB1L01);


--R1_inst45[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst45[7] at LC3_2_A4
--operation mode is normal

R1_inst45[7]_lut_out = NB1_dffs[7];
R1_inst45[7] = DFFE(R1_inst45[7]_lut_out, GLOBAL(JE1_outclock0), , , BB1L01);


--NB1_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC5_1_L4
--operation mode is normal

NB1_dffs[0]_lut_out = NB1_dffs[1];
NB1_dffs[0] = DFFE(NB1_dffs[0]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , JB1L02Q);


--NB1_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC8_1_L4
--operation mode is normal

NB1_dffs[1]_lut_out = NB1_dffs[2];
NB1_dffs[1] = DFFE(NB1_dffs[1]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , JB1L02Q);


--NB1_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC7_1_L4
--operation mode is normal

NB1_dffs[2]_lut_out = NB1_dffs[3];
NB1_dffs[2] = DFFE(NB1_dffs[2]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , JB1L02Q);


--NB1_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC10_1_L4
--operation mode is normal

NB1_dffs[3]_lut_out = NB1_dffs[4];
NB1_dffs[3] = DFFE(NB1_dffs[3]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , JB1L02Q);


--NB1_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC4_1_L4
--operation mode is normal

NB1_dffs[4]_lut_out = NB1_dffs[5];
NB1_dffs[4] = DFFE(NB1_dffs[4]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , JB1L02Q);


--NB1_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC6_1_L4
--operation mode is normal

NB1_dffs[5]_lut_out = NB1_dffs[6];
NB1_dffs[5] = DFFE(NB1_dffs[5]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , JB1L02Q);


--NB1_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC3_1_L4
--operation mode is normal

NB1_dffs[6]_lut_out = NB1_dffs[7];
NB1_dffs[6] = DFFE(NB1_dffs[6]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , JB1L02Q);


--NB1_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC9_1_L4
--operation mode is normal

NB1_dffs[7]_lut_out = JB1L91Q;
NB1_dffs[7] = DFFE(NB1_dffs[7]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , JB1L02Q);


--BB1_PTYPE_SEQ0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|PTYPE_SEQ0 at LC10_3_H4
--operation mode is normal

BB1_PTYPE_SEQ0_lut_out = !JB1L92Q & (JB1L01Q & BB1_MTYPE_LEN1 # !JB1L01Q & BB1_PTYPE_SEQ0);
BB1_PTYPE_SEQ0 = DFFE(BB1_PTYPE_SEQ0_lut_out, GLOBAL(JE1_outclock0), , , );


--BB1_BYTE2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE2 at LC8_3_H4
--operation mode is normal

BB1_BYTE2_lut_out = !JB1L92Q & (JB1L01Q & BB1_BYTE1 # !JB1L01Q & BB1_BYTE2);
BB1_BYTE2 = DFFE(BB1_BYTE2_lut_out, GLOBAL(JE1_outclock0), , , );


--BB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena2~0 at LC5_3_H4
--operation mode is normal

BB1L21 = BB1_PTYPE_SEQ0 # BB1_BYTE2;


--BB1_DCMD_SEQ1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|DCMD_SEQ1 at LC3_4_H4
--operation mode is normal

BB1_DCMD_SEQ1_lut_out = !JB1L92Q & (JB1L01Q & BB1_PTYPE_SEQ0 # !JB1L01Q & BB1_DCMD_SEQ1);
BB1_DCMD_SEQ1 = DFFE(BB1_DCMD_SEQ1_lut_out, GLOBAL(JE1_outclock0), , , );


--BB1_BYTE3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE3 at LC3_14_H4
--operation mode is normal

BB1_BYTE3_lut_out = !JB1L92Q & (JB1L01Q & BB1_BYTE2 # !JB1L01Q & BB1_BYTE3);
BB1_BYTE3 = DFFE(BB1_BYTE3_lut_out, GLOBAL(JE1_outclock0), , , );


--BB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena3~0 at LC5_14_H4
--operation mode is normal

BB1L31 = BB1_DCMD_SEQ1 # BB1_BYTE3;


--R1_inst40[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[0] at LC6_8_A4
--operation mode is normal

R1_inst40[0]_lut_out = N01_q[0];
R1_inst40[0] = DFFE(R1_inst40[0]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--Q1_CLR_BUF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CLR_BUF at LC9_3_F3
--operation mode is normal

Q1_CLR_BUF_lut_out = Y1L7Q & !T1L81Q & (Q1_CRES_WAIT # Q1_CMD_WAIT);
Q1_CLR_BUF = DFFE(Q1_CLR_BUF_lut_out, GLOBAL(JE1_outclock0), , , );


--BB1_CRC_ERR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR at LC2_16_H4
--operation mode is normal

BB1_CRC_ERR_lut_out = BB1_DAT_MSG & (JB1L92Q # JB1L11Q & BB1L51);
BB1_CRC_ERR = DFFE(BB1_CRC_ERR_lut_out, GLOBAL(JE1_outclock0), !T1L81Q, , );


--R1_inst5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst5 at LC8_9_A4
--operation mode is normal

R1_inst5 = BB1_CRC_ERR # BB1_DPR_DAT_WR;


--R1_inst40[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[1] at LC1_6_A4
--operation mode is normal

R1_inst40[1]_lut_out = N01_q[1];
R1_inst40[1] = DFFE(R1_inst40[1]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--R1_inst40[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[2] at LC8_6_A4
--operation mode is normal

R1_inst40[2]_lut_out = N01_q[2];
R1_inst40[2] = DFFE(R1_inst40[2]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--R1_inst40[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[3] at LC3_6_A4
--operation mode is normal

R1_inst40[3]_lut_out = N01_q[3];
R1_inst40[3] = DFFE(R1_inst40[3]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--R1_inst40[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[4] at LC7_6_A4
--operation mode is normal

R1_inst40[4]_lut_out = N01_q[4];
R1_inst40[4] = DFFE(R1_inst40[4]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--R1_inst40[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[5] at LC10_8_A4
--operation mode is normal

R1_inst40[5]_lut_out = N01_q[5];
R1_inst40[5] = DFFE(R1_inst40[5]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--R1_inst40[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[6] at LC5_6_A4
--operation mode is normal

R1_inst40[6]_lut_out = N01_q[6];
R1_inst40[6] = DFFE(R1_inst40[6]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--R1_inst40[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[7] at LC4_6_A4
--operation mode is normal

R1_inst40[7]_lut_out = N01_q[7];
R1_inst40[7] = DFFE(R1_inst40[7]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--R1_inst40[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[8] at LC5_8_A4
--operation mode is normal

R1_inst40[8]_lut_out = N01_q[8];
R1_inst40[8] = DFFE(R1_inst40[8]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--R1_inst40[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[9] at LC9_6_A4
--operation mode is normal

R1_inst40[9]_lut_out = N01_q[9];
R1_inst40[9] = DFFE(R1_inst40[9]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--R1_inst40[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[10] at LC7_8_A4
--operation mode is normal

R1_inst40[10]_lut_out = N01_q[10];
R1_inst40[10] = DFFE(R1_inst40[10]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--R1_inst40[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[11] at LC7_10_A4
--operation mode is normal

R1_inst40[11]_lut_out = N01_q[11];
R1_inst40[11] = DFFE(R1_inst40[11]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--R1_inst40[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[12] at LC3_8_A4
--operation mode is normal

R1_inst40[12]_lut_out = N01_q[12];
R1_inst40[12] = DFFE(R1_inst40[12]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--ED1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~reg at LC5_12_J3
--operation mode is normal

ED1L55Q_lut_out = KD1L6Q & ED1_BYT3;
ED1L55Q = DFFE(ED1L55Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--UD1L844Q is daq:inst_daq|mem_interface:inst_mem_interface|start_trans~reg0 at LC2_5_B2
--operation mode is normal

UD1L844Q_lut_out = UD1L704 # !UD1L944Q & (!UD1L5 # !UD1L4);
UD1L844Q = DFFE(UD1L844Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L951Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~20 at LC3_15_A2
--operation mode is normal

SD1L951Q_lut_out = !SD1L701 & (!SD1L451 & !SD1L161Q # !SE1_SLAVEHREADYO);
SD1L951Q = DFFE(SD1L951Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L43 is daq:inst_daq|ahb_master:inst_ahb_master|i~51 at LC8_15_A2
--operation mode is normal

SD1L43 = UD1L844Q & !SD1L951Q;


--SD1L061Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~21 at LC9_15_A2
--operation mode is normal

SD1L061Q_lut_out = SD1L33 # SD1L59 & (!UD1L1Q # !SE1_SLAVEHREADYO);
SD1L061Q = DFFE(SD1L061Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L59 is daq:inst_daq|ahb_master:inst_ahb_master|i~8619 at LC5_9_A2
--operation mode is normal

SD1L59 = SD1L061Q & (SE1_SLAVEHRESP[1] # !SE1_SLAVEHRESP[0]);

--SD1L851 is daq:inst_daq|ahb_master:inst_ahb_master|i~8722 at LC5_9_A2
--operation mode is normal

SD1L851 = SD1L061Q & (SE1_SLAVEHRESP[1] # !SE1_SLAVEHRESP[0]);


--UD1L1Q is daq:inst_daq|mem_interface:inst_mem_interface|abort_trans~reg0 at LC5_8_A2
--operation mode is normal

UD1L1Q_lut_out = UD1L754Q # UD1L1Q & !UD1L814;
UD1L1Q = DFFE(UD1L1Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L35Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~24 at LC10_7_M1
--operation mode is normal

KE1L35Q_lut_out = !SE1_MASTERHWRITE & (KE1L11 # KE1L7 & KE1L21);
KE1L35Q = DFFE(KE1L35Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L25Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~23 at LC8_8_M1
--operation mode is normal

KE1L25Q_lut_out = !KE1L1 & !KE1L94Q & (SE1_MASTERHTRANS[1] # SE1_MASTERHTRANS[0]);
KE1L25Q = DFFE(KE1L25Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L15Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~22 at LC7_6_M1
--operation mode is normal

KE1L15Q_lut_out = KE1L41 # SE1_MASTERHWRITE & (KE1L51 # KE1L5);
KE1L15Q = DFFE(KE1L15Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L8 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6582 at LC9_9_M1
--operation mode is normal

KE1L8 = KE1L25Q # KE1L15Q & (SE1_MASTERHWRITE # !SE1_MASTERHTRANS[1]);


--KE1L05Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~21 at LC9_6_M1
--operation mode is normal

KE1L05Q_lut_out = (KE1L71 # KE1L1 & SE1_MASTERHWRITE & KE1L52) & CASCADE(KE1L23);
KE1L05Q = DFFE(KE1L05Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L3 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i465~0 at LC6_8_M1
--operation mode is normal

KE1L3 = SE1_MASTERHBURST[2] # SE1_MASTERHBURST[1] # !SE1_MASTERHTRANS[1] # !SE1_MASTERHBURST[0];


--KE1L9 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6583 at LC10_8_M1
--operation mode is normal

KE1L9 = KE1L8 # KE1L05Q & (SE1_MASTERHWRITE # KE1L3);


--KE1L01 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6584 at LC9_8_M1
--operation mode is normal

KE1L01 = KE1L13 # !SE1_MASTERHTRANS[0] & !SE1_MASTERHTRANS[1];


--KE1L94Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|slave_state~20 at LC2_6_M1
--operation mode is normal

KE1L94Q_lut_out = !KE1L61 & !KE1L25Q & (KE1L7 # !KE1L81);
KE1L94Q = DFFE(KE1L94Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L23 is daq:inst_daq|ahb_master:inst_ahb_master|i~0 at LC8_14_B2
--operation mode is normal

SD1L23 = SE1_SLAVEHRESP[1] # !SE1_SLAVEHRESP[0];


--SD1L69 is daq:inst_daq|ahb_master:inst_ahb_master|i~8621 at LC3_10_A2
--operation mode is normal

SD1L69 = SE1_SLAVEHREADYO & SD1L53 & SD1L23 & SD1L061Q;


--SD1L79 is daq:inst_daq|ahb_master:inst_ahb_master|i~8622 at LC8_9_A2
--operation mode is normal

SD1L79 = SD1L061Q & !SE1_SLAVEHREADYO & (SE1_SLAVEHRESP[1] # !SE1_SLAVEHRESP[0]);


--SD1L161Q is daq:inst_daq|ahb_master:inst_ahb_master|master_state~22 at LC2_14_A2
--operation mode is normal

SD1L161Q_lut_out = SD1L23 & SD1L161Q & !SE1_SLAVEHREADYO # !SD1L23 & (SD1L061Q # SD1L161Q & !SE1_SLAVEHREADYO);
SD1L161Q = DFFE(SD1L161Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L89 is daq:inst_daq|ahb_master:inst_ahb_master|i~8623 at LC7_15_A2
--operation mode is normal

SD1L89 = !SD1L161Q & (SD1L951Q # !SE1_SLAVEHREADYO # !UD1L844Q);


--SD1L99 is daq:inst_daq|ahb_master:inst_ahb_master|i~8625 at LC1_10_A2
--operation mode is normal

SD1L99 = SE1_SLAVEHREADYO & SD1L061Q & SD1L23 & SD1L73;


--SD1L001 is daq:inst_daq|ahb_master:inst_ahb_master|i~8627 at LC3_9_A2
--operation mode is normal

SD1L001 = SD1_haddr[4] & (SD1L59 & !SE1_SLAVEHREADYO # !SD1L89);


--SD1L101 is daq:inst_daq|ahb_master:inst_ahb_master|i~8629 at LC3_2_A2
--operation mode is normal

SD1L101 = SD1_haddr[5] & (SD1L59 & !SE1_SLAVEHREADYO # !SD1L89);


--SD1L201 is daq:inst_daq|ahb_master:inst_ahb_master|i~8631 at LC8_12_A2
--operation mode is normal

SD1L201 = SD1_haddr[6] & (SD1L59 & !SE1_SLAVEHREADYO # !SD1L89);


--SD1L301 is daq:inst_daq|ahb_master:inst_ahb_master|i~8633 at LC8_2_A2
--operation mode is normal

SD1L301 = SD1_haddr[7] & (SD1L59 & !SE1_SLAVEHREADYO # !SD1L89);


--SD1L401 is daq:inst_daq|ahb_master:inst_ahb_master|i~8635 at LC3_2_M1
--operation mode is normal

SD1L401 = SD1_haddr[8] & (SD1L59 & !SE1_SLAVEHREADYO # !SD1L89);


--SD1L501 is daq:inst_daq|ahb_master:inst_ahb_master|i~8637 at LC6_2_A2
--operation mode is normal

SD1L501 = SD1_haddr[9] & (SD1L59 & !SE1_SLAVEHREADYO # !SD1L89);


--SD1L601 is daq:inst_daq|ahb_master:inst_ahb_master|i~8639 at LC3_16_B1
--operation mode is normal

SD1L601 = SD1_haddr[10] & (SD1L59 & !SE1_SLAVEHREADYO # !SD1L89);


--UD1_start_address[11] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[11] at LC7_5_B2
--operation mode is normal

UD1_start_address[11]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L72 # UD1L853 & UD1_start_address[11]);
UD1_start_address[11] = DFFE(UD1_start_address[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L701 is daq:inst_daq|ahb_master:inst_ahb_master|i~8641 at LC5_15_A2
--operation mode is normal

SD1L701 = !SD1L951Q & (!UD1L844Q # !SE1_SLAVEHREADYO);


--SD1L801 is daq:inst_daq|ahb_master:inst_ahb_master|i~8642 at LC2_4_B2
--operation mode is normal

SD1L801 = SD1L89 & UD1_start_address[11] & SD1L701 # !SD1L89 & (SD1_haddr[11] # UD1_start_address[11] & SD1L701);


--SD1L901 is daq:inst_daq|ahb_master:inst_ahb_master|i~8643 at LC5_4_B2
--operation mode is normal

SD1L901 = UD1_start_address[11] & !SE1_SLAVEHRESP[1] & SE1_SLAVEHRESP[0];


--SD1L011 is daq:inst_daq|ahb_master:inst_ahb_master|i~8644 at LC1_6_B2
--operation mode is normal

SD1L011 = SD1L23 & (SE1_SLAVEHREADYO & SD1L35 # !SE1_SLAVEHREADYO & SD1_haddr[11]);


--UD1_start_address[12] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[12] at LC6_12_B2
--operation mode is normal

UD1_start_address[12]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L62 # UD1L853 & UD1_start_address[12]);
UD1_start_address[12] = DFFE(UD1_start_address[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L111 is daq:inst_daq|ahb_master:inst_ahb_master|i~8646 at LC4_14_A2
--operation mode is normal

SD1L111 = SD1_haddr[12] & (SD1L701 & UD1_start_address[12] # !SD1L89) # !SD1_haddr[12] & SD1L701 & UD1_start_address[12];


--SD1L211 is daq:inst_daq|ahb_master:inst_ahb_master|i~8647 at LC7_13_A2
--operation mode is normal

SD1L211 = SE1_SLAVEHRESP[0] & !SE1_SLAVEHRESP[1] & UD1_start_address[12];


--SD1L311 is daq:inst_daq|ahb_master:inst_ahb_master|i~8648 at LC10_14_A2
--operation mode is normal

SD1L311 = SD1L23 & (SE1_SLAVEHREADYO & SD1L55 # !SE1_SLAVEHREADYO & SD1_haddr[12]);


--UD1_start_address[13] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[13] at LC2_2_B2
--operation mode is normal

UD1_start_address[13]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L52 # UD1L754Q & UD1L363);
UD1_start_address[13] = DFFE(UD1_start_address[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L411 is daq:inst_daq|ahb_master:inst_ahb_master|i~8650 at LC7_14_A2
--operation mode is normal

SD1L411 = SD1_haddr[13] & (UD1_start_address[13] & SD1L701 # !SD1L89) # !SD1_haddr[13] & UD1_start_address[13] & SD1L701;


--SD1L511 is daq:inst_daq|ahb_master:inst_ahb_master|i~8651 at LC9_14_A2
--operation mode is normal

SD1L511 = UD1_start_address[13] & !SE1_SLAVEHRESP[1] & SE1_SLAVEHRESP[0];


--SD1L611 is daq:inst_daq|ahb_master:inst_ahb_master|i~8652 at LC3_14_A2
--operation mode is normal

SD1L611 = SD1L23 & (SE1_SLAVEHREADYO & SD1L75 # !SE1_SLAVEHREADYO & SD1_haddr[13]);


--UD1_start_address[14] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[14] at LC9_7_B2
--operation mode is normal

UD1_start_address[14]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L42 # UD1L754Q & UD1L563);
UD1_start_address[14] = DFFE(UD1_start_address[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L711 is daq:inst_daq|ahb_master:inst_ahb_master|i~8654 at LC4_12_A2
--operation mode is normal

SD1L711 = SD1_haddr[14] & (UD1_start_address[14] & SD1L701 # !SD1L89) # !SD1_haddr[14] & UD1_start_address[14] & SD1L701;


--SD1L811 is daq:inst_daq|ahb_master:inst_ahb_master|i~8655 at LC9_12_A2
--operation mode is normal

SD1L811 = UD1_start_address[14] & SE1_SLAVEHRESP[0] & !SE1_SLAVEHRESP[1];


--SD1L911 is daq:inst_daq|ahb_master:inst_ahb_master|i~8656 at LC5_10_A2
--operation mode is normal

SD1L911 = SD1L23 & (SE1_SLAVEHREADYO & SD1L95 # !SE1_SLAVEHREADYO & SD1_haddr[14]);


--UD1_start_address[15] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[15] at LC2_14_B2
--operation mode is normal

UD1_start_address[15]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L32 # UD1L763 & UD1L754Q);
UD1_start_address[15] = DFFE(UD1_start_address[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L021 is daq:inst_daq|ahb_master:inst_ahb_master|i~8658 at LC3_4_A2
--operation mode is normal

SD1L021 = SD1L701 & (UD1_start_address[15] # !SD1L89 & SD1_haddr[15]) # !SD1L701 & !SD1L89 & SD1_haddr[15];


--SD1L121 is daq:inst_daq|ahb_master:inst_ahb_master|i~8659 at LC6_12_A2
--operation mode is normal

SD1L121 = UD1_start_address[15] & SE1_SLAVEHRESP[0] & !SE1_SLAVEHRESP[1];


--SD1L221 is daq:inst_daq|ahb_master:inst_ahb_master|i~8660 at LC6_4_A2
--operation mode is normal

SD1L221 = SD1L23 & (SE1_SLAVEHREADYO & SD1L16 # !SE1_SLAVEHREADYO & SD1_haddr[15]);


--UD1_start_address[16] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[16] at LC10_12_B2
--operation mode is normal

UD1_start_address[16]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L22 # UD1L963 & UD1L754Q);
UD1_start_address[16] = DFFE(UD1_start_address[16]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L321 is daq:inst_daq|ahb_master:inst_ahb_master|i~8662 at LC9_4_A2
--operation mode is normal

SD1L321 = SD1L701 & (UD1_start_address[16] # SD1_haddr[16] & !SD1L89) # !SD1L701 & SD1_haddr[16] & !SD1L89;


--SD1L421 is daq:inst_daq|ahb_master:inst_ahb_master|i~8663 at LC4_4_A2
--operation mode is normal

SD1L421 = UD1_start_address[16] & SE1_SLAVEHRESP[0] & !SE1_SLAVEHRESP[1];


--SD1L521 is daq:inst_daq|ahb_master:inst_ahb_master|i~8664 at LC1_4_A2
--operation mode is normal

SD1L521 = SD1L23 & (SE1_SLAVEHREADYO & SD1L36 # !SE1_SLAVEHREADYO & SD1_haddr[16]);


--UD1_start_address[17] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[17] at LC7_7_B2
--operation mode is normal

UD1_start_address[17]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L12 # UD1L173 & UD1L754Q);
UD1_start_address[17] = DFFE(UD1_start_address[17]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L621 is daq:inst_daq|ahb_master:inst_ahb_master|i~8666 at LC7_4_A2
--operation mode is normal

SD1L621 = SD1L701 & (UD1_start_address[17] # !SD1L89 & SD1_haddr[17]) # !SD1L701 & !SD1L89 & SD1_haddr[17];


--SD1L721 is daq:inst_daq|ahb_master:inst_ahb_master|i~8667 at LC8_8_A2
--operation mode is normal

SD1L721 = !SE1_SLAVEHRESP[1] & SE1_SLAVEHRESP[0] & UD1_start_address[17];


--SD1L821 is daq:inst_daq|ahb_master:inst_ahb_master|i~8668 at LC5_4_A2
--operation mode is normal

SD1L821 = SD1L23 & (SE1_SLAVEHREADYO & SD1L56 # !SE1_SLAVEHREADYO & SD1_haddr[17]);


--UD1_start_address[18] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[18] at LC9_2_B2
--operation mode is normal

UD1_start_address[18]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L02 # UD1L754Q & UD1L373);
UD1_start_address[18] = DFFE(UD1_start_address[18]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L921 is daq:inst_daq|ahb_master:inst_ahb_master|i~8670 at LC3_9_B2
--operation mode is normal

SD1L921 = SD1L89 & SD1L701 & UD1_start_address[18] # !SD1L89 & (SD1_haddr[18] # SD1L701 & UD1_start_address[18]);


--SD1L031 is daq:inst_daq|ahb_master:inst_ahb_master|i~8671 at LC7_9_B2
--operation mode is normal

SD1L031 = SE1_SLAVEHRESP[0] & UD1_start_address[18] & !SE1_SLAVEHRESP[1];


--SD1L131 is daq:inst_daq|ahb_master:inst_ahb_master|i~8672 at LC1_8_B2
--operation mode is normal

SD1L131 = SD1L23 & (SE1_SLAVEHREADYO & SD1L76 # !SE1_SLAVEHREADYO & SD1_haddr[18]);


--UD1_start_address[19] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[19] at LC4_4_B2
--operation mode is normal

UD1_start_address[19]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L91 # UD1L754Q & UD1L573);
UD1_start_address[19] = DFFE(UD1_start_address[19]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L231 is daq:inst_daq|ahb_master:inst_ahb_master|i~8674 at LC3_4_B2
--operation mode is normal

SD1L231 = SD1L89 & UD1_start_address[19] & SD1L701 # !SD1L89 & (SD1_haddr[19] # UD1_start_address[19] & SD1L701);


--SD1L331 is daq:inst_daq|ahb_master:inst_ahb_master|i~8675 at LC10_4_B2
--operation mode is normal

SD1L331 = UD1_start_address[19] & !SE1_SLAVEHRESP[1] & SE1_SLAVEHRESP[0];


--SD1L431 is daq:inst_daq|ahb_master:inst_ahb_master|i~8676 at LC5_6_B2
--operation mode is normal

SD1L431 = SD1L23 & (SE1_SLAVEHREADYO & SD1L96 # !SE1_SLAVEHREADYO & SD1_haddr[19]);


--UD1_start_address[20] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[20] at LC4_8_B2
--operation mode is normal

UD1_start_address[20]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L81 # UD1L754Q & UD1L773);
UD1_start_address[20] = DFFE(UD1_start_address[20]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L531 is daq:inst_daq|ahb_master:inst_ahb_master|i~8678 at LC10_9_B2
--operation mode is normal

SD1L531 = SD1_haddr[20] & (UD1_start_address[20] & SD1L701 # !SD1L89) # !SD1_haddr[20] & UD1_start_address[20] & SD1L701;


--SD1L631 is daq:inst_daq|ahb_master:inst_ahb_master|i~8679 at LC6_10_B2
--operation mode is normal

SD1L631 = UD1_start_address[20] & !SE1_SLAVEHRESP[1] & SE1_SLAVEHRESP[0];


--SD1L731 is daq:inst_daq|ahb_master:inst_ahb_master|i~8680 at LC8_8_B2
--operation mode is normal

SD1L731 = SD1L23 & (SE1_SLAVEHREADYO & SD1L17 # !SE1_SLAVEHREADYO & SD1_haddr[20]);


--UD1_start_address[21] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[21] at LC6_8_B2
--operation mode is normal

UD1_start_address[21]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L71 # UD1L754Q & UD1L973);
UD1_start_address[21] = DFFE(UD1_start_address[21]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L831 is daq:inst_daq|ahb_master:inst_ahb_master|i~8682 at LC4_9_B2
--operation mode is normal

SD1L831 = SD1_haddr[21] & (SD1L701 & UD1_start_address[21] # !SD1L89) # !SD1_haddr[21] & SD1L701 & UD1_start_address[21];


--SD1L931 is daq:inst_daq|ahb_master:inst_ahb_master|i~8683 at LC6_9_B2
--operation mode is normal

SD1L931 = !SE1_SLAVEHRESP[1] & UD1_start_address[21] & SE1_SLAVEHRESP[0];


--SD1L041 is daq:inst_daq|ahb_master:inst_ahb_master|i~8684 at LC3_8_B2
--operation mode is normal

SD1L041 = SD1L23 & (SE1_SLAVEHREADYO & SD1L37 # !SE1_SLAVEHREADYO & SD1_haddr[21]);


--UD1_start_address[22] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[22] at LC6_14_B2
--operation mode is normal

UD1_start_address[22]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L61 # UD1L183 & UD1L754Q);
UD1_start_address[22] = DFFE(UD1_start_address[22]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L141 is daq:inst_daq|ahb_master:inst_ahb_master|i~8686 at LC3_14_B2
--operation mode is normal

SD1L141 = SD1L89 & UD1_start_address[22] & SD1L701 # !SD1L89 & (SD1_haddr[22] # UD1_start_address[22] & SD1L701);


--SD1L241 is daq:inst_daq|ahb_master:inst_ahb_master|i~8687 at LC4_14_B2
--operation mode is normal

SD1L241 = SE1_SLAVEHRESP[0] & !SE1_SLAVEHRESP[1] & UD1_start_address[22];


--SD1L341 is daq:inst_daq|ahb_master:inst_ahb_master|i~8688 at LC9_13_B2
--operation mode is normal

SD1L341 = SD1L23 & (SE1_SLAVEHREADYO & SD1L57 # !SE1_SLAVEHREADYO & SD1_haddr[22]);


--SD1L441 is daq:inst_daq|ahb_master:inst_ahb_master|i~8690 at LC10_15_A2
--operation mode is normal

SD1L441 = !SE1_SLAVEHREADYO & SD1L061Q;


--SD1L541 is daq:inst_daq|ahb_master:inst_ahb_master|i~8691 at LC8_14_A2
--operation mode is normal

SD1L541 = SD1_haddr[23] & (SD1L441 # SD1L161Q # !SD1L951Q);


--SD1L641 is daq:inst_daq|ahb_master:inst_ahb_master|i~8693 at LC2_2_A2
--operation mode is normal

SD1L641 = SD1_haddr[24] & (SD1L59 & !SE1_SLAVEHREADYO # !SD1L89);


--SD1L741 is daq:inst_daq|ahb_master:inst_ahb_master|i~8695 at LC3_6_A2
--operation mode is normal

SD1L741 = SD1_haddr[25] & (SD1L59 & !SE1_SLAVEHREADYO # !SD1L89);


--SD1L841 is daq:inst_daq|ahb_master:inst_ahb_master|i~8697 at LC10_6_A2
--operation mode is normal

SD1L841 = SD1_haddr[26] & (SD1L59 & !SE1_SLAVEHREADYO # !SD1L89);


--SD1L941 is daq:inst_daq|ahb_master:inst_ahb_master|i~8699 at LC7_6_A2
--operation mode is normal

SD1L941 = SD1_haddr[27] & (SD1L59 & !SE1_SLAVEHREADYO # !SD1L89);


--SD1L051 is daq:inst_daq|ahb_master:inst_ahb_master|i~8701 at LC4_6_A2
--operation mode is normal

SD1L051 = SD1_haddr[28] & (SD1L59 & !SE1_SLAVEHREADYO # !SD1L89);


--SD1L151 is daq:inst_daq|ahb_master:inst_ahb_master|i~8703 at LC3_8_A2
--operation mode is normal

SD1L151 = SD1_haddr[29] & (!SE1_SLAVEHREADYO & SD1L59 # !SD1L89);


--SD1L251 is daq:inst_daq|ahb_master:inst_ahb_master|i~8705 at LC4_9_A2
--operation mode is normal

SD1L251 = SD1_haddr[30] & (!SE1_SLAVEHREADYO & SD1L59 # !SD1L89);


--SD1L351 is daq:inst_daq|ahb_master:inst_ahb_master|i~8707 at LC5_6_A2
--operation mode is normal

SD1L351 = SD1_haddr[31] & (!SE1_SLAVEHREADYO & SD1L59 # !SD1L89);


--UD1_AnB is daq:inst_daq|mem_interface:inst_mem_interface|AnB at LC8_5_B2
--operation mode is normal

UD1_AnB_lut_out = UD1_AnB & UD1L4 # !UD1_AnB & !UD1L5;
UD1_AnB = DFFE(UD1_AnB_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , UD1L054Q);


--ZD1_header_1.timestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[16] at LC9_9_K2
--operation mode is normal

ZD1_header_1.timestamp[16]_lut_out = AE1_HEADER_data.timestamp[16]~reg0;
ZD1_header_1.timestamp[16] = DFFE(ZD1_header_1.timestamp[16]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[16] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[16] at LC9_11_K2
--operation mode is normal

ZD1_header_0.timestamp[16]_lut_out = AE1_HEADER_data.timestamp[16]~reg0;
ZD1_header_0.timestamp[16] = DFFE(ZD1_header_0.timestamp[16]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--ZD1_rd_ptr[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[0] at LC5_14_H2
--operation mode is normal

ZD1_rd_ptr[0]_lut_out = !ZD1_rd_ptr[0];
ZD1_rd_ptr[0] = DFFE(ZD1_rd_ptr[0]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , UD1L44);


--UD1L643 is daq:inst_daq|mem_interface:inst_mem_interface|i1279~1011 at LC10_11_K2
--operation mode is normal

UD1L643 = ZD1_header_1.timestamp[16] & (ZD1_header_0.timestamp[16] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[16] & ZD1_header_0.timestamp[16] & !ZD1_rd_ptr[0];


--WC4_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[0] at EC6_1_L2
WC4_q[0]_data_in = TD1L1Q;
WC4_q[0]_write_enable = ZD1_i951;
WC4_q[0]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[0]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[0]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[0] = MEMORY_SEGMENT(WC4_q[0]_data_in, WC4_q[0]_write_enable, WC4_q[0]_clock_0, , , , , , VCC, WC4_q[0]_write_address, WC4_q[0]_read_address);


--UD1L654Q is daq:inst_daq|mem_interface:inst_mem_interface|state~27 at LC3_15_M2
--operation mode is normal

UD1L654Q_lut_out = UD1L654Q & (UD1L114 & UD1L03 # !UD1L7) # !UD1L654Q & UD1L114 & UD1L03;
UD1L654Q = DFFE(UD1L654Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--WC2_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[0] at EC2_1_R2
WC2_q[0]_data_in = FE1L1;
WC2_q[0]_write_enable = ZD1_i930;
WC2_q[0]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[0]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[0]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[0] = MEMORY_SEGMENT(WC2_q[0]_data_in, WC2_q[0]_write_enable, WC2_q[0]_clock_0, , , , , , VCC, WC2_q[0]_write_address, WC2_q[0]_read_address);


--UD1L554Q is daq:inst_daq|mem_interface:inst_mem_interface|state~26 at LC6_15_M2
--operation mode is normal

UD1L554Q_lut_out = UD1L214 # UD1L554Q & (!UD1_rdaddr[6] # !UD1L9);
UD1L554Q = DFFE(UD1L554Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1L743 is daq:inst_daq|mem_interface:inst_mem_interface|i1279~1012 at LC7_12_K2
--operation mode is normal

UD1L743 = UD1L554Q & WC4_q[0] # !UD1L554Q & UD1L654Q & WC2_q[0];


--UD1L454Q is daq:inst_daq|mem_interface:inst_mem_interface|state~25 at LC7_6_D2
--operation mode is normal

UD1L454Q_lut_out = UD1L454Q & (UD1L354Q # !SE1_SLAVEHREADYO) # !UD1L454Q & UD1L354Q & SE1_SLAVEHREADYO;
UD1L454Q = DFFE(UD1L454Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1L354Q is daq:inst_daq|mem_interface:inst_mem_interface|state~24 at LC1_11_B2
--operation mode is normal

UD1L354Q_lut_out = UD1L354Q & (UD1L254Q # !SE1_SLAVEHREADYO) # !UD1L354Q & SE1_SLAVEHREADYO & UD1L254Q;
UD1L354Q = DFFE(UD1L354Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1L843 is daq:inst_daq|mem_interface:inst_mem_interface|i1279~1013 at LC4_11_K2
--operation mode is normal

UD1L843 = !UD1L354Q & (UD1L454Q & UD1L643 # !UD1L454Q & UD1L743);


--ZD1_header_1.trigger_word[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[0] at LC9_15_B2
--operation mode is normal

ZD1_header_1.trigger_word[0]_lut_out = AE1_HEADER_data.trigger_word[0]~reg0;
ZD1_header_1.trigger_word[0] = DFFE(ZD1_header_1.trigger_word[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.trigger_word[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[0] at LC5_14_B2
--operation mode is normal

ZD1_header_0.trigger_word[0]_lut_out = AE1_HEADER_data.trigger_word[0]~reg0;
ZD1_header_0.trigger_word[0] = DFFE(ZD1_header_0.trigger_word[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L943 is daq:inst_daq|mem_interface:inst_mem_interface|i1279~1014 at LC9_14_B2
--operation mode is normal

UD1L943 = UD1L354Q & (ZD1_rd_ptr[0] & ZD1_header_1.trigger_word[0] # !ZD1_rd_ptr[0] & ZD1_header_0.trigger_word[0]);


--UD1L254Q is daq:inst_daq|mem_interface:inst_mem_interface|state~23 at LC6_13_B2
--operation mode is normal

UD1L254Q_lut_out = SE1_SLAVEHREADYO & UD1L154Q # !SE1_SLAVEHREADYO & UD1L254Q;
UD1L254Q = DFFE(UD1L254Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1L053 is daq:inst_daq|mem_interface:inst_mem_interface|i1279~1015 at LC5_11_K2
--operation mode is normal

UD1L053 = !UD1L254Q & UD1_AnB & (UD1L943 # UD1L843);


--ZD2_header_1.trigger_word[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[0] at LC2_12_K2
--operation mode is normal

ZD2_header_1.trigger_word[0]_lut_out = AE2_HEADER_data.trigger_word[0]~reg0;
ZD2_header_1.trigger_word[0] = DFFE(ZD2_header_1.trigger_word[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.trigger_word[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[0] at LC9_12_K2
--operation mode is normal

ZD2_header_0.trigger_word[0]_lut_out = AE2_HEADER_data.trigger_word[0]~reg0;
ZD2_header_0.trigger_word[0] = DFFE(ZD2_header_0.trigger_word[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--ZD2_rd_ptr[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[0] at LC9_13_I2
--operation mode is normal

ZD2_rd_ptr[0]_lut_out = !ZD2_rd_ptr[0];
ZD2_rd_ptr[0] = DFFE(ZD2_rd_ptr[0]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , UD1L54);


--UD1L153 is daq:inst_daq|mem_interface:inst_mem_interface|i1279~1016 at LC1_11_K2
--operation mode is normal

UD1L153 = ZD2_header_0.trigger_word[0] & (ZD2_header_1.trigger_word[0] # !ZD2_rd_ptr[0]) # !ZD2_header_0.trigger_word[0] & ZD2_rd_ptr[0] & ZD2_header_1.trigger_word[0];


--ZD2_header_1.timestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[16] at LC3_10_K2
--operation mode is normal

ZD2_header_1.timestamp[16]_lut_out = AE2_HEADER_data.timestamp[16]~reg0;
ZD2_header_1.timestamp[16] = DFFE(ZD2_header_1.timestamp[16]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[16] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[16] at LC5_10_K2
--operation mode is normal

ZD2_header_0.timestamp[16]_lut_out = AE2_HEADER_data.timestamp[16]~reg0;
ZD2_header_0.timestamp[16] = DFFE(ZD2_header_0.timestamp[16]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L253 is daq:inst_daq|mem_interface:inst_mem_interface|i1279~1017 at LC6_10_K2
--operation mode is normal

UD1L253 = ZD2_header_1.timestamp[16] & (ZD2_header_0.timestamp[16] # ZD2_rd_ptr[0]) # !ZD2_header_1.timestamp[16] & ZD2_header_0.timestamp[16] & !ZD2_rd_ptr[0];


--WC8_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[0] at EC2_1_I2
WC8_q[0]_data_in = TD1L1Q;
WC8_q[0]_write_enable = ZD2_i951;
WC8_q[0]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[0]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[0]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[0] = MEMORY_SEGMENT(WC8_q[0]_data_in, WC8_q[0]_write_enable, WC8_q[0]_clock_0, , , , , , VCC, WC8_q[0]_write_address, WC8_q[0]_read_address);


--WC6_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[0] at EC3_1_P2
WC6_q[0]_data_in = FE2L1;
WC6_q[0]_write_enable = ZD2_i930;
WC6_q[0]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[0]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[0]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[0] = MEMORY_SEGMENT(WC6_q[0]_data_in, WC6_q[0]_write_enable, WC6_q[0]_clock_0, , , , , , VCC, WC6_q[0]_write_address, WC6_q[0]_read_address);


--UD1L353 is daq:inst_daq|mem_interface:inst_mem_interface|i1279~1018 at LC10_12_K2
--operation mode is normal

UD1L353 = UD1L554Q & WC8_q[0] # !UD1L554Q & UD1L654Q & WC6_q[0];


--UD1L453 is daq:inst_daq|mem_interface:inst_mem_interface|i1279~1019 at LC3_11_K2
--operation mode is normal

UD1L453 = UD1L454Q & UD1L253 # !UD1L454Q & UD1L353;


--UD1L553 is daq:inst_daq|mem_interface:inst_mem_interface|i1279~1020 at LC8_11_K2
--operation mode is normal

UD1L553 = UD1L254Q # UD1L354Q & UD1L153 # !UD1L354Q & UD1L453;


--UD1L154Q is daq:inst_daq|mem_interface:inst_mem_interface|state~22 at LC9_6_B2
--operation mode is normal

UD1L154Q_lut_out = UD1L054Q # !SE1_SLAVEHREADYO & UD1L154Q;
UD1L154Q = DFFE(UD1L154Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--ZD1_header_1.trigger_word[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[1] at LC2_13_K2
--operation mode is normal

ZD1_header_1.trigger_word[1]_lut_out = AE1_HEADER_data.trigger_word[1]~reg0;
ZD1_header_1.trigger_word[1] = DFFE(ZD1_header_1.trigger_word[1]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.trigger_word[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[1] at LC9_13_K2
--operation mode is normal

ZD1_header_0.trigger_word[1]_lut_out = AE1_HEADER_data.trigger_word[1]~reg0;
ZD1_header_0.trigger_word[1] = DFFE(ZD1_header_0.trigger_word[1]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L352 is daq:inst_daq|mem_interface:inst_mem_interface|i1212~731 at LC6_13_K2
--operation mode is normal

UD1L352 = ZD1_header_1.trigger_word[1] & (ZD1_header_0.trigger_word[1] # ZD1_rd_ptr[0]) # !ZD1_header_1.trigger_word[1] & ZD1_header_0.trigger_word[1] & !ZD1_rd_ptr[0];


--ZD2_header_1.trigger_word[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[1] at LC4_12_K2
--operation mode is normal

ZD2_header_1.trigger_word[1]_lut_out = AE2_HEADER_data.trigger_word[1]~reg0;
ZD2_header_1.trigger_word[1] = DFFE(ZD2_header_1.trigger_word[1]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.trigger_word[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[1] at LC5_12_K2
--operation mode is normal

ZD2_header_0.trigger_word[1]_lut_out = AE2_HEADER_data.trigger_word[1]~reg0;
ZD2_header_0.trigger_word[1] = DFFE(ZD2_header_0.trigger_word[1]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L452 is daq:inst_daq|mem_interface:inst_mem_interface|i1212~732 at LC8_12_K2
--operation mode is normal

UD1L452 = ZD2_header_0.trigger_word[1] & (ZD2_header_1.trigger_word[1] # !ZD2_rd_ptr[0]) # !ZD2_header_0.trigger_word[1] & ZD2_rd_ptr[0] & ZD2_header_1.trigger_word[1];


--UD1L552 is daq:inst_daq|mem_interface:inst_mem_interface|i1212~733 at LC3_12_K2
--operation mode is normal

UD1L552 = UD1L352 & (UD1_AnB # UD1L452) # !UD1L352 & !UD1_AnB & UD1L452;


--ZD1_header_1.timestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[17] at LC3_9_K2
--operation mode is normal

ZD1_header_1.timestamp[17]_lut_out = AE1_HEADER_data.timestamp[17]~reg0;
ZD1_header_1.timestamp[17] = DFFE(ZD1_header_1.timestamp[17]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[17] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[17] at LC8_13_K2
--operation mode is normal

ZD1_header_0.timestamp[17]_lut_out = AE1_HEADER_data.timestamp[17]~reg0;
ZD1_header_0.timestamp[17] = DFFE(ZD1_header_0.timestamp[17]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L622 is daq:inst_daq|mem_interface:inst_mem_interface|i1179~668 at LC10_15_K2
--operation mode is normal

UD1L622 = ZD1_header_0.timestamp[17] & (ZD1_header_1.timestamp[17] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[17] & ZD1_header_1.timestamp[17] & ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[17] at LC8_15_K2
--operation mode is normal

ZD2_header_1.timestamp[17]_lut_out = AE2_HEADER_data.timestamp[17]~reg0;
ZD2_header_1.timestamp[17] = DFFE(ZD2_header_1.timestamp[17]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[17] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[17] at LC2_15_K2
--operation mode is normal

ZD2_header_0.timestamp[17]_lut_out = AE2_HEADER_data.timestamp[17]~reg0;
ZD2_header_0.timestamp[17] = DFFE(ZD2_header_0.timestamp[17]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L722 is daq:inst_daq|mem_interface:inst_mem_interface|i1179~669 at LC7_15_K2
--operation mode is normal

UD1L722 = ZD2_header_0.timestamp[17] & (ZD2_header_1.timestamp[17] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[17] & ZD2_header_1.timestamp[17] & ZD2_rd_ptr[0];


--UD1L822 is daq:inst_daq|mem_interface:inst_mem_interface|i1179~670 at LC9_15_K2
--operation mode is normal

UD1L822 = UD1L454Q & (UD1_AnB & UD1L622 # !UD1_AnB & UD1L722);


--WC4_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[1] at EC2_1_K2
WC4_q[1]_data_in = TD1L2Q;
WC4_q[1]_write_enable = ZD1_i951;
WC4_q[1]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[1]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[1]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[1] = MEMORY_SEGMENT(WC4_q[1]_data_in, WC4_q[1]_write_enable, WC4_q[1]_clock_0, , , , , , VCC, WC4_q[1]_write_address, WC4_q[1]_read_address);


--WC8_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[1] at EC1_1_M2
WC8_q[1]_data_in = TD1L2Q;
WC8_q[1]_write_enable = ZD2_i951;
WC8_q[1]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[1]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[1]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[1] = MEMORY_SEGMENT(WC8_q[1]_data_in, WC8_q[1]_write_enable, WC8_q[1]_clock_0, , , , , , VCC, WC8_q[1]_write_address, WC8_q[1]_read_address);


--UD1L922 is daq:inst_daq|mem_interface:inst_mem_interface|i1179~671 at LC1_16_K2
--operation mode is normal

UD1L922 = UD1L554Q & (UD1_AnB & WC4_q[1] # !UD1_AnB & WC8_q[1]);


--UD1L032 is daq:inst_daq|mem_interface:inst_mem_interface|i1179~672 at LC7_16_J2
--operation mode is normal

UD1L032 = !UD1L554Q & UD1L654Q;

--UD1L332 is daq:inst_daq|mem_interface:inst_mem_interface|i1179~676 at LC7_16_J2
--operation mode is normal

UD1L332 = !UD1L554Q & UD1L654Q;


--WC2_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[1] at EC3_1_R2
WC2_q[1]_data_in = FE1L3;
WC2_q[1]_write_enable = ZD1_i930;
WC2_q[1]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[1]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[1]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[1] = MEMORY_SEGMENT(WC2_q[1]_data_in, WC2_q[1]_write_enable, WC2_q[1]_clock_0, , , , , , VCC, WC2_q[1]_write_address, WC2_q[1]_read_address);


--WC6_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[1] at EC1_1_P2
WC6_q[1]_data_in = FE2L3;
WC6_q[1]_write_enable = ZD2_i930;
WC6_q[1]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[1]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[1]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[1] = MEMORY_SEGMENT(WC6_q[1]_data_in, WC6_q[1]_write_enable, WC6_q[1]_clock_0, , , , , , VCC, WC6_q[1]_write_address, WC6_q[1]_read_address);


--UD1L132 is daq:inst_daq|mem_interface:inst_mem_interface|i1179~673 at LC3_16_P2
--operation mode is normal

UD1L132 = WC6_q[1] & (WC2_q[1] # !UD1_AnB) # !WC6_q[1] & UD1_AnB & WC2_q[1];


--UD1L232 is daq:inst_daq|mem_interface:inst_mem_interface|i1179~674 at LC3_15_K2
--operation mode is normal

UD1L232 = !UD1L454Q & (UD1L922 # UD1L032 & UD1L132);


--UD1L652 is daq:inst_daq|mem_interface:inst_mem_interface|i1212~734 at LC4_15_K2
--operation mode is normal

UD1L652 = UD1L354Q & UD1L552 # !UD1L354Q & (UD1L822 # UD1L232);


--ZD1_header_1.trigger_word[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[2] at LC5_9_K2
--operation mode is normal

ZD1_header_1.trigger_word[2]_lut_out = AE1_HEADER_data.trigger_word[2]~reg0;
ZD1_header_1.trigger_word[2] = DFFE(ZD1_header_1.trigger_word[2]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.trigger_word[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[2] at LC3_8_K2
--operation mode is normal

ZD1_header_0.trigger_word[2]_lut_out = AE1_HEADER_data.trigger_word[2]~reg0;
ZD1_header_0.trigger_word[2] = DFFE(ZD1_header_0.trigger_word[2]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L942 is daq:inst_daq|mem_interface:inst_mem_interface|i1211~731 at LC7_8_K2
--operation mode is normal

UD1L942 = ZD1_header_1.trigger_word[2] & (ZD1_header_0.trigger_word[2] # ZD1_rd_ptr[0]) # !ZD1_header_1.trigger_word[2] & ZD1_header_0.trigger_word[2] & !ZD1_rd_ptr[0];


--ZD2_header_1.trigger_word[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[2] at LC5_14_K2
--operation mode is normal

ZD2_header_1.trigger_word[2]_lut_out = AE2_HEADER_data.trigger_word[2]~reg0;
ZD2_header_1.trigger_word[2] = DFFE(ZD2_header_1.trigger_word[2]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.trigger_word[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[2] at LC5_15_K2
--operation mode is normal

ZD2_header_0.trigger_word[2]_lut_out = AE2_HEADER_data.trigger_word[2]~reg0;
ZD2_header_0.trigger_word[2] = DFFE(ZD2_header_0.trigger_word[2]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L052 is daq:inst_daq|mem_interface:inst_mem_interface|i1211~732 at LC2_14_K2
--operation mode is normal

UD1L052 = ZD2_header_0.trigger_word[2] & (ZD2_header_1.trigger_word[2] # !ZD2_rd_ptr[0]) # !ZD2_header_0.trigger_word[2] & ZD2_header_1.trigger_word[2] & ZD2_rd_ptr[0];


--UD1L152 is daq:inst_daq|mem_interface:inst_mem_interface|i1211~733 at LC1_14_K2
--operation mode is normal

UD1L152 = UD1L052 & (UD1L942 # !UD1_AnB) # !UD1L052 & UD1_AnB & UD1L942;


--ZD1_header_1.timestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[18] at LC7_13_K2
--operation mode is normal

ZD1_header_1.timestamp[18]_lut_out = AE1_HEADER_data.timestamp[18]~reg0;
ZD1_header_1.timestamp[18] = DFFE(ZD1_header_1.timestamp[18]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[18] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[18] at LC3_13_K2
--operation mode is normal

ZD1_header_0.timestamp[18]_lut_out = AE1_HEADER_data.timestamp[18]~reg0;
ZD1_header_0.timestamp[18] = DFFE(ZD1_header_0.timestamp[18]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L022 is daq:inst_daq|mem_interface:inst_mem_interface|i1178~666 at LC4_13_K2
--operation mode is normal

UD1L022 = ZD1_header_1.timestamp[18] & (ZD1_header_0.timestamp[18] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[18] & ZD1_header_0.timestamp[18] & !ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[18] at LC8_14_K2
--operation mode is normal

ZD2_header_1.timestamp[18]_lut_out = AE2_HEADER_data.timestamp[18]~reg0;
ZD2_header_1.timestamp[18] = DFFE(ZD2_header_1.timestamp[18]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[18] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[18] at LC7_10_K2
--operation mode is normal

ZD2_header_0.timestamp[18]_lut_out = AE2_HEADER_data.timestamp[18]~reg0;
ZD2_header_0.timestamp[18] = DFFE(ZD2_header_0.timestamp[18]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L122 is daq:inst_daq|mem_interface:inst_mem_interface|i1178~667 at LC10_14_K2
--operation mode is normal

UD1L122 = ZD2_header_0.timestamp[18] & (ZD2_header_1.timestamp[18] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[18] & ZD2_header_1.timestamp[18] & ZD2_rd_ptr[0];


--UD1L222 is daq:inst_daq|mem_interface:inst_mem_interface|i1178~668 at LC6_14_K2
--operation mode is normal

UD1L222 = UD1L454Q & (UD1_AnB & UD1L022 # !UD1_AnB & UD1L122);


--WC4_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[2] at EC5_1_K2
WC4_q[2]_data_in = TD1L3Q;
WC4_q[2]_write_enable = ZD1_i951;
WC4_q[2]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[2]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[2]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[2] = MEMORY_SEGMENT(WC4_q[2]_data_in, WC4_q[2]_write_enable, WC4_q[2]_clock_0, , , , , , VCC, WC4_q[2]_write_address, WC4_q[2]_read_address);


--WC8_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[2] at EC4_1_M2
WC8_q[2]_data_in = TD1L3Q;
WC8_q[2]_write_enable = ZD2_i951;
WC8_q[2]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[2]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[2]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[2] = MEMORY_SEGMENT(WC8_q[2]_data_in, WC8_q[2]_write_enable, WC8_q[2]_clock_0, , , , , , VCC, WC8_q[2]_write_address, WC8_q[2]_read_address);


--UD1L322 is daq:inst_daq|mem_interface:inst_mem_interface|i1178~669 at LC8_16_K2
--operation mode is normal

UD1L322 = UD1L554Q & (UD1_AnB & WC4_q[2] # !UD1_AnB & WC8_q[2]);


--WC2_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[2] at EC4_1_Q2
WC2_q[2]_data_in = FE1L5;
WC2_q[2]_write_enable = ZD1_i930;
WC2_q[2]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[2]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[2]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[2] = MEMORY_SEGMENT(WC2_q[2]_data_in, WC2_q[2]_write_enable, WC2_q[2]_clock_0, , , , , , VCC, WC2_q[2]_write_address, WC2_q[2]_read_address);


--WC6_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[2] at EC4_1_X2
WC6_q[2]_data_in = FE2L5;
WC6_q[2]_write_enable = ZD2_i930;
WC6_q[2]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[2]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[2]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[2] = MEMORY_SEGMENT(WC6_q[2]_data_in, WC6_q[2]_write_enable, WC6_q[2]_clock_0, , , , , , VCC, WC6_q[2]_write_address, WC6_q[2]_read_address);


--UD1L422 is daq:inst_daq|mem_interface:inst_mem_interface|i1178~670 at LC5_16_K2
--operation mode is normal

UD1L422 = WC2_q[2] & (UD1_AnB # WC6_q[2]) # !WC2_q[2] & !UD1_AnB & WC6_q[2];


--UD1L522 is daq:inst_daq|mem_interface:inst_mem_interface|i1178~671 at LC1_15_K2
--operation mode is normal

UD1L522 = !UD1L454Q & (UD1L322 # UD1L032 & UD1L422);


--UD1L252 is daq:inst_daq|mem_interface:inst_mem_interface|i1211~734 at LC4_14_K2
--operation mode is normal

UD1L252 = UD1L354Q & UD1L152 # !UD1L354Q & (UD1L222 # UD1L522);


--ZD1_header_1.trigger_word[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[3] at LC6_16_Q2
--operation mode is normal

ZD1_header_1.trigger_word[3]_lut_out = AE1_HEADER_data.trigger_word[3]~reg0;
ZD1_header_1.trigger_word[3] = DFFE(ZD1_header_1.trigger_word[3]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.trigger_word[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[3] at LC3_15_Q2
--operation mode is normal

ZD1_header_0.trigger_word[3]_lut_out = AE1_HEADER_data.trigger_word[3]~reg0;
ZD1_header_0.trigger_word[3] = DFFE(ZD1_header_0.trigger_word[3]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L542 is daq:inst_daq|mem_interface:inst_mem_interface|i1210~731 at LC7_15_Q2
--operation mode is normal

UD1L542 = ZD1_header_1.trigger_word[3] & (ZD1_header_0.trigger_word[3] # ZD1_rd_ptr[0]) # !ZD1_header_1.trigger_word[3] & ZD1_header_0.trigger_word[3] & !ZD1_rd_ptr[0];


--ZD2_header_1.trigger_word[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[3] at LC7_5_Q2
--operation mode is normal

ZD2_header_1.trigger_word[3]_lut_out = AE2_HEADER_data.trigger_word[3]~reg0;
ZD2_header_1.trigger_word[3] = DFFE(ZD2_header_1.trigger_word[3]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.trigger_word[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[3] at LC3_5_Q2
--operation mode is normal

ZD2_header_0.trigger_word[3]_lut_out = AE2_HEADER_data.trigger_word[3]~reg0;
ZD2_header_0.trigger_word[3] = DFFE(ZD2_header_0.trigger_word[3]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L642 is daq:inst_daq|mem_interface:inst_mem_interface|i1210~732 at LC4_4_Q2
--operation mode is normal

UD1L642 = ZD2_header_0.trigger_word[3] & (ZD2_header_1.trigger_word[3] # !ZD2_rd_ptr[0]) # !ZD2_header_0.trigger_word[3] & ZD2_rd_ptr[0] & ZD2_header_1.trigger_word[3];


--UD1L742 is daq:inst_daq|mem_interface:inst_mem_interface|i1210~733 at LC9_4_Q2
--operation mode is normal

UD1L742 = UD1_AnB & UD1L542 # !UD1_AnB & UD1L642;


--ZD1_header_1.timestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[19] at LC2_4_Q2
--operation mode is normal

ZD1_header_1.timestamp[19]_lut_out = AE1_HEADER_data.timestamp[19]~reg0;
ZD1_header_1.timestamp[19] = DFFE(ZD1_header_1.timestamp[19]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[19] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[19] at LC5_4_Q2
--operation mode is normal

ZD1_header_0.timestamp[19]_lut_out = AE1_HEADER_data.timestamp[19]~reg0;
ZD1_header_0.timestamp[19] = DFFE(ZD1_header_0.timestamp[19]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L412 is daq:inst_daq|mem_interface:inst_mem_interface|i1177~666 at LC1_4_Q2
--operation mode is normal

UD1L412 = ZD1_header_0.timestamp[19] & (ZD1_header_1.timestamp[19] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[19] & ZD1_header_1.timestamp[19] & ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[19] at LC6_5_Q2
--operation mode is normal

ZD2_header_1.timestamp[19]_lut_out = AE2_HEADER_data.timestamp[19]~reg0;
ZD2_header_1.timestamp[19] = DFFE(ZD2_header_1.timestamp[19]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[19] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[19] at LC3_6_Q2
--operation mode is normal

ZD2_header_0.timestamp[19]_lut_out = AE2_HEADER_data.timestamp[19]~reg0;
ZD2_header_0.timestamp[19] = DFFE(ZD2_header_0.timestamp[19]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L512 is daq:inst_daq|mem_interface:inst_mem_interface|i1177~667 at LC5_5_Q2
--operation mode is normal

UD1L512 = ZD2_header_0.timestamp[19] & (ZD2_header_1.timestamp[19] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[19] & ZD2_header_1.timestamp[19] & ZD2_rd_ptr[0];


--UD1L612 is daq:inst_daq|mem_interface:inst_mem_interface|i1177~668 at LC8_4_Q2
--operation mode is normal

UD1L612 = UD1L454Q & (UD1_AnB & UD1L412 # !UD1_AnB & UD1L512);


--WC4_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[3] at EC1_1_K2
WC4_q[3]_data_in = TD1L4Q;
WC4_q[3]_write_enable = ZD1_i951;
WC4_q[3]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[3]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[3]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[3] = MEMORY_SEGMENT(WC4_q[3]_data_in, WC4_q[3]_write_enable, WC4_q[3]_clock_0, , , , , , VCC, WC4_q[3]_write_address, WC4_q[3]_read_address);


--WC8_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[3] at EC6_1_M2
WC8_q[3]_data_in = TD1L4Q;
WC8_q[3]_write_enable = ZD2_i951;
WC8_q[3]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[3]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[3]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[3] = MEMORY_SEGMENT(WC8_q[3]_data_in, WC8_q[3]_write_enable, WC8_q[3]_clock_0, , , , , , VCC, WC8_q[3]_write_address, WC8_q[3]_read_address);


--UD1L712 is daq:inst_daq|mem_interface:inst_mem_interface|i1177~669 at LC2_5_Q2
--operation mode is normal

UD1L712 = UD1L554Q & (UD1_AnB & WC4_q[3] # !UD1_AnB & WC8_q[3]);


--WC2_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[3] at EC2_1_Q2
WC2_q[3]_data_in = FE1L7;
WC2_q[3]_write_enable = ZD1_i930;
WC2_q[3]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[3]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[3]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[3] = MEMORY_SEGMENT(WC2_q[3]_data_in, WC2_q[3]_write_enable, WC2_q[3]_clock_0, , , , , , VCC, WC2_q[3]_write_address, WC2_q[3]_read_address);


--WC6_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[3] at EC2_1_X2
WC6_q[3]_data_in = FE2L7;
WC6_q[3]_write_enable = ZD2_i930;
WC6_q[3]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[3]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[3]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[3] = MEMORY_SEGMENT(WC6_q[3]_data_in, WC6_q[3]_write_enable, WC6_q[3]_clock_0, , , , , , VCC, WC6_q[3]_write_address, WC6_q[3]_read_address);


--UD1L812 is daq:inst_daq|mem_interface:inst_mem_interface|i1177~670 at LC9_5_Q2
--operation mode is normal

UD1L812 = WC2_q[3] & (UD1_AnB # WC6_q[3]) # !WC2_q[3] & !UD1_AnB & WC6_q[3];


--UD1L912 is daq:inst_daq|mem_interface:inst_mem_interface|i1177~671 at LC10_4_Q2
--operation mode is normal

UD1L912 = !UD1L454Q & (UD1L712 # UD1L812 & UD1L032);


--UD1L842 is daq:inst_daq|mem_interface:inst_mem_interface|i1210~734 at LC7_4_Q2
--operation mode is normal

UD1L842 = UD1L354Q & UD1L742 # !UD1L354Q & (UD1L612 # UD1L912);


--ZD1_header_1.trigger_word[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[4] at LC7_16_Q2
--operation mode is normal

ZD1_header_1.trigger_word[4]_lut_out = AE1_HEADER_data.trigger_word[4]~reg0;
ZD1_header_1.trigger_word[4] = DFFE(ZD1_header_1.trigger_word[4]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.trigger_word[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[4] at LC6_15_Q2
--operation mode is normal

ZD1_header_0.trigger_word[4]_lut_out = AE1_HEADER_data.trigger_word[4]~reg0;
ZD1_header_0.trigger_word[4] = DFFE(ZD1_header_0.trigger_word[4]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L043 is daq:inst_daq|mem_interface:inst_mem_interface|i1275~945 at LC8_15_Q2
--operation mode is normal

UD1L043 = ZD1_header_1.trigger_word[4] & (ZD1_header_0.trigger_word[4] # ZD1_rd_ptr[0]) # !ZD1_header_1.trigger_word[4] & ZD1_header_0.trigger_word[4] & !ZD1_rd_ptr[0];


--ZD2_header_1.trigger_word[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[4] at LC7_13_Q2
--operation mode is normal

ZD2_header_1.trigger_word[4]_lut_out = AE2_HEADER_data.trigger_word[4]~reg0;
ZD2_header_1.trigger_word[4] = DFFE(ZD2_header_1.trigger_word[4]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.trigger_word[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[4] at LC1_13_Q2
--operation mode is normal

ZD2_header_0.trigger_word[4]_lut_out = AE2_HEADER_data.trigger_word[4]~reg0;
ZD2_header_0.trigger_word[4] = DFFE(ZD2_header_0.trigger_word[4]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L143 is daq:inst_daq|mem_interface:inst_mem_interface|i1275~946 at LC5_13_Q2
--operation mode is normal

UD1L143 = ZD2_header_1.trigger_word[4] & (ZD2_rd_ptr[0] # ZD2_header_0.trigger_word[4]) # !ZD2_header_1.trigger_word[4] & !ZD2_rd_ptr[0] & ZD2_header_0.trigger_word[4];


--UD1L243 is daq:inst_daq|mem_interface:inst_mem_interface|i1275~947 at LC3_14_Q2
--operation mode is normal

UD1L243 = UD1_AnB & UD1L043 # !UD1_AnB & UD1L143;


--ZD1_header_1.timestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[20] at LC1_15_Q2
--operation mode is normal

ZD1_header_1.timestamp[20]_lut_out = AE1_HEADER_data.timestamp[20]~reg0;
ZD1_header_1.timestamp[20] = DFFE(ZD1_header_1.timestamp[20]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[20] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[20] at LC5_15_Q2
--operation mode is normal

ZD1_header_0.timestamp[20]_lut_out = AE1_HEADER_data.timestamp[20]~reg0;
ZD1_header_0.timestamp[20] = DFFE(ZD1_header_0.timestamp[20]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L802 is daq:inst_daq|mem_interface:inst_mem_interface|i1176~666 at LC2_15_Q2
--operation mode is normal

UD1L802 = ZD1_header_1.timestamp[20] & (ZD1_header_0.timestamp[20] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[20] & ZD1_header_0.timestamp[20] & !ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[20] at LC6_10_Q2
--operation mode is normal

ZD2_header_1.timestamp[20]_lut_out = AE2_HEADER_data.timestamp[20]~reg0;
ZD2_header_1.timestamp[20] = DFFE(ZD2_header_1.timestamp[20]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[20] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[20] at LC3_10_Q2
--operation mode is normal

ZD2_header_0.timestamp[20]_lut_out = AE2_HEADER_data.timestamp[20]~reg0;
ZD2_header_0.timestamp[20] = DFFE(ZD2_header_0.timestamp[20]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L902 is daq:inst_daq|mem_interface:inst_mem_interface|i1176~667 at LC5_10_Q2
--operation mode is normal

UD1L902 = ZD2_header_0.timestamp[20] & (ZD2_header_1.timestamp[20] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[20] & ZD2_header_1.timestamp[20] & ZD2_rd_ptr[0];


--UD1L012 is daq:inst_daq|mem_interface:inst_mem_interface|i1176~668 at LC1_14_Q2
--operation mode is normal

UD1L012 = UD1L454Q & (UD1_AnB & UD1L802 # !UD1_AnB & UD1L902);


--WC4_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[4] at EC3_1_K2
WC4_q[4]_data_in = TD1L5Q;
WC4_q[4]_write_enable = ZD1_i951;
WC4_q[4]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[4]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[4]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[4] = MEMORY_SEGMENT(WC4_q[4]_data_in, WC4_q[4]_write_enable, WC4_q[4]_clock_0, , , , , , VCC, WC4_q[4]_write_address, WC4_q[4]_read_address);


--WC8_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[4] at EC3_1_M2
WC8_q[4]_data_in = TD1L5Q;
WC8_q[4]_write_enable = ZD2_i951;
WC8_q[4]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[4]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[4]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[4] = MEMORY_SEGMENT(WC8_q[4]_data_in, WC8_q[4]_write_enable, WC8_q[4]_clock_0, , , , , , VCC, WC8_q[4]_write_address, WC8_q[4]_read_address);


--UD1L112 is daq:inst_daq|mem_interface:inst_mem_interface|i1176~669 at LC6_16_K2
--operation mode is normal

UD1L112 = UD1L554Q & (UD1_AnB & WC4_q[4] # !UD1_AnB & WC8_q[4]);


--WC2_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[4] at EC1_1_Q2
WC2_q[4]_data_in = FE1L9;
WC2_q[4]_write_enable = ZD1_i930;
WC2_q[4]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[4]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[4]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[4] = MEMORY_SEGMENT(WC2_q[4]_data_in, WC2_q[4]_write_enable, WC2_q[4]_clock_0, , , , , , VCC, WC2_q[4]_write_address, WC2_q[4]_read_address);


--WC6_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[4] at EC1_1_X2
WC6_q[4]_data_in = FE2L9;
WC6_q[4]_write_enable = ZD2_i930;
WC6_q[4]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[4]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[4]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[4] = MEMORY_SEGMENT(WC6_q[4]_data_in, WC6_q[4]_write_enable, WC6_q[4]_clock_0, , , , , , VCC, WC6_q[4]_write_address, WC6_q[4]_read_address);


--UD1L212 is daq:inst_daq|mem_interface:inst_mem_interface|i1176~670 at LC4_16_Q2
--operation mode is normal

UD1L212 = WC2_q[4] & (UD1_AnB # WC6_q[4]) # !WC2_q[4] & !UD1_AnB & WC6_q[4];


--UD1L312 is daq:inst_daq|mem_interface:inst_mem_interface|i1176~671 at LC4_15_Q2
--operation mode is normal

UD1L312 = !UD1L454Q & (UD1L112 # UD1L212 & UD1L032);


--UD1L343 is daq:inst_daq|mem_interface:inst_mem_interface|i1275~948 at LC7_14_Q2
--operation mode is normal

UD1L343 = UD1L354Q & UD1L243 # !UD1L354Q & (UD1L012 # UD1L312);


--ZD1_header_1.trigger_word[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[5] at LC8_15_V2
--operation mode is normal

ZD1_header_1.trigger_word[5]_lut_out = AE1_HEADER_data.trigger_word[5]~reg0;
ZD1_header_1.trigger_word[5] = DFFE(ZD1_header_1.trigger_word[5]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.trigger_word[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[5] at LC9_15_V2
--operation mode is normal

ZD1_header_0.trigger_word[5]_lut_out = AE1_HEADER_data.trigger_word[5]~reg0;
ZD1_header_0.trigger_word[5] = DFFE(ZD1_header_0.trigger_word[5]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L142 is daq:inst_daq|mem_interface:inst_mem_interface|i1208~731 at LC2_15_V2
--operation mode is normal

UD1L142 = ZD1_header_0.trigger_word[5] & (ZD1_header_1.trigger_word[5] # !ZD1_rd_ptr[0]) # !ZD1_header_0.trigger_word[5] & ZD1_rd_ptr[0] & ZD1_header_1.trigger_word[5];


--ZD2_header_1.trigger_word[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[5] at LC8_13_Q2
--operation mode is normal

ZD2_header_1.trigger_word[5]_lut_out = AE2_HEADER_data.trigger_word[5]~reg0;
ZD2_header_1.trigger_word[5] = DFFE(ZD2_header_1.trigger_word[5]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.trigger_word[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[5] at LC10_13_Q2
--operation mode is normal

ZD2_header_0.trigger_word[5]_lut_out = AE2_HEADER_data.trigger_word[5]~reg0;
ZD2_header_0.trigger_word[5] = DFFE(ZD2_header_0.trigger_word[5]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L242 is daq:inst_daq|mem_interface:inst_mem_interface|i1208~732 at LC9_12_Q2
--operation mode is normal

UD1L242 = ZD2_header_1.trigger_word[5] & (ZD2_rd_ptr[0] # ZD2_header_0.trigger_word[5]) # !ZD2_header_1.trigger_word[5] & !ZD2_rd_ptr[0] & ZD2_header_0.trigger_word[5];


--UD1L342 is daq:inst_daq|mem_interface:inst_mem_interface|i1208~733 at LC1_14_V2
--operation mode is normal

UD1L342 = UD1L142 & (UD1_AnB # UD1L242) # !UD1L142 & !UD1_AnB & UD1L242;


--ZD1_header_1.timestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[21] at LC10_15_V2
--operation mode is normal

ZD1_header_1.timestamp[21]_lut_out = AE1_HEADER_data.timestamp[21]~reg0;
ZD1_header_1.timestamp[21] = DFFE(ZD1_header_1.timestamp[21]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[21] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[21] at LC4_16_V2
--operation mode is normal

ZD1_header_0.timestamp[21]_lut_out = AE1_HEADER_data.timestamp[21]~reg0;
ZD1_header_0.timestamp[21] = DFFE(ZD1_header_0.timestamp[21]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L202 is daq:inst_daq|mem_interface:inst_mem_interface|i1175~666 at LC4_15_V2
--operation mode is normal

UD1L202 = ZD1_header_0.timestamp[21] & (ZD1_header_1.timestamp[21] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[21] & ZD1_rd_ptr[0] & ZD1_header_1.timestamp[21];


--ZD2_header_1.timestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[21] at LC1_13_V2
--operation mode is normal

ZD2_header_1.timestamp[21]_lut_out = AE2_HEADER_data.timestamp[21]~reg0;
ZD2_header_1.timestamp[21] = DFFE(ZD2_header_1.timestamp[21]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[21] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[21] at LC3_13_V2
--operation mode is normal

ZD2_header_0.timestamp[21]_lut_out = AE2_HEADER_data.timestamp[21]~reg0;
ZD2_header_0.timestamp[21] = DFFE(ZD2_header_0.timestamp[21]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L302 is daq:inst_daq|mem_interface:inst_mem_interface|i1175~667 at LC8_14_V2
--operation mode is normal

UD1L302 = ZD2_header_0.timestamp[21] & (ZD2_header_1.timestamp[21] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[21] & ZD2_header_1.timestamp[21] & ZD2_rd_ptr[0];


--UD1L402 is daq:inst_daq|mem_interface:inst_mem_interface|i1175~668 at LC7_14_V2
--operation mode is normal

UD1L402 = UD1L454Q & (UD1_AnB & UD1L202 # !UD1_AnB & UD1L302);


--WC4_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[5] at EC6_1_K2
WC4_q[5]_data_in = TD1L6Q;
WC4_q[5]_write_enable = ZD1_i951;
WC4_q[5]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[5]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[5]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[5] = MEMORY_SEGMENT(WC4_q[5]_data_in, WC4_q[5]_write_enable, WC4_q[5]_clock_0, , , , , , VCC, WC4_q[5]_write_address, WC4_q[5]_read_address);


--WC8_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[5] at EC7_1_M2
WC8_q[5]_data_in = TD1L6Q;
WC8_q[5]_write_enable = ZD2_i951;
WC8_q[5]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[5]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[5]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[5] = MEMORY_SEGMENT(WC8_q[5]_data_in, WC8_q[5]_write_enable, WC8_q[5]_clock_0, , , , , , VCC, WC8_q[5]_write_address, WC8_q[5]_read_address);


--UD1L502 is daq:inst_daq|mem_interface:inst_mem_interface|i1175~669 at LC7_16_V2
--operation mode is normal

UD1L502 = UD1L554Q & (UD1_AnB & WC4_q[5] # !UD1_AnB & WC8_q[5]);


--WC2_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[5] at EC1_1_T2
WC2_q[5]_data_in = FE1L11;
WC2_q[5]_write_enable = ZD1_i930;
WC2_q[5]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[5]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[5]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[5] = MEMORY_SEGMENT(WC2_q[5]_data_in, WC2_q[5]_write_enable, WC2_q[5]_clock_0, , , , , , VCC, WC2_q[5]_write_address, WC2_q[5]_read_address);


--WC6_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[5] at EC1_1_V2
WC6_q[5]_data_in = FE2L11;
WC6_q[5]_write_enable = ZD2_i930;
WC6_q[5]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[5]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[5]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[5] = MEMORY_SEGMENT(WC6_q[5]_data_in, WC6_q[5]_write_enable, WC6_q[5]_clock_0, , , , , , VCC, WC6_q[5]_write_address, WC6_q[5]_read_address);


--UD1L602 is daq:inst_daq|mem_interface:inst_mem_interface|i1175~670 at LC2_16_V2
--operation mode is normal

UD1L602 = WC6_q[5] & (WC2_q[5] # !UD1_AnB) # !WC6_q[5] & UD1_AnB & WC2_q[5];


--UD1L702 is daq:inst_daq|mem_interface:inst_mem_interface|i1175~671 at LC6_15_V2
--operation mode is normal

UD1L702 = !UD1L454Q & (UD1L502 # UD1L602 & UD1L032);


--UD1L442 is daq:inst_daq|mem_interface:inst_mem_interface|i1208~734 at LC9_14_V2
--operation mode is normal

UD1L442 = UD1L354Q & UD1L342 # !UD1L354Q & (UD1L402 # UD1L702);


--ZD1_header_1.trigger_word[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[6] at LC2_12_V2
--operation mode is normal

ZD1_header_1.trigger_word[6]_lut_out = AE1_HEADER_data.trigger_word[6]~reg0;
ZD1_header_1.trigger_word[6] = DFFE(ZD1_header_1.trigger_word[6]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.trigger_word[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[6] at LC3_11_V2
--operation mode is normal

ZD1_header_0.trigger_word[6]_lut_out = AE1_HEADER_data.trigger_word[6]~reg0;
ZD1_header_0.trigger_word[6] = DFFE(ZD1_header_0.trigger_word[6]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L732 is daq:inst_daq|mem_interface:inst_mem_interface|i1207~731 at LC10_11_V2
--operation mode is normal

UD1L732 = ZD1_header_1.trigger_word[6] & (ZD1_header_0.trigger_word[6] # ZD1_rd_ptr[0]) # !ZD1_header_1.trigger_word[6] & ZD1_header_0.trigger_word[6] & !ZD1_rd_ptr[0];


--ZD2_header_1.trigger_word[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[6] at LC5_13_V2
--operation mode is normal

ZD2_header_1.trigger_word[6]_lut_out = AE2_HEADER_data.trigger_word[6]~reg0;
ZD2_header_1.trigger_word[6] = DFFE(ZD2_header_1.trigger_word[6]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.trigger_word[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[6] at LC9_13_V2
--operation mode is normal

ZD2_header_0.trigger_word[6]_lut_out = AE2_HEADER_data.trigger_word[6]~reg0;
ZD2_header_0.trigger_word[6] = DFFE(ZD2_header_0.trigger_word[6]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L832 is daq:inst_daq|mem_interface:inst_mem_interface|i1207~732 at LC7_12_V2
--operation mode is normal

UD1L832 = ZD2_header_0.trigger_word[6] & (ZD2_header_1.trigger_word[6] # !ZD2_rd_ptr[0]) # !ZD2_header_0.trigger_word[6] & ZD2_rd_ptr[0] & ZD2_header_1.trigger_word[6];


--UD1L932 is daq:inst_daq|mem_interface:inst_mem_interface|i1207~733 at LC1_11_V2
--operation mode is normal

UD1L932 = UD1_AnB & UD1L732 # !UD1_AnB & UD1L832;


--ZD1_header_1.timestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[22] at LC7_15_V2
--operation mode is normal

ZD1_header_1.timestamp[22]_lut_out = AE1_HEADER_data.timestamp[22]~reg0;
ZD1_header_1.timestamp[22] = DFFE(ZD1_header_1.timestamp[22]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[22] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[22] at LC5_15_V2
--operation mode is normal

ZD1_header_0.timestamp[22]_lut_out = AE1_HEADER_data.timestamp[22]~reg0;
ZD1_header_0.timestamp[22] = DFFE(ZD1_header_0.timestamp[22]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L691 is daq:inst_daq|mem_interface:inst_mem_interface|i1174~666 at LC10_14_V2
--operation mode is normal

UD1L691 = ZD1_header_1.timestamp[22] & (ZD1_rd_ptr[0] # ZD1_header_0.timestamp[22]) # !ZD1_header_1.timestamp[22] & !ZD1_rd_ptr[0] & ZD1_header_0.timestamp[22];


--ZD2_header_1.timestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[22] at LC2_13_V2
--operation mode is normal

ZD2_header_1.timestamp[22]_lut_out = AE2_HEADER_data.timestamp[22]~reg0;
ZD2_header_1.timestamp[22] = DFFE(ZD2_header_1.timestamp[22]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[22] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[22] at LC10_13_V2
--operation mode is normal

ZD2_header_0.timestamp[22]_lut_out = AE2_HEADER_data.timestamp[22]~reg0;
ZD2_header_0.timestamp[22] = DFFE(ZD2_header_0.timestamp[22]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L791 is daq:inst_daq|mem_interface:inst_mem_interface|i1174~667 at LC10_12_V2
--operation mode is normal

UD1L791 = ZD2_header_1.timestamp[22] & (ZD2_rd_ptr[0] # ZD2_header_0.timestamp[22]) # !ZD2_header_1.timestamp[22] & !ZD2_rd_ptr[0] & ZD2_header_0.timestamp[22];


--UD1L891 is daq:inst_daq|mem_interface:inst_mem_interface|i1174~668 at LC4_12_V2
--operation mode is normal

UD1L891 = UD1L454Q & (UD1_AnB & UD1L691 # !UD1_AnB & UD1L791);


--WC4_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[6] at EC7_1_K2
WC4_q[6]_data_in = TD1L7Q;
WC4_q[6]_write_enable = ZD1_i951;
WC4_q[6]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[6]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[6]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[6] = MEMORY_SEGMENT(WC4_q[6]_data_in, WC4_q[6]_write_enable, WC4_q[6]_clock_0, , , , , , VCC, WC4_q[6]_write_address, WC4_q[6]_read_address);


--WC8_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[6] at EC5_1_M2
WC8_q[6]_data_in = TD1L7Q;
WC8_q[6]_write_enable = ZD2_i951;
WC8_q[6]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[6]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[6]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[6] = MEMORY_SEGMENT(WC8_q[6]_data_in, WC8_q[6]_write_enable, WC8_q[6]_clock_0, , , , , , VCC, WC8_q[6]_write_address, WC8_q[6]_read_address);


--UD1L991 is daq:inst_daq|mem_interface:inst_mem_interface|i1174~669 at LC6_13_V2
--operation mode is normal

UD1L991 = UD1L554Q & (UD1_AnB & WC4_q[6] # !UD1_AnB & WC8_q[6]);


--WC2_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[6] at EC2_1_T2
WC2_q[6]_data_in = FE1L31;
WC2_q[6]_write_enable = ZD1_i930;
WC2_q[6]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[6]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[6]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[6] = MEMORY_SEGMENT(WC2_q[6]_data_in, WC2_q[6]_write_enable, WC2_q[6]_clock_0, , , , , , VCC, WC2_q[6]_write_address, WC2_q[6]_read_address);


--WC6_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[6] at EC4_1_V2
WC6_q[6]_data_in = FE2L31;
WC6_q[6]_write_enable = ZD2_i930;
WC6_q[6]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[6]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[6]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[6] = MEMORY_SEGMENT(WC6_q[6]_data_in, WC6_q[6]_write_enable, WC6_q[6]_clock_0, , , , , , VCC, WC6_q[6]_write_address, WC6_q[6]_read_address);


--UD1L002 is daq:inst_daq|mem_interface:inst_mem_interface|i1174~670 at LC4_13_V2
--operation mode is normal

UD1L002 = WC6_q[6] & (WC2_q[6] # !UD1_AnB) # !WC6_q[6] & UD1_AnB & WC2_q[6];


--UD1L102 is daq:inst_daq|mem_interface:inst_mem_interface|i1174~671 at LC9_12_V2
--operation mode is normal

UD1L102 = !UD1L454Q & (UD1L991 # UD1L002 & UD1L032);


--UD1L042 is daq:inst_daq|mem_interface:inst_mem_interface|i1207~734 at LC5_11_V2
--operation mode is normal

UD1L042 = UD1L354Q & UD1L932 # !UD1L354Q & (UD1L891 # UD1L102);


--ZD1_header_1.ATWDsize[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDsize[0] at LC3_9_M2
--operation mode is normal

ZD1_header_1.ATWDsize[0]_lut_out = DE1L51Q;
ZD1_header_1.ATWDsize[0] = DFFE(ZD1_header_1.ATWDsize[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.ATWDsize[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDsize[0] at LC1_9_M2
--operation mode is normal

ZD1_header_0.ATWDsize[0]_lut_out = DE1L51Q;
ZD1_header_0.ATWDsize[0] = DFFE(ZD1_header_0.ATWDsize[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L93 is daq:inst_daq|mem_interface:inst_mem_interface|i587~203 at LC5_9_M2
--operation mode is normal

UD1L93 = ZD1_header_0.ATWDsize[0] & (ZD1_header_1.ATWDsize[0] # !ZD1_rd_ptr[0]) # !ZD1_header_0.ATWDsize[0] & ZD1_header_1.ATWDsize[0] & ZD1_rd_ptr[0];


--ZD2_header_1.ATWDsize[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDsize[0] at LC5_11_M2
--operation mode is normal

ZD2_header_1.ATWDsize[0]_lut_out = DE2L51Q;
ZD2_header_1.ATWDsize[0] = DFFE(ZD2_header_1.ATWDsize[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.ATWDsize[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDsize[0] at LC6_11_M2
--operation mode is normal

ZD2_header_0.ATWDsize[0]_lut_out = DE2L51Q;
ZD2_header_0.ATWDsize[0] = DFFE(ZD2_header_0.ATWDsize[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L04 is daq:inst_daq|mem_interface:inst_mem_interface|i587~204 at LC9_10_M2
--operation mode is normal

UD1L04 = ZD2_header_1.ATWDsize[0] & (ZD2_rd_ptr[0] # ZD2_header_0.ATWDsize[0]) # !ZD2_header_1.ATWDsize[0] & !ZD2_rd_ptr[0] & ZD2_header_0.ATWDsize[0];


--UD1L14 is daq:inst_daq|mem_interface:inst_mem_interface|i587~205 at LC10_9_M2
--operation mode is normal

UD1L14 = UD1L04 & (UD1L93 # !UD1_AnB) # !UD1L04 & UD1_AnB & UD1L93;


--ZD1_header_1.FADCavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.FADCavail at LC9_11_H2
--operation mode is normal

ZD1_header_1.FADCavail_lut_out = !AE1_eventtype[0] & !J1_DAQ_ctrl_local.DAQ_mode[1];
ZD1_header_1.FADCavail = DFFE(ZD1_header_1.FADCavail_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.FADCavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.FADCavail at LC5_12_H2
--operation mode is normal

ZD1_header_0.FADCavail_lut_out = !AE1_eventtype[0] & !J1_DAQ_ctrl_local.DAQ_mode[1];
ZD1_header_0.FADCavail = DFFE(ZD1_header_0.FADCavail_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L13 is daq:inst_daq|mem_interface:inst_mem_interface|i585~199 at LC6_11_H2
--operation mode is normal

UD1L13 = UD1_AnB & (ZD1_rd_ptr[0] & ZD1_header_1.FADCavail # !ZD1_rd_ptr[0] & ZD1_header_0.FADCavail);


--ZD2_header_1.FADCavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.FADCavail at LC7_14_M2
--operation mode is normal

ZD2_header_1.FADCavail_lut_out = !AE2_eventtype[0] & !J1_DAQ_ctrl_local.DAQ_mode[1];
ZD2_header_1.FADCavail = DFFE(ZD2_header_1.FADCavail_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.FADCavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.FADCavail at LC4_14_M2
--operation mode is normal

ZD2_header_0.FADCavail_lut_out = !AE2_eventtype[0] & !J1_DAQ_ctrl_local.DAQ_mode[1];
ZD2_header_0.FADCavail = DFFE(ZD2_header_0.FADCavail_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L23 is daq:inst_daq|mem_interface:inst_mem_interface|i585~200 at LC3_16_M2
--operation mode is normal

UD1L23 = !UD1_AnB & (ZD2_rd_ptr[0] & ZD2_header_1.FADCavail # !ZD2_rd_ptr[0] & ZD2_header_0.FADCavail);


--UD1L262 is daq:inst_daq|mem_interface:inst_mem_interface|i1238~90 at LC7_15_M2
--operation mode is normal

UD1L262 = UD1L254Q & (UD1L23 # UD1L13);


--ZD1_header_1.timestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[24] at LC8_5_M2
--operation mode is normal

ZD1_header_1.timestamp[24]_lut_out = AE1_HEADER_data.timestamp[24]~reg0;
ZD1_header_1.timestamp[24] = DFFE(ZD1_header_1.timestamp[24]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[24] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[24] at LC5_4_M2
--operation mode is normal

ZD1_header_0.timestamp[24]_lut_out = AE1_HEADER_data.timestamp[24]~reg0;
ZD1_header_0.timestamp[24] = DFFE(ZD1_header_0.timestamp[24]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L481 is daq:inst_daq|mem_interface:inst_mem_interface|i1172~666 at LC9_5_M2
--operation mode is normal

UD1L481 = ZD1_header_0.timestamp[24] & (ZD1_header_1.timestamp[24] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[24] & ZD1_header_1.timestamp[24] & ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[24] at LC10_6_M2
--operation mode is normal

ZD2_header_1.timestamp[24]_lut_out = AE2_HEADER_data.timestamp[24]~reg0;
ZD2_header_1.timestamp[24] = DFFE(ZD2_header_1.timestamp[24]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[24] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[24] at LC2_6_M2
--operation mode is normal

ZD2_header_0.timestamp[24]_lut_out = AE2_HEADER_data.timestamp[24]~reg0;
ZD2_header_0.timestamp[24] = DFFE(ZD2_header_0.timestamp[24]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L581 is daq:inst_daq|mem_interface:inst_mem_interface|i1172~667 at LC2_5_M2
--operation mode is normal

UD1L581 = ZD2_header_1.timestamp[24] & (ZD2_rd_ptr[0] # ZD2_header_0.timestamp[24]) # !ZD2_header_1.timestamp[24] & !ZD2_rd_ptr[0] & ZD2_header_0.timestamp[24];


--UD1L681 is daq:inst_daq|mem_interface:inst_mem_interface|i1172~668 at LC10_5_M2
--operation mode is normal

UD1L681 = UD1L454Q & (UD1_AnB & UD1L481 # !UD1_AnB & UD1L581);


--WC4_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[8] at EC8_1_K2
WC4_q[8]_data_in = TD1L9Q;
WC4_q[8]_write_enable = ZD1_i951;
WC4_q[8]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[8]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[8]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[8] = MEMORY_SEGMENT(WC4_q[8]_data_in, WC4_q[8]_write_enable, WC4_q[8]_clock_0, , , , , , VCC, WC4_q[8]_write_address, WC4_q[8]_read_address);


--WC8_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[8] at EC8_1_M2
WC8_q[8]_data_in = TD1L9Q;
WC8_q[8]_write_enable = ZD2_i951;
WC8_q[8]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[8]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[8]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[8] = MEMORY_SEGMENT(WC8_q[8]_data_in, WC8_q[8]_write_enable, WC8_q[8]_clock_0, , , , , , VCC, WC8_q[8]_write_address, WC8_q[8]_read_address);


--UD1L781 is daq:inst_daq|mem_interface:inst_mem_interface|i1172~669 at LC7_5_M2
--operation mode is normal

UD1L781 = UD1L554Q & (UD1_AnB & WC4_q[8] # !UD1_AnB & WC8_q[8]);


--WC2_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[8] at EC3_1_T2
WC2_q[8]_data_in = FE1L71;
WC2_q[8]_write_enable = ZD1_i930;
WC2_q[8]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[8]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[8]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[8] = MEMORY_SEGMENT(WC2_q[8]_data_in, WC2_q[8]_write_enable, WC2_q[8]_clock_0, , , , , , VCC, WC2_q[8]_write_address, WC2_q[8]_read_address);


--WC6_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[8] at EC3_1_V2
WC6_q[8]_data_in = FE2L71;
WC6_q[8]_write_enable = ZD2_i930;
WC6_q[8]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[8]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[8]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[8] = MEMORY_SEGMENT(WC6_q[8]_data_in, WC6_q[8]_write_enable, WC6_q[8]_clock_0, , , , , , VCC, WC6_q[8]_write_address, WC6_q[8]_read_address);


--UD1L881 is daq:inst_daq|mem_interface:inst_mem_interface|i1172~670 at LC6_5_M2
--operation mode is normal

UD1L881 = WC6_q[8] & (WC2_q[8] # !UD1_AnB) # !WC6_q[8] & UD1_AnB & WC2_q[8];


--UD1L981 is daq:inst_daq|mem_interface:inst_mem_interface|i1172~671 at LC3_5_M2
--operation mode is normal

UD1L981 = !UD1L454Q & (UD1L781 # UD1L032 & UD1L881);


--UD1L833 is daq:inst_daq|mem_interface:inst_mem_interface|i1271~841 at LC4_5_M2
--operation mode is normal

UD1L833 = !UD1L354Q & !UD1L254Q & (UD1L681 # UD1L981);


--UD1L933 is daq:inst_daq|mem_interface:inst_mem_interface|i1271~843 at LC1_5_M2
--operation mode is normal

UD1L933 = !UD1L354Q & !UD1L254Q;


--ZD1_header_1.timestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[25] at LC7_13_M2
--operation mode is normal

ZD1_header_1.timestamp[25]_lut_out = AE1_HEADER_data.timestamp[25]~reg0;
ZD1_header_1.timestamp[25] = DFFE(ZD1_header_1.timestamp[25]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[25] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[25] at LC9_12_M2
--operation mode is normal

ZD1_header_0.timestamp[25]_lut_out = AE1_HEADER_data.timestamp[25]~reg0;
ZD1_header_0.timestamp[25] = DFFE(ZD1_header_0.timestamp[25]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L871 is daq:inst_daq|mem_interface:inst_mem_interface|i1171~666 at LC10_12_M2
--operation mode is normal

UD1L871 = ZD1_header_1.timestamp[25] & (ZD1_header_0.timestamp[25] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[25] & ZD1_header_0.timestamp[25] & !ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[25] at LC5_6_M2
--operation mode is normal

ZD2_header_1.timestamp[25]_lut_out = AE2_HEADER_data.timestamp[25]~reg0;
ZD2_header_1.timestamp[25] = DFFE(ZD2_header_1.timestamp[25]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[25] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[25] at LC7_6_M2
--operation mode is normal

ZD2_header_0.timestamp[25]_lut_out = AE2_HEADER_data.timestamp[25]~reg0;
ZD2_header_0.timestamp[25] = DFFE(ZD2_header_0.timestamp[25]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L971 is daq:inst_daq|mem_interface:inst_mem_interface|i1171~667 at LC6_6_M2
--operation mode is normal

UD1L971 = ZD2_header_0.timestamp[25] & (ZD2_header_1.timestamp[25] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[25] & ZD2_header_1.timestamp[25] & ZD2_rd_ptr[0];


--UD1L081 is daq:inst_daq|mem_interface:inst_mem_interface|i1171~668 at LC7_12_M2
--operation mode is normal

UD1L081 = UD1L454Q & (UD1_AnB & UD1L871 # !UD1_AnB & UD1L971);


--WC4_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[9] at EC4_1_K2
WC4_q[9]_data_in = TD1L01Q;
WC4_q[9]_write_enable = ZD1_i951;
WC4_q[9]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[9]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[9]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[9] = MEMORY_SEGMENT(WC4_q[9]_data_in, WC4_q[9]_write_enable, WC4_q[9]_clock_0, , , , , , VCC, WC4_q[9]_write_address, WC4_q[9]_read_address);


--WC8_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[9] at EC2_1_M2
WC8_q[9]_data_in = TD1L01Q;
WC8_q[9]_write_enable = ZD2_i951;
WC8_q[9]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[9]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[9]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[9] = MEMORY_SEGMENT(WC8_q[9]_data_in, WC8_q[9]_write_enable, WC8_q[9]_clock_0, , , , , , VCC, WC8_q[9]_write_address, WC8_q[9]_read_address);


--UD1L181 is daq:inst_daq|mem_interface:inst_mem_interface|i1171~669 at LC5_16_M2
--operation mode is normal

UD1L181 = UD1L554Q & (UD1_AnB & WC4_q[9] # !UD1_AnB & WC8_q[9]);


--WC2_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[9] at EC4_1_T2
WC2_q[9]_data_in = FE1L91;
WC2_q[9]_write_enable = ZD1_i930;
WC2_q[9]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[9]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[9]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[9] = MEMORY_SEGMENT(WC2_q[9]_data_in, WC2_q[9]_write_enable, WC2_q[9]_clock_0, , , , , , VCC, WC2_q[9]_write_address, WC2_q[9]_read_address);


--WC6_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[9] at EC2_1_V2
WC6_q[9]_data_in = FE2L91;
WC6_q[9]_write_enable = ZD2_i930;
WC6_q[9]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[9]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[9]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[9] = MEMORY_SEGMENT(WC6_q[9]_data_in, WC6_q[9]_write_enable, WC6_q[9]_clock_0, , , , , , VCC, WC6_q[9]_write_address, WC6_q[9]_read_address);


--UD1L281 is daq:inst_daq|mem_interface:inst_mem_interface|i1171~670 at LC6_16_M2
--operation mode is normal

UD1L281 = WC6_q[9] & (WC2_q[9] # !UD1_AnB) # !WC6_q[9] & UD1_AnB & WC2_q[9];


--UD1L381 is daq:inst_daq|mem_interface:inst_mem_interface|i1171~671 at LC9_16_M2
--operation mode is normal

UD1L381 = !UD1L454Q & (UD1L181 # UD1L032 & UD1L281);


--UD1L733 is daq:inst_daq|mem_interface:inst_mem_interface|i1270~906 at LC1_15_M2
--operation mode is normal

UD1L733 = UD1L262 # UD1L933 & (UD1L081 # UD1L381);


--ZD1_header_1.ATWDsize[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDsize[1] at LC3_7_M2
--operation mode is normal

ZD1_header_1.ATWDsize[1]_lut_out = DE1L61Q;
ZD1_header_1.ATWDsize[1] = DFFE(ZD1_header_1.ATWDsize[1]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.ATWDsize[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDsize[1] at LC1_7_M2
--operation mode is normal

ZD1_header_0.ATWDsize[1]_lut_out = DE1L61Q;
ZD1_header_0.ATWDsize[1] = DFFE(ZD1_header_0.ATWDsize[1]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L43 is daq:inst_daq|mem_interface:inst_mem_interface|i586~203 at LC7_7_M2
--operation mode is normal

UD1L43 = ZD1_header_0.ATWDsize[1] & (ZD1_header_1.ATWDsize[1] # !ZD1_rd_ptr[0]) # !ZD1_header_0.ATWDsize[1] & ZD1_header_1.ATWDsize[1] & ZD1_rd_ptr[0];


--ZD2_header_1.ATWDsize[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDsize[1] at LC9_6_M2
--operation mode is normal

ZD2_header_1.ATWDsize[1]_lut_out = DE2L61Q;
ZD2_header_1.ATWDsize[1] = DFFE(ZD2_header_1.ATWDsize[1]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.ATWDsize[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDsize[1] at LC8_6_M2
--operation mode is normal

ZD2_header_0.ATWDsize[1]_lut_out = DE2L61Q;
ZD2_header_0.ATWDsize[1] = DFFE(ZD2_header_0.ATWDsize[1]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L53 is daq:inst_daq|mem_interface:inst_mem_interface|i586~204 at LC4_7_M2
--operation mode is normal

UD1L53 = ZD2_header_1.ATWDsize[1] & (ZD2_header_0.ATWDsize[1] # ZD2_rd_ptr[0]) # !ZD2_header_1.ATWDsize[1] & ZD2_header_0.ATWDsize[1] & !ZD2_rd_ptr[0];


--UD1L63 is daq:inst_daq|mem_interface:inst_mem_interface|i586~205 at LC9_8_M2
--operation mode is normal

UD1L63 = UD1L53 & (UD1L43 # !UD1_AnB) # !UD1L53 & UD1L43 & UD1_AnB;


--UD1L33 is daq:inst_daq|mem_interface:inst_mem_interface|i585~201 at LC7_16_M2
--operation mode is normal

UD1L33 = UD1L13 # UD1L23;


--ZD1_header_1.timestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[26] at LC3_2_M2
--operation mode is normal

ZD1_header_1.timestamp[26]_lut_out = AE1_HEADER_data.timestamp[26]~reg0;
ZD1_header_1.timestamp[26] = DFFE(ZD1_header_1.timestamp[26]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[26] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[26] at LC6_3_M2
--operation mode is normal

ZD1_header_0.timestamp[26]_lut_out = AE1_HEADER_data.timestamp[26]~reg0;
ZD1_header_0.timestamp[26] = DFFE(ZD1_header_0.timestamp[26]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L271 is daq:inst_daq|mem_interface:inst_mem_interface|i1170~666 at LC9_2_M2
--operation mode is normal

UD1L271 = ZD1_header_0.timestamp[26] & (ZD1_header_1.timestamp[26] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[26] & ZD1_header_1.timestamp[26] & ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[26] at LC5_14_M2
--operation mode is normal

ZD2_header_1.timestamp[26]_lut_out = AE2_HEADER_data.timestamp[26]~reg0;
ZD2_header_1.timestamp[26] = DFFE(ZD2_header_1.timestamp[26]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[26] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[26] at LC10_14_M2
--operation mode is normal

ZD2_header_0.timestamp[26]_lut_out = AE2_HEADER_data.timestamp[26]~reg0;
ZD2_header_0.timestamp[26] = DFFE(ZD2_header_0.timestamp[26]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L371 is daq:inst_daq|mem_interface:inst_mem_interface|i1170~667 at LC2_14_M2
--operation mode is normal

UD1L371 = ZD2_header_0.timestamp[26] & (ZD2_header_1.timestamp[26] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[26] & ZD2_header_1.timestamp[26] & ZD2_rd_ptr[0];


--UD1L471 is daq:inst_daq|mem_interface:inst_mem_interface|i1170~668 at LC3_14_M2
--operation mode is normal

UD1L471 = UD1L454Q & (UD1_AnB & UD1L271 # !UD1_AnB & UD1L371);


--WC4_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[10] at EC4_1_L2
WC4_q[10]_data_in = TD1L11Q;
WC4_q[10]_write_enable = ZD1_i951;
WC4_q[10]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[10]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[10]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[10] = MEMORY_SEGMENT(WC4_q[10]_data_in, WC4_q[10]_write_enable, WC4_q[10]_clock_0, , , , , , VCC, WC4_q[10]_write_address, WC4_q[10]_read_address);


--WC8_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[10] at EC6_1_I2
WC8_q[10]_data_in = TD1L11Q;
WC8_q[10]_write_enable = ZD2_i951;
WC8_q[10]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[10]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[10]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[10] = MEMORY_SEGMENT(WC8_q[10]_data_in, WC8_q[10]_write_enable, WC8_q[10]_clock_0, , , , , , VCC, WC8_q[10]_write_address, WC8_q[10]_read_address);


--UD1L571 is daq:inst_daq|mem_interface:inst_mem_interface|i1170~669 at LC8_14_M2
--operation mode is normal

UD1L571 = UD1L554Q & (UD1_AnB & WC4_q[10] # !UD1_AnB & WC8_q[10]);


--WC2_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[10] at EC3_1_B2
WC2_q[10]_data_in = ~GND;
WC2_q[10]_write_enable = ZD1_i930;
WC2_q[10]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[10]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[10]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[10] = MEMORY_SEGMENT(WC2_q[10]_data_in, WC2_q[10]_write_enable, WC2_q[10]_clock_0, , , , , , VCC, WC2_q[10]_write_address, WC2_q[10]_read_address);


--WC6_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[10] at EC3_1_A2
WC6_q[10]_data_in = ~GND;
WC6_q[10]_write_enable = ZD2_i930;
WC6_q[10]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[10]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[10]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[10] = MEMORY_SEGMENT(WC6_q[10]_data_in, WC6_q[10]_write_enable, WC6_q[10]_clock_0, , , , , , VCC, WC6_q[10]_write_address, WC6_q[10]_read_address);


--UD1L671 is daq:inst_daq|mem_interface:inst_mem_interface|i1170~670 at LC6_14_M2
--operation mode is normal

UD1L671 = WC6_q[10] & (WC2_q[10] # !UD1_AnB) # !WC6_q[10] & UD1_AnB & WC2_q[10];


--UD1L771 is daq:inst_daq|mem_interface:inst_mem_interface|i1170~671 at LC9_14_M2
--operation mode is normal

UD1L771 = !UD1L454Q & (UD1L571 # UD1L671 & UD1L032);


--UD1L633 is daq:inst_daq|mem_interface:inst_mem_interface|i1269~834 at LC1_14_M2
--operation mode is normal

UD1L633 = UD1L262 # UD1L933 & (UD1L471 # UD1L771);


--ZD1_header_1.timestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[27] at LC7_12_I2
--operation mode is normal

ZD1_header_1.timestamp[27]_lut_out = AE1_HEADER_data.timestamp[27]~reg0;
ZD1_header_1.timestamp[27] = DFFE(ZD1_header_1.timestamp[27]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[27] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[27] at LC6_12_I2
--operation mode is normal

ZD1_header_0.timestamp[27]_lut_out = AE1_HEADER_data.timestamp[27]~reg0;
ZD1_header_0.timestamp[27] = DFFE(ZD1_header_0.timestamp[27]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L661 is daq:inst_daq|mem_interface:inst_mem_interface|i1169~666 at LC3_12_I2
--operation mode is normal

UD1L661 = ZD1_header_1.timestamp[27] & (ZD1_header_0.timestamp[27] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[27] & ZD1_header_0.timestamp[27] & !ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[27] at LC1_14_I2
--operation mode is normal

ZD2_header_1.timestamp[27]_lut_out = AE2_HEADER_data.timestamp[27]~reg0;
ZD2_header_1.timestamp[27] = DFFE(ZD2_header_1.timestamp[27]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[27] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[27] at LC3_14_I2
--operation mode is normal

ZD2_header_0.timestamp[27]_lut_out = AE2_HEADER_data.timestamp[27]~reg0;
ZD2_header_0.timestamp[27] = DFFE(ZD2_header_0.timestamp[27]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L761 is daq:inst_daq|mem_interface:inst_mem_interface|i1169~667 at LC4_13_I2
--operation mode is normal

UD1L761 = ZD2_header_0.timestamp[27] & (ZD2_header_1.timestamp[27] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[27] & ZD2_rd_ptr[0] & ZD2_header_1.timestamp[27];


--UD1L861 is daq:inst_daq|mem_interface:inst_mem_interface|i1169~668 at LC6_13_I2
--operation mode is normal

UD1L861 = UD1L454Q & (UD1_AnB & UD1L661 # !UD1_AnB & UD1L761);


--WC4_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[11] at EC1_1_L2
WC4_q[11]_data_in = ~GND;
WC4_q[11]_write_enable = ZD1_i951;
WC4_q[11]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[11]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[11]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[11] = MEMORY_SEGMENT(WC4_q[11]_data_in, WC4_q[11]_write_enable, WC4_q[11]_clock_0, , , , , , VCC, WC4_q[11]_write_address, WC4_q[11]_read_address);


--WC8_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[11] at EC8_1_I2
WC8_q[11]_data_in = ~GND;
WC8_q[11]_write_enable = ZD2_i951;
WC8_q[11]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[11]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[11]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[11] = MEMORY_SEGMENT(WC8_q[11]_data_in, WC8_q[11]_write_enable, WC8_q[11]_clock_0, , , , , , VCC, WC8_q[11]_write_address, WC8_q[11]_read_address);


--UD1L961 is daq:inst_daq|mem_interface:inst_mem_interface|i1169~669 at LC5_14_I2
--operation mode is normal

UD1L961 = UD1L554Q & (UD1_AnB & WC4_q[11] # !UD1_AnB & WC8_q[11]);


--WC2_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[11] at EC4_1_B2
WC2_q[11]_data_in = ~GND;
WC2_q[11]_write_enable = ZD1_i930;
WC2_q[11]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[11]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[11]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[11] = MEMORY_SEGMENT(WC2_q[11]_data_in, WC2_q[11]_write_enable, WC2_q[11]_clock_0, , , , , , VCC, WC2_q[11]_write_address, WC2_q[11]_read_address);


--WC6_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[11] at EC4_1_A2
WC6_q[11]_data_in = ~GND;
WC6_q[11]_write_enable = ZD2_i930;
WC6_q[11]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[11]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[11]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[11] = MEMORY_SEGMENT(WC6_q[11]_data_in, WC6_q[11]_write_enable, WC6_q[11]_clock_0, , , , , , VCC, WC6_q[11]_write_address, WC6_q[11]_read_address);


--UD1L071 is daq:inst_daq|mem_interface:inst_mem_interface|i1169~670 at LC7_14_I2
--operation mode is normal

UD1L071 = WC6_q[11] & (WC2_q[11] # !UD1_AnB) # !WC6_q[11] & UD1_AnB & WC2_q[11];


--UD1L171 is daq:inst_daq|mem_interface:inst_mem_interface|i1169~671 at LC2_13_I2
--operation mode is normal

UD1L171 = !UD1L454Q & (UD1L961 # UD1L071 & UD1L032);


--UD1L533 is daq:inst_daq|mem_interface:inst_mem_interface|i1268~623 at LC10_13_I2
--operation mode is normal

UD1L533 = !UD1L254Q & !UD1L354Q & (UD1L861 # UD1L171);


--ZD1_header_1.timestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[28] at LC4_16_I2
--operation mode is normal

ZD1_header_1.timestamp[28]_lut_out = AE1_HEADER_data.timestamp[28]~reg0;
ZD1_header_1.timestamp[28] = DFFE(ZD1_header_1.timestamp[28]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[28] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[28] at LC7_16_I2
--operation mode is normal

ZD1_header_0.timestamp[28]_lut_out = AE1_HEADER_data.timestamp[28]~reg0;
ZD1_header_0.timestamp[28] = DFFE(ZD1_header_0.timestamp[28]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L061 is daq:inst_daq|mem_interface:inst_mem_interface|i1168~666 at LC8_16_I2
--operation mode is normal

UD1L061 = ZD1_header_0.timestamp[28] & (ZD1_header_1.timestamp[28] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[28] & ZD1_rd_ptr[0] & ZD1_header_1.timestamp[28];


--ZD2_header_1.timestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[28] at LC9_14_I2
--operation mode is normal

ZD2_header_1.timestamp[28]_lut_out = AE2_HEADER_data.timestamp[28]~reg0;
ZD2_header_1.timestamp[28] = DFFE(ZD2_header_1.timestamp[28]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[28] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[28] at LC2_15_I2
--operation mode is normal

ZD2_header_0.timestamp[28]_lut_out = AE2_HEADER_data.timestamp[28]~reg0;
ZD2_header_0.timestamp[28] = DFFE(ZD2_header_0.timestamp[28]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L161 is daq:inst_daq|mem_interface:inst_mem_interface|i1168~667 at LC10_14_I2
--operation mode is normal

UD1L161 = ZD2_header_1.timestamp[28] & (ZD2_rd_ptr[0] # ZD2_header_0.timestamp[28]) # !ZD2_header_1.timestamp[28] & !ZD2_rd_ptr[0] & ZD2_header_0.timestamp[28];


--UD1L261 is daq:inst_daq|mem_interface:inst_mem_interface|i1168~668 at LC3_15_I2
--operation mode is normal

UD1L261 = UD1L454Q & (UD1_AnB & UD1L061 # !UD1_AnB & UD1L161);


--WC4_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[12] at EC5_1_L2
WC4_q[12]_data_in = ~GND;
WC4_q[12]_write_enable = ZD1_i951;
WC4_q[12]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[12]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[12]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[12] = MEMORY_SEGMENT(WC4_q[12]_data_in, WC4_q[12]_write_enable, WC4_q[12]_clock_0, , , , , , VCC, WC4_q[12]_write_address, WC4_q[12]_read_address);


--WC8_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[12] at EC1_1_I2
WC8_q[12]_data_in = ~GND;
WC8_q[12]_write_enable = ZD2_i951;
WC8_q[12]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[12]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[12]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[12] = MEMORY_SEGMENT(WC8_q[12]_data_in, WC8_q[12]_write_enable, WC8_q[12]_clock_0, , , , , , VCC, WC8_q[12]_write_address, WC8_q[12]_read_address);


--UD1L361 is daq:inst_daq|mem_interface:inst_mem_interface|i1168~669 at LC1_16_I2
--operation mode is normal

UD1L361 = UD1L554Q & (UD1_AnB & WC4_q[12] # !UD1_AnB & WC8_q[12]);


--WC2_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[12] at EC1_1_B2
WC2_q[12]_data_in = ~GND;
WC2_q[12]_write_enable = ZD1_i930;
WC2_q[12]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[12]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[12]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[12] = MEMORY_SEGMENT(WC2_q[12]_data_in, WC2_q[12]_write_enable, WC2_q[12]_clock_0, , , , , , VCC, WC2_q[12]_write_address, WC2_q[12]_read_address);


--WC6_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[12] at EC1_1_A2
WC6_q[12]_data_in = ~GND;
WC6_q[12]_write_enable = ZD2_i930;
WC6_q[12]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[12]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[12]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[12] = MEMORY_SEGMENT(WC6_q[12]_data_in, WC6_q[12]_write_enable, WC6_q[12]_clock_0, , , , , , VCC, WC6_q[12]_write_address, WC6_q[12]_read_address);


--UD1L461 is daq:inst_daq|mem_interface:inst_mem_interface|i1168~670 at LC5_15_I2
--operation mode is normal

UD1L461 = UD1_AnB & WC2_q[12] # !UD1_AnB & WC6_q[12];


--UD1L561 is daq:inst_daq|mem_interface:inst_mem_interface|i1168~671 at LC10_15_I2
--operation mode is normal

UD1L561 = !UD1L454Q & (UD1L361 # UD1L032 & UD1L461);


--UD1L433 is daq:inst_daq|mem_interface:inst_mem_interface|i1267~623 at LC7_15_I2
--operation mode is normal

UD1L433 = !UD1L354Q & !UD1L254Q & (UD1L261 # UD1L561);


--ZD1_header_1.timestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[29] at LC10_16_I2
--operation mode is normal

ZD1_header_1.timestamp[29]_lut_out = AE1_HEADER_data.timestamp[29]~reg0;
ZD1_header_1.timestamp[29] = DFFE(ZD1_header_1.timestamp[29]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[29] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[29] at LC5_16_I2
--operation mode is normal

ZD1_header_0.timestamp[29]_lut_out = AE1_HEADER_data.timestamp[29]~reg0;
ZD1_header_0.timestamp[29] = DFFE(ZD1_header_0.timestamp[29]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L451 is daq:inst_daq|mem_interface:inst_mem_interface|i1167~666 at LC3_16_I2
--operation mode is normal

UD1L451 = ZD1_header_0.timestamp[29] & (ZD1_header_1.timestamp[29] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[29] & ZD1_rd_ptr[0] & ZD1_header_1.timestamp[29];


--ZD2_header_1.timestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[29] at LC2_14_I2
--operation mode is normal

ZD2_header_1.timestamp[29]_lut_out = AE2_HEADER_data.timestamp[29]~reg0;
ZD2_header_1.timestamp[29] = DFFE(ZD2_header_1.timestamp[29]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[29] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[29] at LC8_14_I2
--operation mode is normal

ZD2_header_0.timestamp[29]_lut_out = AE2_HEADER_data.timestamp[29]~reg0;
ZD2_header_0.timestamp[29] = DFFE(ZD2_header_0.timestamp[29]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L551 is daq:inst_daq|mem_interface:inst_mem_interface|i1167~667 at LC8_13_I2
--operation mode is normal

UD1L551 = ZD2_header_0.timestamp[29] & (ZD2_header_1.timestamp[29] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[29] & ZD2_rd_ptr[0] & ZD2_header_1.timestamp[29];


--UD1L651 is daq:inst_daq|mem_interface:inst_mem_interface|i1167~668 at LC8_15_I2
--operation mode is normal

UD1L651 = UD1L454Q & (UD1_AnB & UD1L451 # !UD1_AnB & UD1L551);


--WC4_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[13] at EC8_1_L2
WC4_q[13]_data_in = ~GND;
WC4_q[13]_write_enable = ZD1_i951;
WC4_q[13]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[13]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[13]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[13] = MEMORY_SEGMENT(WC4_q[13]_data_in, WC4_q[13]_write_enable, WC4_q[13]_clock_0, , , , , , VCC, WC4_q[13]_write_address, WC4_q[13]_read_address);


--WC8_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[13] at EC3_1_I2
WC8_q[13]_data_in = ~GND;
WC8_q[13]_write_enable = ZD2_i951;
WC8_q[13]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[13]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[13]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[13] = MEMORY_SEGMENT(WC8_q[13]_data_in, WC8_q[13]_write_enable, WC8_q[13]_clock_0, , , , , , VCC, WC8_q[13]_write_address, WC8_q[13]_read_address);


--UD1L751 is daq:inst_daq|mem_interface:inst_mem_interface|i1167~669 at LC9_16_I2
--operation mode is normal

UD1L751 = UD1L554Q & (UD1_AnB & WC4_q[13] # !UD1_AnB & WC8_q[13]);


--WC2_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[13] at EC3_1_Q2
WC2_q[13]_data_in = ~GND;
WC2_q[13]_write_enable = ZD1_i930;
WC2_q[13]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[13]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[13]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[13] = MEMORY_SEGMENT(WC2_q[13]_data_in, WC2_q[13]_write_enable, WC2_q[13]_clock_0, , , , , , VCC, WC2_q[13]_write_address, WC2_q[13]_read_address);


--WC6_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[13] at EC3_1_X2
WC6_q[13]_data_in = ~GND;
WC6_q[13]_write_enable = ZD2_i930;
WC6_q[13]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[13]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[13]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[13] = MEMORY_SEGMENT(WC6_q[13]_data_in, WC6_q[13]_write_enable, WC6_q[13]_clock_0, , , , , , VCC, WC6_q[13]_write_address, WC6_q[13]_read_address);


--UD1L851 is daq:inst_daq|mem_interface:inst_mem_interface|i1167~670 at LC2_16_I2
--operation mode is normal

UD1L851 = WC2_q[13] & (UD1_AnB # WC6_q[13]) # !WC2_q[13] & !UD1_AnB & WC6_q[13];


--UD1L951 is daq:inst_daq|mem_interface:inst_mem_interface|i1167~671 at LC6_15_I2
--operation mode is normal

UD1L951 = !UD1L454Q & (UD1L751 # UD1L032 & UD1L851);


--UD1L333 is daq:inst_daq|mem_interface:inst_mem_interface|i1266~623 at LC4_15_I2
--operation mode is normal

UD1L333 = !UD1L354Q & !UD1L254Q & (UD1L651 # UD1L951);


--ZD1_header_1.timestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[30] at LC1_14_L2
--operation mode is normal

ZD1_header_1.timestamp[30]_lut_out = AE1_HEADER_data.timestamp[30]~reg0;
ZD1_header_1.timestamp[30] = DFFE(ZD1_header_1.timestamp[30]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[30] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[30] at LC6_14_L2
--operation mode is normal

ZD1_header_0.timestamp[30]_lut_out = AE1_HEADER_data.timestamp[30]~reg0;
ZD1_header_0.timestamp[30] = DFFE(ZD1_header_0.timestamp[30]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L841 is daq:inst_daq|mem_interface:inst_mem_interface|i1166~666 at LC5_14_L2
--operation mode is normal

UD1L841 = ZD1_header_1.timestamp[30] & (ZD1_header_0.timestamp[30] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[30] & ZD1_header_0.timestamp[30] & !ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[30] at LC3_16_L2
--operation mode is normal

ZD2_header_1.timestamp[30]_lut_out = AE2_HEADER_data.timestamp[30]~reg0;
ZD2_header_1.timestamp[30] = DFFE(ZD2_header_1.timestamp[30]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[30] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[30] at LC10_16_L2
--operation mode is normal

ZD2_header_0.timestamp[30]_lut_out = AE2_HEADER_data.timestamp[30]~reg0;
ZD2_header_0.timestamp[30] = DFFE(ZD2_header_0.timestamp[30]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L941 is daq:inst_daq|mem_interface:inst_mem_interface|i1166~667 at LC10_15_L2
--operation mode is normal

UD1L941 = ZD2_header_0.timestamp[30] & (ZD2_header_1.timestamp[30] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[30] & ZD2_rd_ptr[0] & ZD2_header_1.timestamp[30];


--UD1L051 is daq:inst_daq|mem_interface:inst_mem_interface|i1166~668 at LC3_15_L2
--operation mode is normal

UD1L051 = UD1L454Q & (UD1_AnB & UD1L841 # !UD1_AnB & UD1L941);


--WC4_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[14] at EC7_1_L2
WC4_q[14]_data_in = ~GND;
WC4_q[14]_write_enable = ZD1_i951;
WC4_q[14]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[14]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[14]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[14] = MEMORY_SEGMENT(WC4_q[14]_data_in, WC4_q[14]_write_enable, WC4_q[14]_clock_0, , , , , , VCC, WC4_q[14]_write_address, WC4_q[14]_read_address);


--WC8_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[14] at EC7_1_I2
WC8_q[14]_data_in = ~GND;
WC8_q[14]_write_enable = ZD2_i951;
WC8_q[14]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[14]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[14]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[14] = MEMORY_SEGMENT(WC8_q[14]_data_in, WC8_q[14]_write_enable, WC8_q[14]_clock_0, , , , , , VCC, WC8_q[14]_write_address, WC8_q[14]_read_address);


--UD1L151 is daq:inst_daq|mem_interface:inst_mem_interface|i1166~669 at LC4_16_L2
--operation mode is normal

UD1L151 = UD1L554Q & (UD1_AnB & WC4_q[14] # !UD1_AnB & WC8_q[14]);


--WC2_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[14] at EC2_1_B2
WC2_q[14]_data_in = ~GND;
WC2_q[14]_write_enable = ZD1_i930;
WC2_q[14]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[14]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[14]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[14] = MEMORY_SEGMENT(WC2_q[14]_data_in, WC2_q[14]_write_enable, WC2_q[14]_clock_0, , , , , , VCC, WC2_q[14]_write_address, WC2_q[14]_read_address);


--WC6_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[14] at EC2_1_A2
WC6_q[14]_data_in = ~GND;
WC6_q[14]_write_enable = ZD2_i930;
WC6_q[14]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[14]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[14]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[14] = MEMORY_SEGMENT(WC6_q[14]_data_in, WC6_q[14]_write_enable, WC6_q[14]_clock_0, , , , , , VCC, WC6_q[14]_write_address, WC6_q[14]_read_address);


--UD1L251 is daq:inst_daq|mem_interface:inst_mem_interface|i1166~670 at LC6_16_L2
--operation mode is normal

UD1L251 = WC6_q[14] & (WC2_q[14] # !UD1_AnB) # !WC6_q[14] & UD1_AnB & WC2_q[14];


--UD1L351 is daq:inst_daq|mem_interface:inst_mem_interface|i1166~671 at LC5_15_L2
--operation mode is normal

UD1L351 = !UD1L454Q & (UD1L151 # UD1L251 & UD1L032);


--UD1L233 is daq:inst_daq|mem_interface:inst_mem_interface|i1265~623 at LC2_15_L2
--operation mode is normal

UD1L233 = !UD1L254Q & !UD1L354Q & (UD1L051 # UD1L351);


--ZD1_header_1.timestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[31] at LC3_5_L2
--operation mode is normal

ZD1_header_1.timestamp[31]_lut_out = AE1_HEADER_data.timestamp[31]~reg0;
ZD1_header_1.timestamp[31] = DFFE(ZD1_header_1.timestamp[31]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[31] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[31] at LC1_4_L2
--operation mode is normal

ZD1_header_0.timestamp[31]_lut_out = AE1_HEADER_data.timestamp[31]~reg0;
ZD1_header_0.timestamp[31] = DFFE(ZD1_header_0.timestamp[31]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L241 is daq:inst_daq|mem_interface:inst_mem_interface|i1165~666 at LC5_4_L2
--operation mode is normal

UD1L241 = ZD1_header_1.timestamp[31] & (ZD1_header_0.timestamp[31] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[31] & ZD1_header_0.timestamp[31] & !ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[31] at LC5_13_G2
--operation mode is normal

ZD2_header_1.timestamp[31]_lut_out = AE2_HEADER_data.timestamp[31]~reg0;
ZD2_header_1.timestamp[31] = DFFE(ZD2_header_1.timestamp[31]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[31] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[31] at LC8_13_G2
--operation mode is normal

ZD2_header_0.timestamp[31]_lut_out = AE2_HEADER_data.timestamp[31]~reg0;
ZD2_header_0.timestamp[31] = DFFE(ZD2_header_0.timestamp[31]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L341 is daq:inst_daq|mem_interface:inst_mem_interface|i1165~667 at LC7_12_G2
--operation mode is normal

UD1L341 = ZD2_header_0.timestamp[31] & (ZD2_header_1.timestamp[31] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[31] & ZD2_rd_ptr[0] & ZD2_header_1.timestamp[31];


--UD1L441 is daq:inst_daq|mem_interface:inst_mem_interface|i1165~668 at LC6_15_L2
--operation mode is normal

UD1L441 = UD1L454Q & (UD1_AnB & UD1L241 # !UD1_AnB & UD1L341);


--WC4_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[15] at EC3_1_L2
WC4_q[15]_data_in = ~GND;
WC4_q[15]_write_enable = ZD1_i951;
WC4_q[15]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[15]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[15]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[15] = MEMORY_SEGMENT(WC4_q[15]_data_in, WC4_q[15]_write_enable, WC4_q[15]_clock_0, , , , , , VCC, WC4_q[15]_write_address, WC4_q[15]_read_address);


--WC8_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[15] at EC5_1_I2
WC8_q[15]_data_in = ~GND;
WC8_q[15]_write_enable = ZD2_i951;
WC8_q[15]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[15]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[15]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[15] = MEMORY_SEGMENT(WC8_q[15]_data_in, WC8_q[15]_write_enable, WC8_q[15]_clock_0, , , , , , VCC, WC8_q[15]_write_address, WC8_q[15]_read_address);


--UD1L541 is daq:inst_daq|mem_interface:inst_mem_interface|i1165~669 at LC1_16_L2
--operation mode is normal

UD1L541 = UD1L554Q & (UD1_AnB & WC4_q[15] # !UD1_AnB & WC8_q[15]);


--WC2_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[15] at EC4_1_R2
WC2_q[15]_data_in = ~GND;
WC2_q[15]_write_enable = ZD1_i930;
WC2_q[15]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[15]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[15]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[15] = MEMORY_SEGMENT(WC2_q[15]_data_in, WC2_q[15]_write_enable, WC2_q[15]_clock_0, , , , , , VCC, WC2_q[15]_write_address, WC2_q[15]_read_address);


--WC6_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[15] at EC2_1_P2
WC6_q[15]_data_in = ~GND;
WC6_q[15]_write_enable = ZD2_i930;
WC6_q[15]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[15]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[15]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[15] = MEMORY_SEGMENT(WC6_q[15]_data_in, WC6_q[15]_write_enable, WC6_q[15]_clock_0, , , , , , VCC, WC6_q[15]_write_address, WC6_q[15]_read_address);


--UD1L641 is daq:inst_daq|mem_interface:inst_mem_interface|i1165~670 at LC5_16_P2
--operation mode is normal

UD1L641 = WC6_q[15] & (WC2_q[15] # !UD1_AnB) # !WC6_q[15] & UD1_AnB & WC2_q[15];


--UD1L741 is daq:inst_daq|mem_interface:inst_mem_interface|i1165~671 at LC4_15_L2
--operation mode is normal

UD1L741 = !UD1L454Q & (UD1L541 # UD1L032 & UD1L641);


--UD1L133 is daq:inst_daq|mem_interface:inst_mem_interface|i1264~623 at LC8_15_L2
--operation mode is normal

UD1L133 = !UD1L254Q & !UD1L354Q & (UD1L441 # UD1L741);


--ZD1_header_1.eventtype[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.eventtype[0] at LC4_11_H2
--operation mode is normal

ZD1_header_1.eventtype[0]_lut_out = !AE1_eventtype[0];
ZD1_header_1.eventtype[0] = DFFE(ZD1_header_1.eventtype[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.eventtype[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.eventtype[0] at LC3_11_H2
--operation mode is normal

ZD1_header_0.eventtype[0]_lut_out = !AE1_eventtype[0];
ZD1_header_0.eventtype[0] = DFFE(ZD1_header_0.eventtype[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L323 is daq:inst_daq|mem_interface:inst_mem_interface|i1263~1614 at LC10_11_H2
--operation mode is normal

UD1L323 = ZD1_header_0.eventtype[0] & (ZD1_header_1.eventtype[0] # !ZD1_rd_ptr[0]) # !ZD1_header_0.eventtype[0] & ZD1_rd_ptr[0] & ZD1_header_1.eventtype[0];


--ZD2_header_1.eventtype[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.eventtype[0] at LC10_13_G2
--operation mode is normal

ZD2_header_1.eventtype[0]_lut_out = !AE2_eventtype[0];
ZD2_header_1.eventtype[0] = DFFE(ZD2_header_1.eventtype[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.eventtype[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.eventtype[0] at LC7_13_G2
--operation mode is normal

ZD2_header_0.eventtype[0]_lut_out = !AE2_eventtype[0];
ZD2_header_0.eventtype[0] = DFFE(ZD2_header_0.eventtype[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L423 is daq:inst_daq|mem_interface:inst_mem_interface|i1263~1615 at LC5_12_G2
--operation mode is normal

UD1L423 = ZD2_header_0.eventtype[0] & (ZD2_header_1.eventtype[0] # !ZD2_rd_ptr[0]) # !ZD2_header_0.eventtype[0] & ZD2_rd_ptr[0] & ZD2_header_1.eventtype[0];


--UD1L523 is daq:inst_daq|mem_interface:inst_mem_interface|i1263~1616 at LC7_11_H2
--operation mode is normal

UD1L523 = UD1L323 & (UD1_AnB # UD1L423) # !UD1L323 & !UD1_AnB & UD1L423;


--ZD1_header_1.ATWDavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.ATWDavail at LC5_8_M2
--operation mode is normal

ZD1_header_1.ATWDavail_lut_out = !J1_DAQ_ctrl_local.DAQ_mode[0] & !J1_DAQ_ctrl_local.DAQ_mode[1] & !AE1_eventtype[0];
ZD1_header_1.ATWDavail = DFFE(ZD1_header_1.ATWDavail_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.ATWDavail is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.ATWDavail at LC1_8_M2
--operation mode is normal

ZD1_header_0.ATWDavail_lut_out = !J1_DAQ_ctrl_local.DAQ_mode[0] & !J1_DAQ_ctrl_local.DAQ_mode[1] & !AE1_eventtype[0];
ZD1_header_0.ATWDavail = DFFE(ZD1_header_0.ATWDavail_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L82 is daq:inst_daq|mem_interface:inst_mem_interface|i584~205 at LC2_8_M2
--operation mode is normal

UD1L82 = ZD1_header_0.ATWDavail & (ZD1_header_1.ATWDavail # !ZD1_rd_ptr[0]) # !ZD1_header_0.ATWDavail & ZD1_header_1.ATWDavail & ZD1_rd_ptr[0];


--ZD2_header_1.ATWDavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.ATWDavail at LC2_11_M2
--operation mode is normal

ZD2_header_1.ATWDavail_lut_out = !J1_DAQ_ctrl_local.DAQ_mode[0] & !J1_DAQ_ctrl_local.DAQ_mode[1] & !AE2_eventtype[0];
ZD2_header_1.ATWDavail = DFFE(ZD2_header_1.ATWDavail_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.ATWDavail is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.ATWDavail at LC9_11_M2
--operation mode is normal

ZD2_header_0.ATWDavail_lut_out = !J1_DAQ_ctrl_local.DAQ_mode[0] & !J1_DAQ_ctrl_local.DAQ_mode[1] & !AE2_eventtype[0];
ZD2_header_0.ATWDavail = DFFE(ZD2_header_0.ATWDavail_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L92 is daq:inst_daq|mem_interface:inst_mem_interface|i584~206 at LC6_10_M2
--operation mode is normal

UD1L92 = ZD2_header_1.ATWDavail & (ZD2_rd_ptr[0] # ZD2_header_0.ATWDavail) # !ZD2_header_1.ATWDavail & !ZD2_rd_ptr[0] & ZD2_header_0.ATWDavail;


--UD1L752 is daq:inst_daq|mem_interface:inst_mem_interface|i1218~260 at LC9_7_M2
--operation mode is normal

UD1L752 = UD1L254Q & (UD1_AnB & UD1L82 # !UD1_AnB & UD1L92);

--UD1L062 is daq:inst_daq|mem_interface:inst_mem_interface|i1218~264 at LC9_7_M2
--operation mode is normal

UD1L062 = UD1L254Q & (UD1_AnB & UD1L82 # !UD1_AnB & UD1L92);


--ZD1_header_1.timestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[0] at LC2_9_H2
--operation mode is normal

ZD1_header_1.timestamp[0]_lut_out = AE1_HEADER_data.timestamp[0]~reg0;
ZD1_header_1.timestamp[0] = DFFE(ZD1_header_1.timestamp[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[0] at LC1_9_H2
--operation mode is normal

ZD1_header_0.timestamp[0]_lut_out = AE1_HEADER_data.timestamp[0]~reg0;
ZD1_header_0.timestamp[0] = DFFE(ZD1_header_0.timestamp[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L623 is daq:inst_daq|mem_interface:inst_mem_interface|i1263~1617 at LC9_9_H2
--operation mode is normal

UD1L623 = ZD1_header_1.timestamp[0] & (ZD1_rd_ptr[0] # ZD1_header_0.timestamp[0]) # !ZD1_header_1.timestamp[0] & !ZD1_rd_ptr[0] & ZD1_header_0.timestamp[0];


--ZD2_header_1.timestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[0] at LC3_2_F2
--operation mode is normal

ZD2_header_1.timestamp[0]_lut_out = AE2_HEADER_data.timestamp[0]~reg0;
ZD2_header_1.timestamp[0] = DFFE(ZD2_header_1.timestamp[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[0] at LC6_2_F2
--operation mode is normal

ZD2_header_0.timestamp[0]_lut_out = AE2_HEADER_data.timestamp[0]~reg0;
ZD2_header_0.timestamp[0] = DFFE(ZD2_header_0.timestamp[0]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L723 is daq:inst_daq|mem_interface:inst_mem_interface|i1263~1618 at LC7_2_F2
--operation mode is normal

UD1L723 = ZD2_header_0.timestamp[0] & (ZD2_header_1.timestamp[0] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[0] & ZD2_header_1.timestamp[0] & ZD2_rd_ptr[0];


--UD1L823 is daq:inst_daq|mem_interface:inst_mem_interface|i1263~1619 at LC3_10_H2
--operation mode is normal

UD1L823 = UD1_AnB & UD1L623 # !UD1_AnB & UD1L723;


--ZD1_header_1.timestamp[32] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[32] at LC2_11_H2
--operation mode is normal

ZD1_header_1.timestamp[32]_lut_out = AE1_HEADER_data.timestamp[32]~reg0;
ZD1_header_1.timestamp[32] = DFFE(ZD1_header_1.timestamp[32]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[32] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[32] at LC4_10_H2
--operation mode is normal

ZD1_header_0.timestamp[32]_lut_out = AE1_HEADER_data.timestamp[32]~reg0;
ZD1_header_0.timestamp[32] = DFFE(ZD1_header_0.timestamp[32]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L631 is daq:inst_daq|mem_interface:inst_mem_interface|i1164~666 at LC8_10_H2
--operation mode is normal

UD1L631 = ZD1_header_1.timestamp[32] & (ZD1_header_0.timestamp[32] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[32] & ZD1_header_0.timestamp[32] & !ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[32] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[32] at LC6_12_K2
--operation mode is normal

ZD2_header_1.timestamp[32]_lut_out = AE2_HEADER_data.timestamp[32]~reg0;
ZD2_header_1.timestamp[32] = DFFE(ZD2_header_1.timestamp[32]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[32] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[32] at LC1_12_K2
--operation mode is normal

ZD2_header_0.timestamp[32]_lut_out = AE2_HEADER_data.timestamp[32]~reg0;
ZD2_header_0.timestamp[32] = DFFE(ZD2_header_0.timestamp[32]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L731 is daq:inst_daq|mem_interface:inst_mem_interface|i1164~667 at LC2_11_K2
--operation mode is normal

UD1L731 = ZD2_header_1.timestamp[32] & (ZD2_rd_ptr[0] # ZD2_header_0.timestamp[32]) # !ZD2_header_1.timestamp[32] & !ZD2_rd_ptr[0] & ZD2_header_0.timestamp[32];


--UD1L831 is daq:inst_daq|mem_interface:inst_mem_interface|i1164~668 at LC7_10_H2
--operation mode is normal

UD1L831 = UD1L454Q & (UD1_AnB & UD1L631 # !UD1_AnB & UD1L731);


--WC5_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[0] at EC3_1_H2
WC5_q[0]_data_in = TD1L1Q;
WC5_q[0]_write_enable = ZD1L821;
WC5_q[0]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[0]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[0]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[0] = MEMORY_SEGMENT(WC5_q[0]_data_in, WC5_q[0]_write_enable, WC5_q[0]_clock_0, , , , , , VCC, WC5_q[0]_write_address, WC5_q[0]_read_address);


--WC9_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[0] at EC3_1_F2
WC9_q[0]_data_in = TD1L1Q;
WC9_q[0]_write_enable = ZD2L821;
WC9_q[0]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[0]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[0]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[0] = MEMORY_SEGMENT(WC9_q[0]_data_in, WC9_q[0]_write_enable, WC9_q[0]_clock_0, , , , , , VCC, WC9_q[0]_write_address, WC9_q[0]_read_address);


--UD1L931 is daq:inst_daq|mem_interface:inst_mem_interface|i1164~669 at LC1_11_H2
--operation mode is normal

UD1L931 = UD1L554Q & (UD1_AnB & WC5_q[0] # !UD1_AnB & WC9_q[0]);


--WC3_q[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[0] at EC3_1_N2
WC3_q[0]_data_in = FE1L1;
WC3_q[0]_write_enable = ZD1_i932;
WC3_q[0]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[0]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[0]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[0] = MEMORY_SEGMENT(WC3_q[0]_data_in, WC3_q[0]_write_enable, WC3_q[0]_clock_0, , , , , , VCC, WC3_q[0]_write_address, WC3_q[0]_read_address);


--WC7_q[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[0] at EC3_1_W2
WC7_q[0]_data_in = FE2L1;
WC7_q[0]_write_enable = ZD2_i932;
WC7_q[0]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[0]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[0]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[0] = MEMORY_SEGMENT(WC7_q[0]_data_in, WC7_q[0]_write_enable, WC7_q[0]_clock_0, , , , , , VCC, WC7_q[0]_write_address, WC7_q[0]_read_address);


--UD1L041 is daq:inst_daq|mem_interface:inst_mem_interface|i1164~670 at LC5_11_H2
--operation mode is normal

UD1L041 = WC3_q[0] & (UD1_AnB # WC7_q[0]) # !WC3_q[0] & !UD1_AnB & WC7_q[0];


--UD1L141 is daq:inst_daq|mem_interface:inst_mem_interface|i1164~671 at LC6_10_H2
--operation mode is normal

UD1L141 = !UD1L454Q & (UD1L931 # UD1L032 & UD1L041);


--UD1L923 is daq:inst_daq|mem_interface:inst_mem_interface|i1263~1620 at LC10_10_H2
--operation mode is normal

UD1L923 = UD1L354Q & UD1L823 # !UD1L354Q & (UD1L831 # UD1L141);


--UD1L033 is daq:inst_daq|mem_interface:inst_mem_interface|i1263~1621 at LC9_10_H2
--operation mode is normal

UD1L033 = !UD1L254Q & UD1L923;


--UD1L03 is daq:inst_daq|mem_interface:inst_mem_interface|i584~207 at LC7_9_M2
--operation mode is normal

UD1L03 = UD1_AnB & UD1L82 # !UD1_AnB & UD1L92;


--ZD1_header_1.timestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[1] at LC1_13_D2
--operation mode is normal

ZD1_header_1.timestamp[1]_lut_out = AE1_HEADER_data.timestamp[1]~reg0;
ZD1_header_1.timestamp[1] = DFFE(ZD1_header_1.timestamp[1]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[1] at LC7_13_D2
--operation mode is normal

ZD1_header_0.timestamp[1]_lut_out = AE1_HEADER_data.timestamp[1]~reg0;
ZD1_header_0.timestamp[1] = DFFE(ZD1_header_0.timestamp[1]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L913 is daq:inst_daq|mem_interface:inst_mem_interface|i1262~1405 at LC3_13_D2
--operation mode is normal

UD1L913 = ZD1_header_1.timestamp[1] & (ZD1_rd_ptr[0] # ZD1_header_0.timestamp[1]) # !ZD1_header_1.timestamp[1] & !ZD1_rd_ptr[0] & ZD1_header_0.timestamp[1];


--ZD2_header_1.timestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[1] at LC3_14_D2
--operation mode is normal

ZD2_header_1.timestamp[1]_lut_out = AE2_HEADER_data.timestamp[1]~reg0;
ZD2_header_1.timestamp[1] = DFFE(ZD2_header_1.timestamp[1]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[1] at LC2_14_D2
--operation mode is normal

ZD2_header_0.timestamp[1]_lut_out = AE2_HEADER_data.timestamp[1]~reg0;
ZD2_header_0.timestamp[1] = DFFE(ZD2_header_0.timestamp[1]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L023 is daq:inst_daq|mem_interface:inst_mem_interface|i1262~1406 at LC10_14_D2
--operation mode is normal

UD1L023 = ZD2_header_0.timestamp[1] & (ZD2_header_1.timestamp[1] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[1] & ZD2_rd_ptr[0] & ZD2_header_1.timestamp[1];


--UD1L123 is daq:inst_daq|mem_interface:inst_mem_interface|i1262~1407 at LC4_13_D2
--operation mode is normal

UD1L123 = UD1_AnB & UD1L913 # !UD1_AnB & UD1L023;


--ZD1_header_1.timestamp[33] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[33] at LC6_13_D2
--operation mode is normal

ZD1_header_1.timestamp[33]_lut_out = AE1_HEADER_data.timestamp[33]~reg0;
ZD1_header_1.timestamp[33] = DFFE(ZD1_header_1.timestamp[33]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[33] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[33] at LC1_15_D2
--operation mode is normal

ZD1_header_0.timestamp[33]_lut_out = AE1_HEADER_data.timestamp[33]~reg0;
ZD1_header_0.timestamp[33] = DFFE(ZD1_header_0.timestamp[33]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L031 is daq:inst_daq|mem_interface:inst_mem_interface|i1163~666 at LC9_13_D2
--operation mode is normal

UD1L031 = ZD1_header_0.timestamp[33] & (ZD1_header_1.timestamp[33] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[33] & ZD1_header_1.timestamp[33] & ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[33] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[33] at LC7_14_D2
--operation mode is normal

ZD2_header_1.timestamp[33]_lut_out = AE2_HEADER_data.timestamp[33]~reg0;
ZD2_header_1.timestamp[33] = DFFE(ZD2_header_1.timestamp[33]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[33] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[33] at LC9_14_D2
--operation mode is normal

ZD2_header_0.timestamp[33]_lut_out = AE2_HEADER_data.timestamp[33]~reg0;
ZD2_header_0.timestamp[33] = DFFE(ZD2_header_0.timestamp[33]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L131 is daq:inst_daq|mem_interface:inst_mem_interface|i1163~667 at LC6_14_D2
--operation mode is normal

UD1L131 = ZD2_header_0.timestamp[33] & (ZD2_header_1.timestamp[33] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[33] & ZD2_rd_ptr[0] & ZD2_header_1.timestamp[33];


--UD1L231 is daq:inst_daq|mem_interface:inst_mem_interface|i1163~668 at LC2_13_D2
--operation mode is normal

UD1L231 = UD1L454Q & (UD1_AnB & UD1L031 # !UD1_AnB & UD1L131);


--WC5_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[1] at EC8_1_D2
WC5_q[1]_data_in = TD1L2Q;
WC5_q[1]_write_enable = ZD1L821;
WC5_q[1]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[1]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[1]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[1] = MEMORY_SEGMENT(WC5_q[1]_data_in, WC5_q[1]_write_enable, WC5_q[1]_clock_0, , , , , , VCC, WC5_q[1]_write_address, WC5_q[1]_read_address);


--WC9_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[1] at EC4_1_E2
WC9_q[1]_data_in = TD1L2Q;
WC9_q[1]_write_enable = ZD2L821;
WC9_q[1]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[1]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[1]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[1] = MEMORY_SEGMENT(WC9_q[1]_data_in, WC9_q[1]_write_enable, WC9_q[1]_clock_0, , , , , , VCC, WC9_q[1]_write_address, WC9_q[1]_read_address);


--UD1L331 is daq:inst_daq|mem_interface:inst_mem_interface|i1163~669 at LC4_14_D2
--operation mode is normal

UD1L331 = UD1L554Q & (UD1_AnB & WC5_q[1] # !UD1_AnB & WC9_q[1]);


--WC3_q[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[1] at EC4_1_N2
WC3_q[1]_data_in = FE1L3;
WC3_q[1]_write_enable = ZD1_i932;
WC3_q[1]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[1]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[1]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[1] = MEMORY_SEGMENT(WC3_q[1]_data_in, WC3_q[1]_write_enable, WC3_q[1]_clock_0, , , , , , VCC, WC3_q[1]_write_address, WC3_q[1]_read_address);


--WC7_q[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[1] at EC1_1_W2
WC7_q[1]_data_in = FE2L3;
WC7_q[1]_write_enable = ZD2_i932;
WC7_q[1]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[1]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[1]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[1] = MEMORY_SEGMENT(WC7_q[1]_data_in, WC7_q[1]_write_enable, WC7_q[1]_clock_0, , , , , , VCC, WC7_q[1]_write_address, WC7_q[1]_read_address);


--UD1L431 is daq:inst_daq|mem_interface:inst_mem_interface|i1163~670 at LC8_14_D2
--operation mode is normal

UD1L431 = WC7_q[1] & (WC3_q[1] # !UD1_AnB) # !WC7_q[1] & UD1_AnB & WC3_q[1];


--UD1L531 is daq:inst_daq|mem_interface:inst_mem_interface|i1163~671 at LC8_13_D2
--operation mode is normal

UD1L531 = !UD1L454Q & (UD1L331 # UD1L032 & UD1L431);


--UD1L223 is daq:inst_daq|mem_interface:inst_mem_interface|i1262~1408 at LC3_12_D2
--operation mode is normal

UD1L223 = UD1L354Q & UD1L123 # !UD1L354Q & (UD1L231 # UD1L531);


--ZD1_header_1.timestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[2] at LC6_7_D2
--operation mode is normal

ZD1_header_1.timestamp[2]_lut_out = AE1_HEADER_data.timestamp[2]~reg0;
ZD1_header_1.timestamp[2] = DFFE(ZD1_header_1.timestamp[2]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[2] at LC8_7_D2
--operation mode is normal

ZD1_header_0.timestamp[2]_lut_out = AE1_HEADER_data.timestamp[2]~reg0;
ZD1_header_0.timestamp[2] = DFFE(ZD1_header_0.timestamp[2]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L513 is daq:inst_daq|mem_interface:inst_mem_interface|i1261~1207 at LC1_7_D2
--operation mode is normal

UD1L513 = ZD1_header_0.timestamp[2] & (ZD1_header_1.timestamp[2] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[2] & ZD1_header_1.timestamp[2] & ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[2] at LC3_10_D2
--operation mode is normal

ZD2_header_1.timestamp[2]_lut_out = AE2_HEADER_data.timestamp[2]~reg0;
ZD2_header_1.timestamp[2] = DFFE(ZD2_header_1.timestamp[2]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[2] at LC6_10_D2
--operation mode is normal

ZD2_header_0.timestamp[2]_lut_out = AE2_HEADER_data.timestamp[2]~reg0;
ZD2_header_0.timestamp[2] = DFFE(ZD2_header_0.timestamp[2]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L613 is daq:inst_daq|mem_interface:inst_mem_interface|i1261~1208 at LC5_10_D2
--operation mode is normal

UD1L613 = ZD2_header_1.timestamp[2] & (ZD2_header_0.timestamp[2] # ZD2_rd_ptr[0]) # !ZD2_header_1.timestamp[2] & ZD2_header_0.timestamp[2] & !ZD2_rd_ptr[0];


--UD1L713 is daq:inst_daq|mem_interface:inst_mem_interface|i1261~1209 at LC4_12_D2
--operation mode is normal

UD1L713 = UD1_AnB & UD1L513 # !UD1_AnB & UD1L613;


--ZD1_header_1.timestamp[34] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[34] at LC9_12_D2
--operation mode is normal

ZD1_header_1.timestamp[34]_lut_out = AE1_HEADER_data.timestamp[34]~reg0;
ZD1_header_1.timestamp[34] = DFFE(ZD1_header_1.timestamp[34]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[34] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[34] at LC7_15_D2
--operation mode is normal

ZD1_header_0.timestamp[34]_lut_out = AE1_HEADER_data.timestamp[34]~reg0;
ZD1_header_0.timestamp[34] = DFFE(ZD1_header_0.timestamp[34]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L421 is daq:inst_daq|mem_interface:inst_mem_interface|i1162~666 at LC5_12_D2
--operation mode is normal

UD1L421 = ZD1_header_0.timestamp[34] & (ZD1_header_1.timestamp[34] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[34] & ZD1_header_1.timestamp[34] & ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[34] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[34] at LC4_11_D2
--operation mode is normal

ZD2_header_1.timestamp[34]_lut_out = AE2_HEADER_data.timestamp[34]~reg0;
ZD2_header_1.timestamp[34] = DFFE(ZD2_header_1.timestamp[34]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[34] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[34] at LC2_11_D2
--operation mode is normal

ZD2_header_0.timestamp[34]_lut_out = AE2_HEADER_data.timestamp[34]~reg0;
ZD2_header_0.timestamp[34] = DFFE(ZD2_header_0.timestamp[34]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L521 is daq:inst_daq|mem_interface:inst_mem_interface|i1162~667 at LC5_11_D2
--operation mode is normal

UD1L521 = ZD2_header_0.timestamp[34] & (ZD2_header_1.timestamp[34] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[34] & ZD2_header_1.timestamp[34] & ZD2_rd_ptr[0];


--UD1L621 is daq:inst_daq|mem_interface:inst_mem_interface|i1162~668 at LC10_11_D2
--operation mode is normal

UD1L621 = UD1L454Q & (UD1_AnB & UD1L421 # !UD1_AnB & UD1L521);


--WC5_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[2] at EC1_1_D2
WC5_q[2]_data_in = TD1L3Q;
WC5_q[2]_write_enable = ZD1L821;
WC5_q[2]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[2]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[2]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[2] = MEMORY_SEGMENT(WC5_q[2]_data_in, WC5_q[2]_write_enable, WC5_q[2]_clock_0, , , , , , VCC, WC5_q[2]_write_address, WC5_q[2]_read_address);


--WC9_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[2] at EC5_1_E2
WC9_q[2]_data_in = TD1L3Q;
WC9_q[2]_write_enable = ZD2L821;
WC9_q[2]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[2]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[2]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[2] = MEMORY_SEGMENT(WC9_q[2]_data_in, WC9_q[2]_write_enable, WC9_q[2]_clock_0, , , , , , VCC, WC9_q[2]_write_address, WC9_q[2]_read_address);


--UD1L721 is daq:inst_daq|mem_interface:inst_mem_interface|i1162~669 at LC5_13_D2
--operation mode is normal

UD1L721 = UD1L554Q & (UD1_AnB & WC5_q[2] # !UD1_AnB & WC9_q[2]);


--WC3_q[2] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[2] at EC2_1_N2
WC3_q[2]_data_in = FE1L5;
WC3_q[2]_write_enable = ZD1_i932;
WC3_q[2]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[2]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[2]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[2] = MEMORY_SEGMENT(WC3_q[2]_data_in, WC3_q[2]_write_enable, WC3_q[2]_clock_0, , , , , , VCC, WC3_q[2]_write_address, WC3_q[2]_read_address);


--WC7_q[2] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[2] at EC2_1_W2
WC7_q[2]_data_in = FE2L5;
WC7_q[2]_write_enable = ZD2_i932;
WC7_q[2]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[2]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[2]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[2] = MEMORY_SEGMENT(WC7_q[2]_data_in, WC7_q[2]_write_enable, WC7_q[2]_clock_0, , , , , , VCC, WC7_q[2]_write_address, WC7_q[2]_read_address);


--UD1L821 is daq:inst_daq|mem_interface:inst_mem_interface|i1162~670 at LC2_12_D2
--operation mode is normal

UD1L821 = WC7_q[2] & (WC3_q[2] # !UD1_AnB) # !WC7_q[2] & UD1_AnB & WC3_q[2];


--UD1L921 is daq:inst_daq|mem_interface:inst_mem_interface|i1162~671 at LC10_12_D2
--operation mode is normal

UD1L921 = !UD1L454Q & (UD1L721 # UD1L032 & UD1L821);


--UD1L813 is daq:inst_daq|mem_interface:inst_mem_interface|i1261~1210 at LC7_12_D2
--operation mode is normal

UD1L813 = UD1L354Q & UD1L713 # !UD1L354Q & (UD1L621 # UD1L921);


--ZD1_header_1.timestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[3] at LC9_7_D2
--operation mode is normal

ZD1_header_1.timestamp[3]_lut_out = AE1_HEADER_data.timestamp[3]~reg0;
ZD1_header_1.timestamp[3] = DFFE(ZD1_header_1.timestamp[3]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[3] at LC3_7_D2
--operation mode is normal

ZD1_header_0.timestamp[3]_lut_out = AE1_HEADER_data.timestamp[3]~reg0;
ZD1_header_0.timestamp[3] = DFFE(ZD1_header_0.timestamp[3]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L113 is daq:inst_daq|mem_interface:inst_mem_interface|i1260~1207 at LC4_6_D2
--operation mode is normal

UD1L113 = ZD1_header_0.timestamp[3] & (ZD1_header_1.timestamp[3] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[3] & ZD1_rd_ptr[0] & ZD1_header_1.timestamp[3];


--ZD2_header_1.timestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[3] at LC1_11_D2
--operation mode is normal

ZD2_header_1.timestamp[3]_lut_out = AE2_HEADER_data.timestamp[3]~reg0;
ZD2_header_1.timestamp[3] = DFFE(ZD2_header_1.timestamp[3]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[3] at LC6_11_D2
--operation mode is normal

ZD2_header_0.timestamp[3]_lut_out = AE2_HEADER_data.timestamp[3]~reg0;
ZD2_header_0.timestamp[3] = DFFE(ZD2_header_0.timestamp[3]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L213 is daq:inst_daq|mem_interface:inst_mem_interface|i1260~1208 at LC8_11_D2
--operation mode is normal

UD1L213 = ZD2_header_1.timestamp[3] & (ZD2_header_0.timestamp[3] # ZD2_rd_ptr[0]) # !ZD2_header_1.timestamp[3] & ZD2_header_0.timestamp[3] & !ZD2_rd_ptr[0];


--UD1L313 is daq:inst_daq|mem_interface:inst_mem_interface|i1260~1209 at LC5_6_D2
--operation mode is normal

UD1L313 = UD1_AnB & UD1L113 # !UD1_AnB & UD1L213;


--ZD1_header_1.timestamp[35] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[35] at LC5_16_D2
--operation mode is normal

ZD1_header_1.timestamp[35]_lut_out = AE1_HEADER_data.timestamp[35]~reg0;
ZD1_header_1.timestamp[35] = DFFE(ZD1_header_1.timestamp[35]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[35] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[35] at LC5_15_D2
--operation mode is normal

ZD1_header_0.timestamp[35]_lut_out = AE1_HEADER_data.timestamp[35]~reg0;
ZD1_header_0.timestamp[35] = DFFE(ZD1_header_0.timestamp[35]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L811 is daq:inst_daq|mem_interface:inst_mem_interface|i1161~666 at LC6_15_D2
--operation mode is normal

UD1L811 = ZD1_header_1.timestamp[35] & (ZD1_header_0.timestamp[35] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[35] & ZD1_header_0.timestamp[35] & !ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[35] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[35] at LC4_9_D2
--operation mode is normal

ZD2_header_1.timestamp[35]_lut_out = AE2_HEADER_data.timestamp[35]~reg0;
ZD2_header_1.timestamp[35] = DFFE(ZD2_header_1.timestamp[35]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[35] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[35] at LC1_9_D2
--operation mode is normal

ZD2_header_0.timestamp[35]_lut_out = AE2_HEADER_data.timestamp[35]~reg0;
ZD2_header_0.timestamp[35] = DFFE(ZD2_header_0.timestamp[35]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L911 is daq:inst_daq|mem_interface:inst_mem_interface|i1161~667 at LC9_8_D2
--operation mode is normal

UD1L911 = ZD2_header_1.timestamp[35] & (ZD2_rd_ptr[0] # ZD2_header_0.timestamp[35]) # !ZD2_header_1.timestamp[35] & !ZD2_rd_ptr[0] & ZD2_header_0.timestamp[35];


--UD1L021 is daq:inst_daq|mem_interface:inst_mem_interface|i1161~668 at LC7_7_D2
--operation mode is normal

UD1L021 = UD1L454Q & (UD1_AnB & UD1L811 # !UD1_AnB & UD1L911);


--WC5_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[3] at EC2_1_D2
WC5_q[3]_data_in = TD1L4Q;
WC5_q[3]_write_enable = ZD1L821;
WC5_q[3]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[3]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[3]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[3] = MEMORY_SEGMENT(WC5_q[3]_data_in, WC5_q[3]_write_enable, WC5_q[3]_clock_0, , , , , , VCC, WC5_q[3]_write_address, WC5_q[3]_read_address);


--WC9_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[3] at EC2_1_E2
WC9_q[3]_data_in = TD1L4Q;
WC9_q[3]_write_enable = ZD2L821;
WC9_q[3]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[3]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[3]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[3] = MEMORY_SEGMENT(WC9_q[3]_data_in, WC9_q[3]_write_enable, WC9_q[3]_clock_0, , , , , , VCC, WC9_q[3]_write_address, WC9_q[3]_read_address);


--UD1L121 is daq:inst_daq|mem_interface:inst_mem_interface|i1161~669 at LC6_16_D2
--operation mode is normal

UD1L121 = UD1L554Q & (UD1_AnB & WC5_q[3] # !UD1_AnB & WC9_q[3]);


--WC3_q[3] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[3] at EC1_1_N2
WC3_q[3]_data_in = FE1L7;
WC3_q[3]_write_enable = ZD1_i932;
WC3_q[3]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[3]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[3]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[3] = MEMORY_SEGMENT(WC3_q[3]_data_in, WC3_q[3]_write_enable, WC3_q[3]_clock_0, , , , , , VCC, WC3_q[3]_write_address, WC3_q[3]_read_address);


--WC7_q[3] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[3] at EC4_1_W2
WC7_q[3]_data_in = FE2L7;
WC7_q[3]_write_enable = ZD2_i932;
WC7_q[3]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[3]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[3]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[3] = MEMORY_SEGMENT(WC7_q[3]_data_in, WC7_q[3]_write_enable, WC7_q[3]_clock_0, , , , , , VCC, WC7_q[3]_write_address, WC7_q[3]_read_address);


--UD1L221 is daq:inst_daq|mem_interface:inst_mem_interface|i1161~670 at LC9_16_D2
--operation mode is normal

UD1L221 = WC3_q[3] & (UD1_AnB # WC7_q[3]) # !WC3_q[3] & !UD1_AnB & WC7_q[3];


--UD1L321 is daq:inst_daq|mem_interface:inst_mem_interface|i1161~671 at LC3_15_D2
--operation mode is normal

UD1L321 = !UD1L454Q & (UD1L121 # UD1L032 & UD1L221);


--UD1L413 is daq:inst_daq|mem_interface:inst_mem_interface|i1260~1210 at LC6_6_D2
--operation mode is normal

UD1L413 = UD1L354Q & UD1L313 # !UD1L354Q & (UD1L021 # UD1L321);


--ZD1_header_1.timestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[4] at LC5_7_D2
--operation mode is normal

ZD1_header_1.timestamp[4]_lut_out = AE1_HEADER_data.timestamp[4]~reg0;
ZD1_header_1.timestamp[4] = DFFE(ZD1_header_1.timestamp[4]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[4] at LC10_7_D2
--operation mode is normal

ZD1_header_0.timestamp[4]_lut_out = AE1_HEADER_data.timestamp[4]~reg0;
ZD1_header_0.timestamp[4] = DFFE(ZD1_header_0.timestamp[4]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L703 is daq:inst_daq|mem_interface:inst_mem_interface|i1259~1173 at LC4_7_D2
--operation mode is normal

UD1L703 = ZD1_header_0.timestamp[4] & (ZD1_header_1.timestamp[4] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[4] & ZD1_header_1.timestamp[4] & ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[4] at LC2_9_D2
--operation mode is normal

ZD2_header_1.timestamp[4]_lut_out = AE2_HEADER_data.timestamp[4]~reg0;
ZD2_header_1.timestamp[4] = DFFE(ZD2_header_1.timestamp[4]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[4] at LC8_9_D2
--operation mode is normal

ZD2_header_0.timestamp[4]_lut_out = AE2_HEADER_data.timestamp[4]~reg0;
ZD2_header_0.timestamp[4] = DFFE(ZD2_header_0.timestamp[4]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L803 is daq:inst_daq|mem_interface:inst_mem_interface|i1259~1174 at LC3_9_D2
--operation mode is normal

UD1L803 = ZD2_header_0.timestamp[4] & (ZD2_header_1.timestamp[4] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[4] & ZD2_header_1.timestamp[4] & ZD2_rd_ptr[0];


--UD1L903 is daq:inst_daq|mem_interface:inst_mem_interface|i1259~1175 at LC7_8_D2
--operation mode is normal

UD1L903 = UD1_AnB & UD1L703 # !UD1_AnB & UD1L803;


--ZD1_header_1.timestamp[36] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[36] at LC2_7_D2
--operation mode is normal

ZD1_header_1.timestamp[36]_lut_out = AE1_HEADER_data.timestamp[36]~reg0;
ZD1_header_1.timestamp[36] = DFFE(ZD1_header_1.timestamp[36]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[36] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[36] at LC1_8_D2
--operation mode is normal

ZD1_header_0.timestamp[36]_lut_out = AE1_HEADER_data.timestamp[36]~reg0;
ZD1_header_0.timestamp[36] = DFFE(ZD1_header_0.timestamp[36]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L211 is daq:inst_daq|mem_interface:inst_mem_interface|i1160~666 at LC3_8_D2
--operation mode is normal

UD1L211 = ZD1_header_1.timestamp[36] & (ZD1_header_0.timestamp[36] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[36] & ZD1_header_0.timestamp[36] & !ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[36] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[36] at LC6_13_J2
--operation mode is normal

ZD2_header_1.timestamp[36]_lut_out = AE2_HEADER_data.timestamp[36]~reg0;
ZD2_header_1.timestamp[36] = DFFE(ZD2_header_1.timestamp[36]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[36] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[36] at LC9_13_J2
--operation mode is normal

ZD2_header_0.timestamp[36]_lut_out = AE2_HEADER_data.timestamp[36]~reg0;
ZD2_header_0.timestamp[36] = DFFE(ZD2_header_0.timestamp[36]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L311 is daq:inst_daq|mem_interface:inst_mem_interface|i1160~667 at LC2_12_J2
--operation mode is normal

UD1L311 = ZD2_header_1.timestamp[36] & (ZD2_rd_ptr[0] # ZD2_header_0.timestamp[36]) # !ZD2_header_1.timestamp[36] & !ZD2_rd_ptr[0] & ZD2_header_0.timestamp[36];


--UD1L411 is daq:inst_daq|mem_interface:inst_mem_interface|i1160~668 at LC6_8_D2
--operation mode is normal

UD1L411 = UD1L454Q & (UD1_AnB & UD1L211 # !UD1_AnB & UD1L311);


--WC5_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[4] at EC4_1_D2
WC5_q[4]_data_in = TD1L5Q;
WC5_q[4]_write_enable = ZD1L821;
WC5_q[4]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[4]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[4]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[4] = MEMORY_SEGMENT(WC5_q[4]_data_in, WC5_q[4]_write_enable, WC5_q[4]_clock_0, , , , , , VCC, WC5_q[4]_write_address, WC5_q[4]_read_address);


--WC9_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[4] at EC7_1_E2
WC9_q[4]_data_in = TD1L5Q;
WC9_q[4]_write_enable = ZD2L821;
WC9_q[4]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[4]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[4]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[4] = MEMORY_SEGMENT(WC9_q[4]_data_in, WC9_q[4]_write_enable, WC9_q[4]_clock_0, , , , , , VCC, WC9_q[4]_write_address, WC9_q[4]_read_address);


--UD1L511 is daq:inst_daq|mem_interface:inst_mem_interface|i1160~669 at LC10_9_D2
--operation mode is normal

UD1L511 = UD1L554Q & (UD1_AnB & WC5_q[4] # !UD1_AnB & WC9_q[4]);


--WC3_q[4] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[4] at EC3_1_O2
WC3_q[4]_data_in = FE1L9;
WC3_q[4]_write_enable = ZD1_i932;
WC3_q[4]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[4]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[4]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[4] = MEMORY_SEGMENT(WC3_q[4]_data_in, WC3_q[4]_write_enable, WC3_q[4]_clock_0, , , , , , VCC, WC3_q[4]_write_address, WC3_q[4]_read_address);


--WC7_q[4] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[4] at EC3_1_G2
WC7_q[4]_data_in = FE2L9;
WC7_q[4]_write_enable = ZD2_i932;
WC7_q[4]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[4]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[4]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[4] = MEMORY_SEGMENT(WC7_q[4]_data_in, WC7_q[4]_write_enable, WC7_q[4]_clock_0, , , , , , VCC, WC7_q[4]_write_address, WC7_q[4]_read_address);


--UD1L611 is daq:inst_daq|mem_interface:inst_mem_interface|i1160~670 at LC9_9_D2
--operation mode is normal

UD1L611 = WC7_q[4] & (WC3_q[4] # !UD1_AnB) # !WC7_q[4] & UD1_AnB & WC3_q[4];


--UD1L711 is daq:inst_daq|mem_interface:inst_mem_interface|i1160~671 at LC5_8_D2
--operation mode is normal

UD1L711 = !UD1L454Q & (UD1L511 # UD1L032 & UD1L611);


--UD1L013 is daq:inst_daq|mem_interface:inst_mem_interface|i1259~1176 at LC8_8_D2
--operation mode is normal

UD1L013 = UD1L354Q & UD1L903 # !UD1L354Q & (UD1L411 # UD1L711);


--ZD1_header_1.timestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[5] at LC5_12_E2
--operation mode is normal

ZD1_header_1.timestamp[5]_lut_out = AE1_HEADER_data.timestamp[5]~reg0;
ZD1_header_1.timestamp[5] = DFFE(ZD1_header_1.timestamp[5]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[5] at LC10_12_E2
--operation mode is normal

ZD1_header_0.timestamp[5]_lut_out = AE1_HEADER_data.timestamp[5]~reg0;
ZD1_header_0.timestamp[5] = DFFE(ZD1_header_0.timestamp[5]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L303 is daq:inst_daq|mem_interface:inst_mem_interface|i1258~1173 at LC2_12_E2
--operation mode is normal

UD1L303 = ZD1_header_1.timestamp[5] & (ZD1_header_0.timestamp[5] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[5] & ZD1_header_0.timestamp[5] & !ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[5] at LC10_13_J2
--operation mode is normal

ZD2_header_1.timestamp[5]_lut_out = AE2_HEADER_data.timestamp[5]~reg0;
ZD2_header_1.timestamp[5] = DFFE(ZD2_header_1.timestamp[5]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[5] at LC4_13_J2
--operation mode is normal

ZD2_header_0.timestamp[5]_lut_out = AE2_HEADER_data.timestamp[5]~reg0;
ZD2_header_0.timestamp[5] = DFFE(ZD2_header_0.timestamp[5]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L403 is daq:inst_daq|mem_interface:inst_mem_interface|i1258~1174 at LC8_13_J2
--operation mode is normal

UD1L403 = ZD2_header_0.timestamp[5] & (ZD2_header_1.timestamp[5] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[5] & ZD2_rd_ptr[0] & ZD2_header_1.timestamp[5];


--UD1L503 is daq:inst_daq|mem_interface:inst_mem_interface|i1258~1175 at LC3_11_E2
--operation mode is normal

UD1L503 = UD1L303 & (UD1_AnB # UD1L403) # !UD1L303 & !UD1_AnB & UD1L403;


--ZD1_header_1.timestamp[37] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[37] at LC1_12_E2
--operation mode is normal

ZD1_header_1.timestamp[37]_lut_out = AE1_HEADER_data.timestamp[37]~reg0;
ZD1_header_1.timestamp[37] = DFFE(ZD1_header_1.timestamp[37]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[37] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[37] at LC2_13_E2
--operation mode is normal

ZD1_header_0.timestamp[37]_lut_out = AE1_HEADER_data.timestamp[37]~reg0;
ZD1_header_0.timestamp[37] = DFFE(ZD1_header_0.timestamp[37]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L601 is daq:inst_daq|mem_interface:inst_mem_interface|i1159~666 at LC3_12_E2
--operation mode is normal

UD1L601 = ZD1_header_0.timestamp[37] & (ZD1_header_1.timestamp[37] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[37] & ZD1_header_1.timestamp[37] & ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[37] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[37] at LC9_14_E2
--operation mode is normal

ZD2_header_1.timestamp[37]_lut_out = AE2_HEADER_data.timestamp[37]~reg0;
ZD2_header_1.timestamp[37] = DFFE(ZD2_header_1.timestamp[37]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[37] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[37] at LC10_14_E2
--operation mode is normal

ZD2_header_0.timestamp[37]_lut_out = AE2_HEADER_data.timestamp[37]~reg0;
ZD2_header_0.timestamp[37] = DFFE(ZD2_header_0.timestamp[37]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L701 is daq:inst_daq|mem_interface:inst_mem_interface|i1159~667 at LC3_13_E2
--operation mode is normal

UD1L701 = ZD2_header_0.timestamp[37] & (ZD2_header_1.timestamp[37] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[37] & ZD2_rd_ptr[0] & ZD2_header_1.timestamp[37];


--UD1L801 is daq:inst_daq|mem_interface:inst_mem_interface|i1159~668 at LC7_12_E2
--operation mode is normal

UD1L801 = UD1L454Q & (UD1_AnB & UD1L601 # !UD1_AnB & UD1L701);


--WC5_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[5] at EC6_1_D2
WC5_q[5]_data_in = TD1L6Q;
WC5_q[5]_write_enable = ZD1L821;
WC5_q[5]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[5]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[5]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[5] = MEMORY_SEGMENT(WC5_q[5]_data_in, WC5_q[5]_write_enable, WC5_q[5]_clock_0, , , , , , VCC, WC5_q[5]_write_address, WC5_q[5]_read_address);


--WC9_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[5] at EC6_1_E2
WC9_q[5]_data_in = TD1L6Q;
WC9_q[5]_write_enable = ZD2L821;
WC9_q[5]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[5]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[5]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[5] = MEMORY_SEGMENT(WC9_q[5]_data_in, WC9_q[5]_write_enable, WC9_q[5]_clock_0, , , , , , VCC, WC9_q[5]_write_address, WC9_q[5]_read_address);


--UD1L901 is daq:inst_daq|mem_interface:inst_mem_interface|i1159~669 at LC1_13_E2
--operation mode is normal

UD1L901 = UD1L554Q & (UD1_AnB & WC5_q[5] # !UD1_AnB & WC9_q[5]);


--WC3_q[5] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[5] at EC3_1_S2
WC3_q[5]_data_in = FE1L11;
WC3_q[5]_write_enable = ZD1_i932;
WC3_q[5]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[5]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[5]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[5] = MEMORY_SEGMENT(WC3_q[5]_data_in, WC3_q[5]_write_enable, WC3_q[5]_clock_0, , , , , , VCC, WC3_q[5]_write_address, WC3_q[5]_read_address);


--WC7_q[5] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[5] at EC3_1_U2
WC7_q[5]_data_in = FE2L11;
WC7_q[5]_write_enable = ZD2_i932;
WC7_q[5]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[5]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[5]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[5] = MEMORY_SEGMENT(WC7_q[5]_data_in, WC7_q[5]_write_enable, WC7_q[5]_clock_0, , , , , , VCC, WC7_q[5]_write_address, WC7_q[5]_read_address);


--UD1L011 is daq:inst_daq|mem_interface:inst_mem_interface|i1159~670 at LC9_13_E2
--operation mode is normal

UD1L011 = WC7_q[5] & (WC3_q[5] # !UD1_AnB) # !WC7_q[5] & UD1_AnB & WC3_q[5];


--UD1L111 is daq:inst_daq|mem_interface:inst_mem_interface|i1159~671 at LC6_12_E2
--operation mode is normal

UD1L111 = !UD1L454Q & (UD1L901 # UD1L032 & UD1L011);


--UD1L603 is daq:inst_daq|mem_interface:inst_mem_interface|i1258~1176 at LC9_11_E2
--operation mode is normal

UD1L603 = UD1L354Q & UD1L503 # !UD1L354Q & (UD1L801 # UD1L111);


--ZD1_header_1.timestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[6] at LC1_13_K2
--operation mode is normal

ZD1_header_1.timestamp[6]_lut_out = AE1_HEADER_data.timestamp[6]~reg0;
ZD1_header_1.timestamp[6] = DFFE(ZD1_header_1.timestamp[6]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[6] at LC10_13_K2
--operation mode is normal

ZD1_header_0.timestamp[6]_lut_out = AE1_HEADER_data.timestamp[6]~reg0;
ZD1_header_0.timestamp[6] = DFFE(ZD1_header_0.timestamp[6]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L992 is daq:inst_daq|mem_interface:inst_mem_interface|i1257~1173 at LC5_13_K2
--operation mode is normal

UD1L992 = ZD1_header_0.timestamp[6] & (ZD1_header_1.timestamp[6] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[6] & ZD1_header_1.timestamp[6] & ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[6] at LC1_14_E2
--operation mode is normal

ZD2_header_1.timestamp[6]_lut_out = AE2_HEADER_data.timestamp[6]~reg0;
ZD2_header_1.timestamp[6] = DFFE(ZD2_header_1.timestamp[6]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[6] at LC8_14_E2
--operation mode is normal

ZD2_header_0.timestamp[6]_lut_out = AE2_HEADER_data.timestamp[6]~reg0;
ZD2_header_0.timestamp[6] = DFFE(ZD2_header_0.timestamp[6]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L003 is daq:inst_daq|mem_interface:inst_mem_interface|i1257~1174 at LC4_14_E2
--operation mode is normal

UD1L003 = ZD2_header_1.timestamp[6] & (ZD2_header_0.timestamp[6] # ZD2_rd_ptr[0]) # !ZD2_header_1.timestamp[6] & ZD2_header_0.timestamp[6] & !ZD2_rd_ptr[0];


--UD1L103 is daq:inst_daq|mem_interface:inst_mem_interface|i1257~1175 at LC3_15_E2
--operation mode is normal

UD1L103 = UD1_AnB & UD1L992 # !UD1_AnB & UD1L003;


--ZD1_header_1.timestamp[38] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[38] at LC6_9_E2
--operation mode is normal

ZD1_header_1.timestamp[38]_lut_out = AE1_HEADER_data.timestamp[38]~reg0;
ZD1_header_1.timestamp[38] = DFFE(ZD1_header_1.timestamp[38]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[38] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[38] at LC8_13_E2
--operation mode is normal

ZD1_header_0.timestamp[38]_lut_out = AE1_HEADER_data.timestamp[38]~reg0;
ZD1_header_0.timestamp[38] = DFFE(ZD1_header_0.timestamp[38]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L001 is daq:inst_daq|mem_interface:inst_mem_interface|i1158~666 at LC4_15_E2
--operation mode is normal

UD1L001 = ZD1_header_0.timestamp[38] & (ZD1_header_1.timestamp[38] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[38] & ZD1_header_1.timestamp[38] & ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[38] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[38] at LC5_14_E2
--operation mode is normal

ZD2_header_1.timestamp[38]_lut_out = AE2_HEADER_data.timestamp[38]~reg0;
ZD2_header_1.timestamp[38] = DFFE(ZD2_header_1.timestamp[38]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[38] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[38] at LC2_14_E2
--operation mode is normal

ZD2_header_0.timestamp[38]_lut_out = AE2_HEADER_data.timestamp[38]~reg0;
ZD2_header_0.timestamp[38] = DFFE(ZD2_header_0.timestamp[38]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L101 is daq:inst_daq|mem_interface:inst_mem_interface|i1158~667 at LC3_14_E2
--operation mode is normal

UD1L101 = ZD2_header_0.timestamp[38] & (ZD2_header_1.timestamp[38] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[38] & ZD2_header_1.timestamp[38] & ZD2_rd_ptr[0];


--UD1L201 is daq:inst_daq|mem_interface:inst_mem_interface|i1158~668 at LC10_15_E2
--operation mode is normal

UD1L201 = UD1L454Q & (UD1_AnB & UD1L001 # !UD1_AnB & UD1L101);


--WC5_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[6] at EC5_1_D2
WC5_q[6]_data_in = TD1L7Q;
WC5_q[6]_write_enable = ZD1L821;
WC5_q[6]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[6]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[6]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[6] = MEMORY_SEGMENT(WC5_q[6]_data_in, WC5_q[6]_write_enable, WC5_q[6]_clock_0, , , , , , VCC, WC5_q[6]_write_address, WC5_q[6]_read_address);


--WC9_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[6] at EC1_1_E2
WC9_q[6]_data_in = TD1L7Q;
WC9_q[6]_write_enable = ZD2L821;
WC9_q[6]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[6]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[6]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[6] = MEMORY_SEGMENT(WC9_q[6]_data_in, WC9_q[6]_write_enable, WC9_q[6]_clock_0, , , , , , VCC, WC9_q[6]_write_address, WC9_q[6]_read_address);


--UD1L301 is daq:inst_daq|mem_interface:inst_mem_interface|i1158~669 at LC7_16_E2
--operation mode is normal

UD1L301 = UD1L554Q & (UD1_AnB & WC5_q[6] # !UD1_AnB & WC9_q[6]);


--WC3_q[6] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[6] at EC1_1_S2
WC3_q[6]_data_in = FE1L31;
WC3_q[6]_write_enable = ZD1_i932;
WC3_q[6]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[6]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[6]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[6] = MEMORY_SEGMENT(WC3_q[6]_data_in, WC3_q[6]_write_enable, WC3_q[6]_clock_0, , , , , , VCC, WC3_q[6]_write_address, WC3_q[6]_read_address);


--WC7_q[6] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[6] at EC4_1_U2
WC7_q[6]_data_in = FE2L31;
WC7_q[6]_write_enable = ZD2_i932;
WC7_q[6]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[6]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[6]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[6] = MEMORY_SEGMENT(WC7_q[6]_data_in, WC7_q[6]_write_enable, WC7_q[6]_clock_0, , , , , , VCC, WC7_q[6]_write_address, WC7_q[6]_read_address);


--UD1L401 is daq:inst_daq|mem_interface:inst_mem_interface|i1158~670 at LC8_15_E2
--operation mode is normal

UD1L401 = UD1_AnB & WC3_q[6] # !UD1_AnB & WC7_q[6];


--UD1L501 is daq:inst_daq|mem_interface:inst_mem_interface|i1158~671 at LC2_16_E2
--operation mode is normal

UD1L501 = !UD1L454Q & (UD1L301 # UD1L032 & UD1L401);


--UD1L203 is daq:inst_daq|mem_interface:inst_mem_interface|i1257~1176 at LC7_15_E2
--operation mode is normal

UD1L203 = UD1L354Q & UD1L103 # !UD1L354Q & (UD1L201 # UD1L501);


--ZD1_header_1.timestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[7] at LC4_12_E2
--operation mode is normal

ZD1_header_1.timestamp[7]_lut_out = AE1_HEADER_data.timestamp[7]~reg0;
ZD1_header_1.timestamp[7] = DFFE(ZD1_header_1.timestamp[7]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[7] at LC8_12_E2
--operation mode is normal

ZD1_header_0.timestamp[7]_lut_out = AE1_HEADER_data.timestamp[7]~reg0;
ZD1_header_0.timestamp[7] = DFFE(ZD1_header_0.timestamp[7]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L592 is daq:inst_daq|mem_interface:inst_mem_interface|i1256~1173 at LC10_11_E2
--operation mode is normal

UD1L592 = ZD1_header_0.timestamp[7] & (ZD1_header_1.timestamp[7] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[7] & ZD1_rd_ptr[0] & ZD1_header_1.timestamp[7];


--ZD2_header_1.timestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[7] at LC4_10_E2
--operation mode is normal

ZD2_header_1.timestamp[7]_lut_out = AE2_HEADER_data.timestamp[7]~reg0;
ZD2_header_1.timestamp[7] = DFFE(ZD2_header_1.timestamp[7]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[7] at LC2_10_E2
--operation mode is normal

ZD2_header_0.timestamp[7]_lut_out = AE2_HEADER_data.timestamp[7]~reg0;
ZD2_header_0.timestamp[7] = DFFE(ZD2_header_0.timestamp[7]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L692 is daq:inst_daq|mem_interface:inst_mem_interface|i1256~1174 at LC7_10_E2
--operation mode is normal

UD1L692 = ZD2_header_0.timestamp[7] & (ZD2_header_1.timestamp[7] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[7] & ZD2_header_1.timestamp[7] & ZD2_rd_ptr[0];


--UD1L792 is daq:inst_daq|mem_interface:inst_mem_interface|i1256~1175 at LC5_10_E2
--operation mode is normal

UD1L792 = UD1L692 & (UD1L592 # !UD1_AnB) # !UD1L692 & UD1_AnB & UD1L592;


--ZD1_header_1.timestamp[39] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[39] at LC3_9_E2
--operation mode is normal

ZD1_header_1.timestamp[39]_lut_out = AE1_HEADER_data.timestamp[39]~reg0;
ZD1_header_1.timestamp[39] = DFFE(ZD1_header_1.timestamp[39]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[39] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[39] at LC10_13_E2
--operation mode is normal

ZD1_header_0.timestamp[39]_lut_out = AE1_HEADER_data.timestamp[39]~reg0;
ZD1_header_0.timestamp[39] = DFFE(ZD1_header_0.timestamp[39]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L49 is daq:inst_daq|mem_interface:inst_mem_interface|i1157~666 at LC6_15_E2
--operation mode is normal

UD1L49 = ZD1_header_0.timestamp[39] & (ZD1_header_1.timestamp[39] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[39] & ZD1_header_1.timestamp[39] & ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[39] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[39] at LC6_11_E2
--operation mode is normal

ZD2_header_1.timestamp[39]_lut_out = AE2_HEADER_data.timestamp[39]~reg0;
ZD2_header_1.timestamp[39] = DFFE(ZD2_header_1.timestamp[39]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[39] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[39] at LC1_10_E2
--operation mode is normal

ZD2_header_0.timestamp[39]_lut_out = AE2_HEADER_data.timestamp[39]~reg0;
ZD2_header_0.timestamp[39] = DFFE(ZD2_header_0.timestamp[39]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L59 is daq:inst_daq|mem_interface:inst_mem_interface|i1157~667 at LC10_10_E2
--operation mode is normal

UD1L59 = ZD2_header_1.timestamp[39] & (ZD2_header_0.timestamp[39] # ZD2_rd_ptr[0]) # !ZD2_header_1.timestamp[39] & ZD2_header_0.timestamp[39] & !ZD2_rd_ptr[0];


--UD1L69 is daq:inst_daq|mem_interface:inst_mem_interface|i1157~668 at LC1_15_E2
--operation mode is normal

UD1L69 = UD1L454Q & (UD1_AnB & UD1L49 # !UD1_AnB & UD1L59);


--WC5_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[7] at EC3_1_D2
WC5_q[7]_data_in = TD1L8Q;
WC5_q[7]_write_enable = ZD1L821;
WC5_q[7]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[7]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[7]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[7] = MEMORY_SEGMENT(WC5_q[7]_data_in, WC5_q[7]_write_enable, WC5_q[7]_clock_0, , , , , , VCC, WC5_q[7]_write_address, WC5_q[7]_read_address);


--WC9_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[7] at EC3_1_E2
WC9_q[7]_data_in = TD1L8Q;
WC9_q[7]_write_enable = ZD2L821;
WC9_q[7]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[7]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[7]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[7] = MEMORY_SEGMENT(WC9_q[7]_data_in, WC9_q[7]_write_enable, WC9_q[7]_clock_0, , , , , , VCC, WC9_q[7]_write_address, WC9_q[7]_read_address);


--UD1L79 is daq:inst_daq|mem_interface:inst_mem_interface|i1157~669 at LC6_16_E2
--operation mode is normal

UD1L79 = UD1L554Q & (UD1_AnB & WC5_q[7] # !UD1_AnB & WC9_q[7]);


--WC3_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[7] at EC2_1_S2
WC3_q[7]_data_in = FE1L51;
WC3_q[7]_write_enable = ZD1_i932;
WC3_q[7]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[7]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[7]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[7] = MEMORY_SEGMENT(WC3_q[7]_data_in, WC3_q[7]_write_enable, WC3_q[7]_clock_0, , , , , , VCC, WC3_q[7]_write_address, WC3_q[7]_read_address);


--WC7_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[7] at EC2_1_U2
WC7_q[7]_data_in = FE2L51;
WC7_q[7]_write_enable = ZD2_i932;
WC7_q[7]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[7]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[7]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[7] = MEMORY_SEGMENT(WC7_q[7]_data_in, WC7_q[7]_write_enable, WC7_q[7]_clock_0, , , , , , VCC, WC7_q[7]_write_address, WC7_q[7]_read_address);


--UD1L89 is daq:inst_daq|mem_interface:inst_mem_interface|i1157~670 at LC5_16_E2
--operation mode is normal

UD1L89 = WC7_q[7] & (WC3_q[7] # !UD1_AnB) # !WC7_q[7] & UD1_AnB & WC3_q[7];


--UD1L99 is daq:inst_daq|mem_interface:inst_mem_interface|i1157~671 at LC9_16_E2
--operation mode is normal

UD1L99 = !UD1L454Q & (UD1L79 # UD1L032 & UD1L89);


--UD1L892 is daq:inst_daq|mem_interface:inst_mem_interface|i1256~1176 at LC5_15_E2
--operation mode is normal

UD1L892 = UD1L354Q & UD1L792 # !UD1L354Q & (UD1L69 # UD1L99);


--UD1L852 is daq:inst_daq|mem_interface:inst_mem_interface|i1218~261 at LC7_8_M2
--operation mode is normal

UD1L852 = UD1L03 & UD1L254Q & UD1L63;


--ZD1_header_1.timestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[8] at LC10_13_H2
--operation mode is normal

ZD1_header_1.timestamp[8]_lut_out = AE1_HEADER_data.timestamp[8]~reg0;
ZD1_header_1.timestamp[8] = DFFE(ZD1_header_1.timestamp[8]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[8] at LC4_13_H2
--operation mode is normal

ZD1_header_0.timestamp[8]_lut_out = AE1_HEADER_data.timestamp[8]~reg0;
ZD1_header_0.timestamp[8] = DFFE(ZD1_header_0.timestamp[8]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L192 is daq:inst_daq|mem_interface:inst_mem_interface|i1255~1207 at LC3_13_H2
--operation mode is normal

UD1L192 = ZD1_rd_ptr[0] & ZD1_header_1.timestamp[8] # !ZD1_rd_ptr[0] & ZD1_header_0.timestamp[8];


--ZD2_header_1.timestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[8] at LC7_10_L2
--operation mode is normal

ZD2_header_1.timestamp[8]_lut_out = AE2_HEADER_data.timestamp[8]~reg0;
ZD2_header_1.timestamp[8] = DFFE(ZD2_header_1.timestamp[8]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[8] at LC8_10_L2
--operation mode is normal

ZD2_header_0.timestamp[8]_lut_out = AE2_HEADER_data.timestamp[8]~reg0;
ZD2_header_0.timestamp[8] = DFFE(ZD2_header_0.timestamp[8]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L292 is daq:inst_daq|mem_interface:inst_mem_interface|i1255~1208 at LC3_10_L2
--operation mode is normal

UD1L292 = ZD2_header_1.timestamp[8] & (ZD2_header_0.timestamp[8] # ZD2_rd_ptr[0]) # !ZD2_header_1.timestamp[8] & ZD2_header_0.timestamp[8] & !ZD2_rd_ptr[0];


--UD1L392 is daq:inst_daq|mem_interface:inst_mem_interface|i1255~1209 at LC3_15_H2
--operation mode is normal

UD1L392 = UD1_AnB & UD1L192 # !UD1_AnB & UD1L292;


--ZD1_header_1.timestamp[40] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[40] at LC9_15_H2
--operation mode is normal

ZD1_header_1.timestamp[40]_lut_out = AE1_HEADER_data.timestamp[40]~reg0;
ZD1_header_1.timestamp[40] = DFFE(ZD1_header_1.timestamp[40]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[40] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[40] at LC5_16_H2
--operation mode is normal

ZD1_header_0.timestamp[40]_lut_out = AE1_HEADER_data.timestamp[40]~reg0;
ZD1_header_0.timestamp[40] = DFFE(ZD1_header_0.timestamp[40]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L88 is daq:inst_daq|mem_interface:inst_mem_interface|i1156~666 at LC7_15_H2
--operation mode is normal

UD1L88 = ZD1_header_0.timestamp[40] & (ZD1_header_1.timestamp[40] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[40] & ZD1_rd_ptr[0] & ZD1_header_1.timestamp[40];


--ZD2_header_1.timestamp[40] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[40] at LC7_14_K2
--operation mode is normal

ZD2_header_1.timestamp[40]_lut_out = AE2_HEADER_data.timestamp[40]~reg0;
ZD2_header_1.timestamp[40] = DFFE(ZD2_header_1.timestamp[40]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[40] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[40] at LC6_15_K2
--operation mode is normal

ZD2_header_0.timestamp[40]_lut_out = AE2_HEADER_data.timestamp[40]~reg0;
ZD2_header_0.timestamp[40] = DFFE(ZD2_header_0.timestamp[40]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L98 is daq:inst_daq|mem_interface:inst_mem_interface|i1156~667 at LC3_14_K2
--operation mode is normal

UD1L98 = ZD2_header_0.timestamp[40] & (ZD2_header_1.timestamp[40] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[40] & ZD2_header_1.timestamp[40] & ZD2_rd_ptr[0];


--UD1L09 is daq:inst_daq|mem_interface:inst_mem_interface|i1156~668 at LC2_15_H2
--operation mode is normal

UD1L09 = UD1L454Q & (UD1_AnB & UD1L88 # !UD1_AnB & UD1L98);


--WC5_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[8] at EC7_1_D2
WC5_q[8]_data_in = TD1L9Q;
WC5_q[8]_write_enable = ZD1L821;
WC5_q[8]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[8]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[8]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[8] = MEMORY_SEGMENT(WC5_q[8]_data_in, WC5_q[8]_write_enable, WC5_q[8]_clock_0, , , , , , VCC, WC5_q[8]_write_address, WC5_q[8]_read_address);


--WC9_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[8] at EC8_1_E2
WC9_q[8]_data_in = TD1L9Q;
WC9_q[8]_write_enable = ZD2L821;
WC9_q[8]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[8]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[8]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[8] = MEMORY_SEGMENT(WC9_q[8]_data_in, WC9_q[8]_write_enable, WC9_q[8]_clock_0, , , , , , VCC, WC9_q[8]_write_address, WC9_q[8]_read_address);


--UD1L19 is daq:inst_daq|mem_interface:inst_mem_interface|i1156~669 at LC10_16_H2
--operation mode is normal

UD1L19 = UD1L554Q & (UD1_AnB & WC5_q[8] # !UD1_AnB & WC9_q[8]);


--WC3_q[8] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[8] at EC1_1_O2
WC3_q[8]_data_in = FE1L71;
WC3_q[8]_write_enable = ZD1_i932;
WC3_q[8]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[8]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[8]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[8] = MEMORY_SEGMENT(WC3_q[8]_data_in, WC3_q[8]_write_enable, WC3_q[8]_clock_0, , , , , , VCC, WC3_q[8]_write_address, WC3_q[8]_read_address);


--WC7_q[8] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[8] at EC2_1_G2
WC7_q[8]_data_in = FE2L71;
WC7_q[8]_write_enable = ZD2_i932;
WC7_q[8]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[8]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[8]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[8] = MEMORY_SEGMENT(WC7_q[8]_data_in, WC7_q[8]_write_enable, WC7_q[8]_clock_0, , , , , , VCC, WC7_q[8]_write_address, WC7_q[8]_read_address);


--UD1L29 is daq:inst_daq|mem_interface:inst_mem_interface|i1156~670 at LC2_16_H2
--operation mode is normal

UD1L29 = WC7_q[8] & (WC3_q[8] # !UD1_AnB) # !WC7_q[8] & UD1_AnB & WC3_q[8];


--UD1L39 is daq:inst_daq|mem_interface:inst_mem_interface|i1156~671 at LC8_15_H2
--operation mode is normal

UD1L39 = !UD1L454Q & (UD1L19 # UD1L032 & UD1L29);


--UD1L492 is daq:inst_daq|mem_interface:inst_mem_interface|i1255~1210 at LC4_15_H2
--operation mode is normal

UD1L492 = UD1L354Q & UD1L392 # !UD1L354Q & (UD1L09 # UD1L39);


--ZD1_header_1.timestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[9] at LC10_15_Q2
--operation mode is normal

ZD1_header_1.timestamp[9]_lut_out = AE1_HEADER_data.timestamp[9]~reg0;
ZD1_header_1.timestamp[9] = DFFE(ZD1_header_1.timestamp[9]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[9] at LC9_15_Q2
--operation mode is normal

ZD1_header_0.timestamp[9]_lut_out = AE1_HEADER_data.timestamp[9]~reg0;
ZD1_header_0.timestamp[9] = DFFE(ZD1_header_0.timestamp[9]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L782 is daq:inst_daq|mem_interface:inst_mem_interface|i1254~1207 at LC6_14_Q2
--operation mode is normal

UD1L782 = ZD1_header_1.timestamp[9] & (ZD1_rd_ptr[0] # ZD1_header_0.timestamp[9]) # !ZD1_header_1.timestamp[9] & !ZD1_rd_ptr[0] & ZD1_header_0.timestamp[9];


--ZD2_header_1.timestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[9] at LC1_5_Q2
--operation mode is normal

ZD2_header_1.timestamp[9]_lut_out = AE2_HEADER_data.timestamp[9]~reg0;
ZD2_header_1.timestamp[9] = DFFE(ZD2_header_1.timestamp[9]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[9] at LC8_5_Q2
--operation mode is normal

ZD2_header_0.timestamp[9]_lut_out = AE2_HEADER_data.timestamp[9]~reg0;
ZD2_header_0.timestamp[9] = DFFE(ZD2_header_0.timestamp[9]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L882 is daq:inst_daq|mem_interface:inst_mem_interface|i1254~1208 at LC10_5_Q2
--operation mode is normal

UD1L882 = ZD2_header_1.timestamp[9] & (ZD2_header_0.timestamp[9] # ZD2_rd_ptr[0]) # !ZD2_header_1.timestamp[9] & ZD2_header_0.timestamp[9] & !ZD2_rd_ptr[0];


--UD1L982 is daq:inst_daq|mem_interface:inst_mem_interface|i1254~1209 at LC3_13_Q2
--operation mode is normal

UD1L982 = UD1_AnB & UD1L782 # !UD1_AnB & UD1L882;


--ZD1_header_1.timestamp[41] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[41] at LC2_12_Q2
--operation mode is normal

ZD1_header_1.timestamp[41]_lut_out = AE1_HEADER_data.timestamp[41]~reg0;
ZD1_header_1.timestamp[41] = DFFE(ZD1_header_1.timestamp[41]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[41] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[41] at LC8_12_Q2
--operation mode is normal

ZD1_header_0.timestamp[41]_lut_out = AE1_HEADER_data.timestamp[41]~reg0;
ZD1_header_0.timestamp[41] = DFFE(ZD1_header_0.timestamp[41]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L28 is daq:inst_daq|mem_interface:inst_mem_interface|i1155~666 at LC6_12_Q2
--operation mode is normal

UD1L28 = ZD1_header_0.timestamp[41] & (ZD1_header_1.timestamp[41] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[41] & ZD1_header_1.timestamp[41] & ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[41] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[41] at LC4_13_Q2
--operation mode is normal

ZD2_header_1.timestamp[41]_lut_out = AE2_HEADER_data.timestamp[41]~reg0;
ZD2_header_1.timestamp[41] = DFFE(ZD2_header_1.timestamp[41]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[41] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[41] at LC2_13_Q2
--operation mode is normal

ZD2_header_0.timestamp[41]_lut_out = AE2_HEADER_data.timestamp[41]~reg0;
ZD2_header_0.timestamp[41] = DFFE(ZD2_header_0.timestamp[41]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L38 is daq:inst_daq|mem_interface:inst_mem_interface|i1155~667 at LC7_12_Q2
--operation mode is normal

UD1L38 = ZD2_header_1.timestamp[41] & (ZD2_rd_ptr[0] # ZD2_header_0.timestamp[41]) # !ZD2_header_1.timestamp[41] & !ZD2_rd_ptr[0] & ZD2_header_0.timestamp[41];


--UD1L48 is daq:inst_daq|mem_interface:inst_mem_interface|i1155~668 at LC4_12_Q2
--operation mode is normal

UD1L48 = UD1L454Q & (UD1_AnB & UD1L28 # !UD1_AnB & UD1L38);


--WC5_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[9] at EC7_1_H2
WC5_q[9]_data_in = TD1L01Q;
WC5_q[9]_write_enable = ZD1L821;
WC5_q[9]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[9]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[9]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[9] = MEMORY_SEGMENT(WC5_q[9]_data_in, WC5_q[9]_write_enable, WC5_q[9]_clock_0, , , , , , VCC, WC5_q[9]_write_address, WC5_q[9]_read_address);


--WC9_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[9] at EC6_1_F2
WC9_q[9]_data_in = TD1L01Q;
WC9_q[9]_write_enable = ZD2L821;
WC9_q[9]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[9]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[9]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[9] = MEMORY_SEGMENT(WC9_q[9]_data_in, WC9_q[9]_write_enable, WC9_q[9]_clock_0, , , , , , VCC, WC9_q[9]_write_address, WC9_q[9]_read_address);


--UD1L58 is daq:inst_daq|mem_interface:inst_mem_interface|i1155~669 at LC9_13_Q2
--operation mode is normal

UD1L58 = UD1L554Q & (UD1_AnB & WC5_q[9] # !UD1_AnB & WC9_q[9]);


--WC3_q[9] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[9] at EC4_1_S2
WC3_q[9]_data_in = FE1L91;
WC3_q[9]_write_enable = ZD1_i932;
WC3_q[9]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[9]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[9]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[9] = MEMORY_SEGMENT(WC3_q[9]_data_in, WC3_q[9]_write_enable, WC3_q[9]_clock_0, , , , , , VCC, WC3_q[9]_write_address, WC3_q[9]_read_address);


--WC7_q[9] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[9] at EC1_1_U2
WC7_q[9]_data_in = FE2L91;
WC7_q[9]_write_enable = ZD2_i932;
WC7_q[9]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[9]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[9]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[9] = MEMORY_SEGMENT(WC7_q[9]_data_in, WC7_q[9]_write_enable, WC7_q[9]_clock_0, , , , , , VCC, WC7_q[9]_write_address, WC7_q[9]_read_address);


--UD1L68 is daq:inst_daq|mem_interface:inst_mem_interface|i1155~670 at LC6_13_Q2
--operation mode is normal

UD1L68 = WC7_q[9] & (WC3_q[9] # !UD1_AnB) # !WC7_q[9] & UD1_AnB & WC3_q[9];


--UD1L78 is daq:inst_daq|mem_interface:inst_mem_interface|i1155~671 at LC1_12_Q2
--operation mode is normal

UD1L78 = !UD1L454Q & (UD1L58 # UD1L68 & UD1L032);


--UD1L092 is daq:inst_daq|mem_interface:inst_mem_interface|i1254~1210 at LC10_12_Q2
--operation mode is normal

UD1L092 = UD1L354Q & UD1L982 # !UD1L354Q & (UD1L48 # UD1L78);


--ZD1_header_1.timestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[10] at LC3_15_V2
--operation mode is normal

ZD1_header_1.timestamp[10]_lut_out = AE1_HEADER_data.timestamp[10]~reg0;
ZD1_header_1.timestamp[10] = DFFE(ZD1_header_1.timestamp[10]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[10] at LC4_14_V2
--operation mode is normal

ZD1_header_0.timestamp[10]_lut_out = AE1_HEADER_data.timestamp[10]~reg0;
ZD1_header_0.timestamp[10] = DFFE(ZD1_header_0.timestamp[10]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L382 is daq:inst_daq|mem_interface:inst_mem_interface|i1253~1207 at LC6_14_V2
--operation mode is normal

UD1L382 = ZD1_header_1.timestamp[10] & (ZD1_header_0.timestamp[10] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[10] & ZD1_header_0.timestamp[10] & !ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[10] at LC8_13_V2
--operation mode is normal

ZD2_header_1.timestamp[10]_lut_out = AE2_HEADER_data.timestamp[10]~reg0;
ZD2_header_1.timestamp[10] = DFFE(ZD2_header_1.timestamp[10]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[10] at LC7_13_V2
--operation mode is normal

ZD2_header_0.timestamp[10]_lut_out = AE2_HEADER_data.timestamp[10]~reg0;
ZD2_header_0.timestamp[10] = DFFE(ZD2_header_0.timestamp[10]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L482 is daq:inst_daq|mem_interface:inst_mem_interface|i1253~1208 at LC1_12_V2
--operation mode is normal

UD1L482 = ZD2_header_1.timestamp[10] & (ZD2_rd_ptr[0] # ZD2_header_0.timestamp[10]) # !ZD2_header_1.timestamp[10] & !ZD2_rd_ptr[0] & ZD2_header_0.timestamp[10];


--UD1L582 is daq:inst_daq|mem_interface:inst_mem_interface|i1253~1209 at LC6_12_V2
--operation mode is normal

UD1L582 = UD1_AnB & UD1L382 # !UD1_AnB & UD1L482;


--ZD1_header_1.timestamp[42] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[42] at LC8_13_M2
--operation mode is normal

ZD1_header_1.timestamp[42]_lut_out = AE1_HEADER_data.timestamp[42]~reg0;
ZD1_header_1.timestamp[42] = DFFE(ZD1_header_1.timestamp[42]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[42] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[42] at LC2_12_M2
--operation mode is normal

ZD1_header_0.timestamp[42]_lut_out = AE1_HEADER_data.timestamp[42]~reg0;
ZD1_header_0.timestamp[42] = DFFE(ZD1_header_0.timestamp[42]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L67 is daq:inst_daq|mem_interface:inst_mem_interface|i1154~666 at LC4_12_M2
--operation mode is normal

UD1L67 = ZD1_header_1.timestamp[42] & (ZD1_header_0.timestamp[42] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[42] & ZD1_header_0.timestamp[42] & !ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[42] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[42] at LC3_11_M2
--operation mode is normal

ZD2_header_1.timestamp[42]_lut_out = AE2_HEADER_data.timestamp[42]~reg0;
ZD2_header_1.timestamp[42] = DFFE(ZD2_header_1.timestamp[42]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[42] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[42] at LC8_11_M2
--operation mode is normal

ZD2_header_0.timestamp[42]_lut_out = AE2_HEADER_data.timestamp[42]~reg0;
ZD2_header_0.timestamp[42] = DFFE(ZD2_header_0.timestamp[42]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L77 is daq:inst_daq|mem_interface:inst_mem_interface|i1154~667 at LC7_11_M2
--operation mode is normal

UD1L77 = ZD2_header_1.timestamp[42] & (ZD2_header_0.timestamp[42] # ZD2_rd_ptr[0]) # !ZD2_header_1.timestamp[42] & ZD2_header_0.timestamp[42] & !ZD2_rd_ptr[0];


--UD1L87 is daq:inst_daq|mem_interface:inst_mem_interface|i1154~668 at LC8_12_M2
--operation mode is normal

UD1L87 = UD1L454Q & (UD1_AnB & UD1L67 # !UD1_AnB & UD1L77);


--WC5_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[10] at EC6_1_H2
WC5_q[10]_data_in = TD1L11Q;
WC5_q[10]_write_enable = ZD1L821;
WC5_q[10]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[10]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[10]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[10] = MEMORY_SEGMENT(WC5_q[10]_data_in, WC5_q[10]_write_enable, WC5_q[10]_clock_0, , , , , , VCC, WC5_q[10]_write_address, WC5_q[10]_read_address);


--WC9_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[10] at EC7_1_F2
WC9_q[10]_data_in = TD1L11Q;
WC9_q[10]_write_enable = ZD2L821;
WC9_q[10]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[10]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[10]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[10] = MEMORY_SEGMENT(WC9_q[10]_data_in, WC9_q[10]_write_enable, WC9_q[10]_clock_0, , , , , , VCC, WC9_q[10]_write_address, WC9_q[10]_read_address);


--UD1L97 is daq:inst_daq|mem_interface:inst_mem_interface|i1154~669 at LC6_13_M2
--operation mode is normal

UD1L97 = UD1L554Q & (UD1_AnB & WC5_q[10] # !UD1_AnB & WC9_q[10]);


--WC3_q[10] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[10] at EC4_1_C2
WC3_q[10]_data_in = ~GND;
WC3_q[10]_write_enable = ZD1_i932;
WC3_q[10]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[10]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[10]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[10] = MEMORY_SEGMENT(WC3_q[10]_data_in, WC3_q[10]_write_enable, WC3_q[10]_clock_0, , , , , , VCC, WC3_q[10]_write_address, WC3_q[10]_read_address);


--WC7_q[10] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[10] at EC1_1_J2
WC7_q[10]_data_in = ~GND;
WC7_q[10]_write_enable = ZD2_i932;
WC7_q[10]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[10]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[10]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[10] = MEMORY_SEGMENT(WC7_q[10]_data_in, WC7_q[10]_write_enable, WC7_q[10]_clock_0, , , , , , VCC, WC7_q[10]_write_address, WC7_q[10]_read_address);


--UD1L08 is daq:inst_daq|mem_interface:inst_mem_interface|i1154~670 at LC4_13_M2
--operation mode is normal

UD1L08 = UD1_AnB & WC3_q[10] # !UD1_AnB & WC7_q[10];


--UD1L18 is daq:inst_daq|mem_interface:inst_mem_interface|i1154~671 at LC1_13_M2
--operation mode is normal

UD1L18 = !UD1L454Q & (UD1L97 # UD1L032 & UD1L08);


--UD1L682 is daq:inst_daq|mem_interface:inst_mem_interface|i1253~1210 at LC3_12_M2
--operation mode is normal

UD1L682 = UD1L354Q & UD1L582 # !UD1L354Q & (UD1L18 # UD1L87);


--ZD1_header_1.timestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[11] at LC6_9_H2
--operation mode is normal

ZD1_header_1.timestamp[11]_lut_out = AE1_HEADER_data.timestamp[11]~reg0;
ZD1_header_1.timestamp[11] = DFFE(ZD1_header_1.timestamp[11]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[11] at LC10_9_H2
--operation mode is normal

ZD1_header_0.timestamp[11]_lut_out = AE1_HEADER_data.timestamp[11]~reg0;
ZD1_header_0.timestamp[11] = DFFE(ZD1_header_0.timestamp[11]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L972 is daq:inst_daq|mem_interface:inst_mem_interface|i1252~1207 at LC4_9_H2
--operation mode is normal

UD1L972 = ZD1_header_1.timestamp[11] & (ZD1_rd_ptr[0] # ZD1_header_0.timestamp[11]) # !ZD1_header_1.timestamp[11] & !ZD1_rd_ptr[0] & ZD1_header_0.timestamp[11];


--ZD2_header_1.timestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[11] at LC1_6_M2
--operation mode is normal

ZD2_header_1.timestamp[11]_lut_out = AE2_HEADER_data.timestamp[11]~reg0;
ZD2_header_1.timestamp[11] = DFFE(ZD2_header_1.timestamp[11]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[11] at LC4_6_M2
--operation mode is normal

ZD2_header_0.timestamp[11]_lut_out = AE2_HEADER_data.timestamp[11]~reg0;
ZD2_header_0.timestamp[11] = DFFE(ZD2_header_0.timestamp[11]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L082 is daq:inst_daq|mem_interface:inst_mem_interface|i1252~1208 at LC3_6_M2
--operation mode is normal

UD1L082 = ZD2_header_0.timestamp[11] & (ZD2_header_1.timestamp[11] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[11] & ZD2_header_1.timestamp[11] & ZD2_rd_ptr[0];


--UD1L182 is daq:inst_daq|mem_interface:inst_mem_interface|i1252~1209 at LC3_8_H2
--operation mode is normal

UD1L182 = UD1L972 & (UD1_AnB # UD1L082) # !UD1L972 & !UD1_AnB & UD1L082;


--ZD1_header_1.timestamp[43] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[43] at LC1_8_H2
--operation mode is normal

ZD1_header_1.timestamp[43]_lut_out = AE1_HEADER_data.timestamp[43]~reg0;
ZD1_header_1.timestamp[43] = DFFE(ZD1_header_1.timestamp[43]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[43] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[43] at LC7_9_H2
--operation mode is normal

ZD1_header_0.timestamp[43]_lut_out = AE1_HEADER_data.timestamp[43]~reg0;
ZD1_header_0.timestamp[43] = DFFE(ZD1_header_0.timestamp[43]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L07 is daq:inst_daq|mem_interface:inst_mem_interface|i1153~666 at LC2_8_H2
--operation mode is normal

UD1L07 = ZD1_header_0.timestamp[43] & (ZD1_header_1.timestamp[43] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[43] & ZD1_header_1.timestamp[43] & ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[43] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[43] at LC4_14_I2
--operation mode is normal

ZD2_header_1.timestamp[43]_lut_out = AE2_HEADER_data.timestamp[43]~reg0;
ZD2_header_1.timestamp[43] = DFFE(ZD2_header_1.timestamp[43]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[43] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[43] at LC6_14_I2
--operation mode is normal

ZD2_header_0.timestamp[43]_lut_out = AE2_HEADER_data.timestamp[43]~reg0;
ZD2_header_0.timestamp[43] = DFFE(ZD2_header_0.timestamp[43]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L17 is daq:inst_daq|mem_interface:inst_mem_interface|i1153~667 at LC1_13_I2
--operation mode is normal

UD1L17 = ZD2_header_0.timestamp[43] & (ZD2_header_1.timestamp[43] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[43] & ZD2_rd_ptr[0] & ZD2_header_1.timestamp[43];


--UD1L27 is daq:inst_daq|mem_interface:inst_mem_interface|i1153~668 at LC9_8_H2
--operation mode is normal

UD1L27 = UD1L454Q & (UD1_AnB & UD1L07 # !UD1_AnB & UD1L17);


--WC5_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[11] at EC8_1_H2
WC5_q[11]_data_in = ~GND;
WC5_q[11]_write_enable = ZD1L821;
WC5_q[11]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[11]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[11]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[11] = MEMORY_SEGMENT(WC5_q[11]_data_in, WC5_q[11]_write_enable, WC5_q[11]_clock_0, , , , , , VCC, WC5_q[11]_write_address, WC5_q[11]_read_address);


--WC9_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[11] at EC5_1_F2
WC9_q[11]_data_in = ~GND;
WC9_q[11]_write_enable = ZD2L821;
WC9_q[11]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[11]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[11]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[11] = MEMORY_SEGMENT(WC9_q[11]_data_in, WC9_q[11]_write_enable, WC9_q[11]_clock_0, , , , , , VCC, WC9_q[11]_write_address, WC9_q[11]_read_address);


--UD1L37 is daq:inst_daq|mem_interface:inst_mem_interface|i1153~669 at LC5_10_H2
--operation mode is normal

UD1L37 = UD1L554Q & (UD1_AnB & WC5_q[11] # !UD1_AnB & WC9_q[11]);


--WC3_q[11] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[11] at EC3_1_C2
WC3_q[11]_data_in = ~GND;
WC3_q[11]_write_enable = ZD1_i932;
WC3_q[11]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[11]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[11]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[11] = MEMORY_SEGMENT(WC3_q[11]_data_in, WC3_q[11]_write_enable, WC3_q[11]_clock_0, , , , , , VCC, WC3_q[11]_write_address, WC3_q[11]_read_address);


--WC7_q[11] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[11] at EC3_1_J2
WC7_q[11]_data_in = ~GND;
WC7_q[11]_write_enable = ZD2_i932;
WC7_q[11]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[11]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[11]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[11] = MEMORY_SEGMENT(WC7_q[11]_data_in, WC7_q[11]_write_enable, WC7_q[11]_clock_0, , , , , , VCC, WC7_q[11]_write_address, WC7_q[11]_read_address);


--UD1L47 is daq:inst_daq|mem_interface:inst_mem_interface|i1153~670 at LC8_9_H2
--operation mode is normal

UD1L47 = WC3_q[11] & (UD1_AnB # WC7_q[11]) # !WC3_q[11] & !UD1_AnB & WC7_q[11];


--UD1L57 is daq:inst_daq|mem_interface:inst_mem_interface|i1153~671 at LC5_9_H2
--operation mode is normal

UD1L57 = !UD1L454Q & (UD1L37 # UD1L032 & UD1L47);


--UD1L282 is daq:inst_daq|mem_interface:inst_mem_interface|i1252~1210 at LC6_8_H2
--operation mode is normal

UD1L282 = UD1L354Q & UD1L182 # !UD1L354Q & (UD1L27 # UD1L57);


--UD1L952 is daq:inst_daq|mem_interface:inst_mem_interface|i1218~262 at LC6_8_M2
--operation mode is normal

UD1L952 = UD1L254Q & UD1L03 & UD1L63 & UD1L14;


--ZD1_header_1.timestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[12] at LC3_15_G2
--operation mode is normal

ZD1_header_1.timestamp[12]_lut_out = AE1_HEADER_data.timestamp[12]~reg0;
ZD1_header_1.timestamp[12] = DFFE(ZD1_header_1.timestamp[12]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[12] at LC10_15_G2
--operation mode is normal

ZD1_header_0.timestamp[12]_lut_out = AE1_HEADER_data.timestamp[12]~reg0;
ZD1_header_0.timestamp[12] = DFFE(ZD1_header_0.timestamp[12]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L572 is daq:inst_daq|mem_interface:inst_mem_interface|i1251~1172 at LC5_15_G2
--operation mode is normal

UD1L572 = ZD1_header_0.timestamp[12] & (ZD1_header_1.timestamp[12] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[12] & ZD1_rd_ptr[0] & ZD1_header_1.timestamp[12];


--ZD2_header_1.timestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[12] at LC9_13_G2
--operation mode is normal

ZD2_header_1.timestamp[12]_lut_out = AE2_HEADER_data.timestamp[12]~reg0;
ZD2_header_1.timestamp[12] = DFFE(ZD2_header_1.timestamp[12]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[12] at LC3_13_G2
--operation mode is normal

ZD2_header_0.timestamp[12]_lut_out = AE2_HEADER_data.timestamp[12]~reg0;
ZD2_header_0.timestamp[12] = DFFE(ZD2_header_0.timestamp[12]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L672 is daq:inst_daq|mem_interface:inst_mem_interface|i1251~1173 at LC6_13_G2
--operation mode is normal

UD1L672 = ZD2_rd_ptr[0] & ZD2_header_1.timestamp[12] # !ZD2_rd_ptr[0] & ZD2_header_0.timestamp[12];


--UD1L772 is daq:inst_daq|mem_interface:inst_mem_interface|i1251~1174 at LC3_14_G2
--operation mode is normal

UD1L772 = UD1_AnB & UD1L572 # !UD1_AnB & UD1L672;


--ZD1_header_1.timestamp[44] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[44] at LC9_15_G2
--operation mode is normal

ZD1_header_1.timestamp[44]_lut_out = AE1_HEADER_data.timestamp[44]~reg0;
ZD1_header_1.timestamp[44] = DFFE(ZD1_header_1.timestamp[44]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[44] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[44] at LC8_15_G2
--operation mode is normal

ZD1_header_0.timestamp[44]_lut_out = AE1_HEADER_data.timestamp[44]~reg0;
ZD1_header_0.timestamp[44] = DFFE(ZD1_header_0.timestamp[44]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L46 is daq:inst_daq|mem_interface:inst_mem_interface|i1152~666 at LC6_15_G2
--operation mode is normal

UD1L46 = ZD1_rd_ptr[0] & ZD1_header_1.timestamp[44] # !ZD1_rd_ptr[0] & ZD1_header_0.timestamp[44];


--ZD2_header_1.timestamp[44] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[44] at LC3_10_M2
--operation mode is normal

ZD2_header_1.timestamp[44]_lut_out = AE2_HEADER_data.timestamp[44]~reg0;
ZD2_header_1.timestamp[44] = DFFE(ZD2_header_1.timestamp[44]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[44] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[44] at LC7_10_M2
--operation mode is normal

ZD2_header_0.timestamp[44]_lut_out = AE2_HEADER_data.timestamp[44]~reg0;
ZD2_header_0.timestamp[44] = DFFE(ZD2_header_0.timestamp[44]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L56 is daq:inst_daq|mem_interface:inst_mem_interface|i1152~667 at LC5_10_M2
--operation mode is normal

UD1L56 = ZD2_header_1.timestamp[44] & (ZD2_header_0.timestamp[44] # ZD2_rd_ptr[0]) # !ZD2_header_1.timestamp[44] & ZD2_header_0.timestamp[44] & !ZD2_rd_ptr[0];


--UD1L66 is daq:inst_daq|mem_interface:inst_mem_interface|i1152~668 at LC10_14_G2
--operation mode is normal

UD1L66 = UD1L454Q & (UD1_AnB & UD1L46 # !UD1_AnB & UD1L56);


--WC5_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[12] at EC1_1_H2
WC5_q[12]_data_in = ~GND;
WC5_q[12]_write_enable = ZD1L821;
WC5_q[12]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[12]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[12]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[12] = MEMORY_SEGMENT(WC5_q[12]_data_in, WC5_q[12]_write_enable, WC5_q[12]_clock_0, , , , , , VCC, WC5_q[12]_write_address, WC5_q[12]_read_address);


--WC9_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[12] at EC1_1_F2
WC9_q[12]_data_in = ~GND;
WC9_q[12]_write_enable = ZD2L821;
WC9_q[12]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[12]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[12]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[12] = MEMORY_SEGMENT(WC9_q[12]_data_in, WC9_q[12]_write_enable, WC9_q[12]_clock_0, , , , , , VCC, WC9_q[12]_write_address, WC9_q[12]_read_address);


--UD1L76 is daq:inst_daq|mem_interface:inst_mem_interface|i1152~669 at LC6_16_G2
--operation mode is normal

UD1L76 = UD1L554Q & (UD1_AnB & WC5_q[12] # !UD1_AnB & WC9_q[12]);


--WC3_q[12] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[12] at EC2_1_O2
WC3_q[12]_data_in = ~GND;
WC3_q[12]_write_enable = ZD1_i932;
WC3_q[12]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[12]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[12]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[12] = MEMORY_SEGMENT(WC3_q[12]_data_in, WC3_q[12]_write_enable, WC3_q[12]_clock_0, , , , , , VCC, WC3_q[12]_write_address, WC3_q[12]_read_address);


--WC7_q[12] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[12] at EC1_1_G2
WC7_q[12]_data_in = ~GND;
WC7_q[12]_write_enable = ZD2_i932;
WC7_q[12]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[12]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[12]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[12] = MEMORY_SEGMENT(WC7_q[12]_data_in, WC7_q[12]_write_enable, WC7_q[12]_clock_0, , , , , , VCC, WC7_q[12]_write_address, WC7_q[12]_read_address);


--UD1L86 is daq:inst_daq|mem_interface:inst_mem_interface|i1152~670 at LC7_16_G2
--operation mode is normal

UD1L86 = WC7_q[12] & (WC3_q[12] # !UD1_AnB) # !WC7_q[12] & UD1_AnB & WC3_q[12];


--UD1L96 is daq:inst_daq|mem_interface:inst_mem_interface|i1152~671 at LC7_15_G2
--operation mode is normal

UD1L96 = !UD1L454Q & (UD1L76 # UD1L032 & UD1L86);


--UD1L872 is daq:inst_daq|mem_interface:inst_mem_interface|i1251~1175 at LC2_14_G2
--operation mode is normal

UD1L872 = UD1L354Q & UD1L772 # !UD1L354Q & (UD1L66 # UD1L96);


--ZD1_header_1.timestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[13] at LC2_13_H2
--operation mode is normal

ZD1_header_1.timestamp[13]_lut_out = AE1_HEADER_data.timestamp[13]~reg0;
ZD1_header_1.timestamp[13] = DFFE(ZD1_header_1.timestamp[13]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[13] at LC7_13_H2
--operation mode is normal

ZD1_header_0.timestamp[13]_lut_out = AE1_HEADER_data.timestamp[13]~reg0;
ZD1_header_0.timestamp[13] = DFFE(ZD1_header_0.timestamp[13]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L172 is daq:inst_daq|mem_interface:inst_mem_interface|i1250~1172 at LC6_13_H2
--operation mode is normal

UD1L172 = ZD1_rd_ptr[0] & ZD1_header_1.timestamp[13] # !ZD1_rd_ptr[0] & ZD1_header_0.timestamp[13];


--ZD2_header_1.timestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[13] at LC5_14_D2
--operation mode is normal

ZD2_header_1.timestamp[13]_lut_out = AE2_HEADER_data.timestamp[13]~reg0;
ZD2_header_1.timestamp[13] = DFFE(ZD2_header_1.timestamp[13]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[13] at LC1_14_D2
--operation mode is normal

ZD2_header_0.timestamp[13]_lut_out = AE2_HEADER_data.timestamp[13]~reg0;
ZD2_header_0.timestamp[13] = DFFE(ZD2_header_0.timestamp[13]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L272 is daq:inst_daq|mem_interface:inst_mem_interface|i1250~1173 at LC10_13_D2
--operation mode is normal

UD1L272 = ZD2_header_0.timestamp[13] & (ZD2_header_1.timestamp[13] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[13] & ZD2_rd_ptr[0] & ZD2_header_1.timestamp[13];


--UD1L372 is daq:inst_daq|mem_interface:inst_mem_interface|i1250~1174 at LC7_12_H2
--operation mode is normal

UD1L372 = UD1L172 & (UD1_AnB # UD1L272) # !UD1L172 & !UD1_AnB & UD1L272;


--ZD1_header_1.timestamp[45] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[45] at LC9_13_H2
--operation mode is normal

ZD1_header_1.timestamp[45]_lut_out = AE1_HEADER_data.timestamp[45]~reg0;
ZD1_header_1.timestamp[45] = DFFE(ZD1_header_1.timestamp[45]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[45] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[45] at LC2_12_H2
--operation mode is normal

ZD1_header_0.timestamp[45]_lut_out = AE1_HEADER_data.timestamp[45]~reg0;
ZD1_header_0.timestamp[45] = DFFE(ZD1_header_0.timestamp[45]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L85 is daq:inst_daq|mem_interface:inst_mem_interface|i1151~666 at LC5_13_H2
--operation mode is normal

UD1L85 = ZD1_rd_ptr[0] & ZD1_header_1.timestamp[45] # !ZD1_rd_ptr[0] & ZD1_header_0.timestamp[45];


--ZD2_header_1.timestamp[45] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[45] at LC7_11_D2
--operation mode is normal

ZD2_header_1.timestamp[45]_lut_out = AE2_HEADER_data.timestamp[45]~reg0;
ZD2_header_1.timestamp[45] = DFFE(ZD2_header_1.timestamp[45]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[45] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[45] at LC3_11_D2
--operation mode is normal

ZD2_header_0.timestamp[45]_lut_out = AE2_HEADER_data.timestamp[45]~reg0;
ZD2_header_0.timestamp[45] = DFFE(ZD2_header_0.timestamp[45]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L95 is daq:inst_daq|mem_interface:inst_mem_interface|i1151~667 at LC9_11_D2
--operation mode is normal

UD1L95 = ZD2_header_0.timestamp[45] & (ZD2_header_1.timestamp[45] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[45] & ZD2_header_1.timestamp[45] & ZD2_rd_ptr[0];


--UD1L06 is daq:inst_daq|mem_interface:inst_mem_interface|i1151~668 at LC6_12_H2
--operation mode is normal

UD1L06 = UD1L454Q & (UD1_AnB & UD1L85 # !UD1_AnB & UD1L95);


--WC5_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[13] at EC2_1_H2
WC5_q[13]_data_in = ~GND;
WC5_q[13]_write_enable = ZD1L821;
WC5_q[13]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[13]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[13]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[13] = MEMORY_SEGMENT(WC5_q[13]_data_in, WC5_q[13]_write_enable, WC5_q[13]_clock_0, , , , , , VCC, WC5_q[13]_write_address, WC5_q[13]_read_address);


--WC9_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[13] at EC2_1_F2
WC9_q[13]_data_in = ~GND;
WC9_q[13]_write_enable = ZD2L821;
WC9_q[13]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[13]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[13]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[13] = MEMORY_SEGMENT(WC9_q[13]_data_in, WC9_q[13]_write_enable, WC9_q[13]_clock_0, , , , , , VCC, WC9_q[13]_write_address, WC9_q[13]_read_address);


--UD1L16 is daq:inst_daq|mem_interface:inst_mem_interface|i1151~669 at LC1_12_H2
--operation mode is normal

UD1L16 = UD1L554Q & (UD1_AnB & WC5_q[13] # !UD1_AnB & WC9_q[13]);


--WC3_q[13] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[13] at EC4_1_O2
WC3_q[13]_data_in = ~GND;
WC3_q[13]_write_enable = ZD1_i932;
WC3_q[13]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[13]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[13]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[13] = MEMORY_SEGMENT(WC3_q[13]_data_in, WC3_q[13]_write_enable, WC3_q[13]_clock_0, , , , , , VCC, WC3_q[13]_write_address, WC3_q[13]_read_address);


--WC7_q[13] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[13] at EC4_1_G2
WC7_q[13]_data_in = ~GND;
WC7_q[13]_write_enable = ZD2_i932;
WC7_q[13]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[13]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[13]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[13] = MEMORY_SEGMENT(WC7_q[13]_data_in, WC7_q[13]_write_enable, WC7_q[13]_clock_0, , , , , , VCC, WC7_q[13]_write_address, WC7_q[13]_read_address);


--UD1L26 is daq:inst_daq|mem_interface:inst_mem_interface|i1151~670 at LC10_12_H2
--operation mode is normal

UD1L26 = WC7_q[13] & (WC3_q[13] # !UD1_AnB) # !WC7_q[13] & UD1_AnB & WC3_q[13];


--UD1L36 is daq:inst_daq|mem_interface:inst_mem_interface|i1151~671 at LC9_12_H2
--operation mode is normal

UD1L36 = !UD1L454Q & (UD1L16 # UD1L032 & UD1L26);


--UD1L472 is daq:inst_daq|mem_interface:inst_mem_interface|i1250~1175 at LC3_12_H2
--operation mode is normal

UD1L472 = UD1L354Q & UD1L372 # !UD1L354Q & (UD1L06 # UD1L36);


--ZD1_header_1.timestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[14] at LC1_14_H2
--operation mode is normal

ZD1_header_1.timestamp[14]_lut_out = AE1_HEADER_data.timestamp[14]~reg0;
ZD1_header_1.timestamp[14] = DFFE(ZD1_header_1.timestamp[14]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[14] at LC8_13_H2
--operation mode is normal

ZD1_header_0.timestamp[14]_lut_out = AE1_HEADER_data.timestamp[14]~reg0;
ZD1_header_0.timestamp[14] = DFFE(ZD1_header_0.timestamp[14]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L762 is daq:inst_daq|mem_interface:inst_mem_interface|i1249~1172 at LC1_13_H2
--operation mode is normal

UD1L762 = ZD1_rd_ptr[0] & ZD1_header_1.timestamp[14] # !ZD1_rd_ptr[0] & ZD1_header_0.timestamp[14];


--ZD2_header_1.timestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[14] at LC5_9_D2
--operation mode is normal

ZD2_header_1.timestamp[14]_lut_out = AE2_HEADER_data.timestamp[14]~reg0;
ZD2_header_1.timestamp[14] = DFFE(ZD2_header_1.timestamp[14]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[14] at LC7_9_D2
--operation mode is normal

ZD2_header_0.timestamp[14]_lut_out = AE2_HEADER_data.timestamp[14]~reg0;
ZD2_header_0.timestamp[14] = DFFE(ZD2_header_0.timestamp[14]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L862 is daq:inst_daq|mem_interface:inst_mem_interface|i1249~1173 at LC6_9_D2
--operation mode is normal

UD1L862 = ZD2_header_1.timestamp[14] & (ZD2_header_0.timestamp[14] # ZD2_rd_ptr[0]) # !ZD2_header_1.timestamp[14] & ZD2_header_0.timestamp[14] & !ZD2_rd_ptr[0];


--UD1L962 is daq:inst_daq|mem_interface:inst_mem_interface|i1249~1174 at LC5_12_J2
--operation mode is normal

UD1L962 = UD1_AnB & UD1L762 # !UD1_AnB & UD1L862;


--ZD1_header_1.timestamp[46] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[46] at LC2_11_J2
--operation mode is normal

ZD1_header_1.timestamp[46]_lut_out = AE1_HEADER_data.timestamp[46]~reg0;
ZD1_header_1.timestamp[46] = DFFE(ZD1_header_1.timestamp[46]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[46] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[46] at LC3_12_J2
--operation mode is normal

ZD1_header_0.timestamp[46]_lut_out = AE1_HEADER_data.timestamp[46]~reg0;
ZD1_header_0.timestamp[46] = DFFE(ZD1_header_0.timestamp[46]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L25 is daq:inst_daq|mem_interface:inst_mem_interface|i1150~666 at LC4_12_J2
--operation mode is normal

UD1L25 = ZD1_header_1.timestamp[46] & (ZD1_header_0.timestamp[46] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[46] & ZD1_header_0.timestamp[46] & !ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[46] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[46] at LC7_13_J2
--operation mode is normal

ZD2_header_1.timestamp[46]_lut_out = AE2_HEADER_data.timestamp[46]~reg0;
ZD2_header_1.timestamp[46] = DFFE(ZD2_header_1.timestamp[46]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[46] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[46] at LC1_13_J2
--operation mode is normal

ZD2_header_0.timestamp[46]_lut_out = AE2_HEADER_data.timestamp[46]~reg0;
ZD2_header_0.timestamp[46] = DFFE(ZD2_header_0.timestamp[46]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L35 is daq:inst_daq|mem_interface:inst_mem_interface|i1150~667 at LC7_12_J2
--operation mode is normal

UD1L35 = ZD2_header_1.timestamp[46] & (ZD2_rd_ptr[0] # ZD2_header_0.timestamp[46]) # !ZD2_header_1.timestamp[46] & !ZD2_rd_ptr[0] & ZD2_header_0.timestamp[46];


--UD1L45 is daq:inst_daq|mem_interface:inst_mem_interface|i1150~668 at LC9_12_J2
--operation mode is normal

UD1L45 = UD1L454Q & (UD1_AnB & UD1L25 # !UD1_AnB & UD1L35);


--WC5_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[14] at EC5_1_H2
WC5_q[14]_data_in = ~GND;
WC5_q[14]_write_enable = ZD1L821;
WC5_q[14]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[14]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[14]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[14] = MEMORY_SEGMENT(WC5_q[14]_data_in, WC5_q[14]_write_enable, WC5_q[14]_clock_0, , , , , , VCC, WC5_q[14]_write_address, WC5_q[14]_read_address);


--WC9_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[14] at EC4_1_F2
WC9_q[14]_data_in = ~GND;
WC9_q[14]_write_enable = ZD2L821;
WC9_q[14]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[14]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[14]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[14] = MEMORY_SEGMENT(WC9_q[14]_data_in, WC9_q[14]_write_enable, WC9_q[14]_clock_0, , , , , , VCC, WC9_q[14]_write_address, WC9_q[14]_read_address);


--UD1L55 is daq:inst_daq|mem_interface:inst_mem_interface|i1150~669 at LC3_13_J2
--operation mode is normal

UD1L55 = UD1L554Q & (UD1_AnB & WC5_q[14] # !UD1_AnB & WC9_q[14]);


--WC3_q[14] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[14] at EC2_1_C2
WC3_q[14]_data_in = ~GND;
WC3_q[14]_write_enable = ZD1_i932;
WC3_q[14]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[14]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[14]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[14] = MEMORY_SEGMENT(WC3_q[14]_data_in, WC3_q[14]_write_enable, WC3_q[14]_clock_0, , , , , , VCC, WC3_q[14]_write_address, WC3_q[14]_read_address);


--WC7_q[14] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[14] at EC4_1_J2
WC7_q[14]_data_in = ~GND;
WC7_q[14]_write_enable = ZD2_i932;
WC7_q[14]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[14]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[14]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[14] = MEMORY_SEGMENT(WC7_q[14]_data_in, WC7_q[14]_write_enable, WC7_q[14]_clock_0, , , , , , VCC, WC7_q[14]_write_address, WC7_q[14]_read_address);


--UD1L65 is daq:inst_daq|mem_interface:inst_mem_interface|i1150~670 at LC2_13_J2
--operation mode is normal

UD1L65 = WC7_q[14] & (WC3_q[14] # !UD1_AnB) # !WC7_q[14] & UD1_AnB & WC3_q[14];


--UD1L75 is daq:inst_daq|mem_interface:inst_mem_interface|i1150~671 at LC8_12_J2
--operation mode is normal

UD1L75 = !UD1L454Q & (UD1L55 # UD1L65 & UD1L032);


--UD1L072 is daq:inst_daq|mem_interface:inst_mem_interface|i1249~1175 at LC10_12_J2
--operation mode is normal

UD1L072 = UD1L354Q & UD1L962 # !UD1L354Q & (UD1L45 # UD1L75);


--ZD1_header_1.timestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[15] at LC7_11_J2
--operation mode is normal

ZD1_header_1.timestamp[15]_lut_out = AE1_HEADER_data.timestamp[15]~reg0;
ZD1_header_1.timestamp[15] = DFFE(ZD1_header_1.timestamp[15]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[15] at LC3_10_J2
--operation mode is normal

ZD1_header_0.timestamp[15]_lut_out = AE1_HEADER_data.timestamp[15]~reg0;
ZD1_header_0.timestamp[15] = DFFE(ZD1_header_0.timestamp[15]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L362 is daq:inst_daq|mem_interface:inst_mem_interface|i1248~1172 at LC5_10_J2
--operation mode is normal

UD1L362 = ZD1_header_1.timestamp[15] & (ZD1_header_0.timestamp[15] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[15] & ZD1_header_0.timestamp[15] & !ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[15] at LC6_8_J2
--operation mode is normal

ZD2_header_1.timestamp[15]_lut_out = AE2_HEADER_data.timestamp[15]~reg0;
ZD2_header_1.timestamp[15] = DFFE(ZD2_header_1.timestamp[15]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[15] at LC3_8_J2
--operation mode is normal

ZD2_header_0.timestamp[15]_lut_out = AE2_HEADER_data.timestamp[15]~reg0;
ZD2_header_0.timestamp[15] = DFFE(ZD2_header_0.timestamp[15]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L462 is daq:inst_daq|mem_interface:inst_mem_interface|i1248~1173 at LC5_8_J2
--operation mode is normal

UD1L462 = ZD2_header_1.timestamp[15] & (ZD2_header_0.timestamp[15] # ZD2_rd_ptr[0]) # !ZD2_header_1.timestamp[15] & ZD2_header_0.timestamp[15] & !ZD2_rd_ptr[0];


--UD1L562 is daq:inst_daq|mem_interface:inst_mem_interface|i1248~1174 at LC3_9_J2
--operation mode is normal

UD1L562 = UD1_AnB & UD1L362 # !UD1_AnB & UD1L462;


--ZD1_header_1.timestamp[47] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[47] at LC3_14_J2
--operation mode is normal

ZD1_header_1.timestamp[47]_lut_out = AE1_HEADER_data.timestamp[47]~reg0;
ZD1_header_1.timestamp[47] = DFFE(ZD1_header_1.timestamp[47]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[47] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[47] at LC9_15_J2
--operation mode is normal

ZD1_header_0.timestamp[47]_lut_out = AE1_HEADER_data.timestamp[47]~reg0;
ZD1_header_0.timestamp[47] = DFFE(ZD1_header_0.timestamp[47]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L64 is daq:inst_daq|mem_interface:inst_mem_interface|i1149~668 at LC6_14_J2
--operation mode is normal

UD1L64 = ZD1_header_0.timestamp[47] & (ZD1_header_1.timestamp[47] # !ZD1_rd_ptr[0]) # !ZD1_header_0.timestamp[47] & ZD1_rd_ptr[0] & ZD1_header_1.timestamp[47];


--ZD2_header_1.timestamp[47] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[47] at LC8_10_E2
--operation mode is normal

ZD2_header_1.timestamp[47]_lut_out = AE2_HEADER_data.timestamp[47]~reg0;
ZD2_header_1.timestamp[47] = DFFE(ZD2_header_1.timestamp[47]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[47] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[47] at LC3_10_E2
--operation mode is normal

ZD2_header_0.timestamp[47]_lut_out = AE2_HEADER_data.timestamp[47]~reg0;
ZD2_header_0.timestamp[47] = DFFE(ZD2_header_0.timestamp[47]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L74 is daq:inst_daq|mem_interface:inst_mem_interface|i1149~669 at LC6_10_E2
--operation mode is normal

UD1L74 = ZD2_header_1.timestamp[47] & (ZD2_header_0.timestamp[47] # ZD2_rd_ptr[0]) # !ZD2_header_1.timestamp[47] & ZD2_header_0.timestamp[47] & !ZD2_rd_ptr[0];


--UD1L84 is daq:inst_daq|mem_interface:inst_mem_interface|i1149~670 at LC3_15_J2
--operation mode is normal

UD1L84 = UD1L454Q & (UD1_AnB & UD1L64 # !UD1_AnB & UD1L74);


--WC5_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[15] at EC4_1_H2
WC5_q[15]_data_in = ~GND;
WC5_q[15]_write_enable = ZD1L821;
WC5_q[15]_clock_0 = GLOBAL(JE1_outclock1);
WC5_q[15]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC5_q[15]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC5_q[15] = MEMORY_SEGMENT(WC5_q[15]_data_in, WC5_q[15]_write_enable, WC5_q[15]_clock_0, , , , , , VCC, WC5_q[15]_write_address, WC5_q[15]_read_address);


--WC9_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_odd|altdpram:altdpram_component|q[15] at EC8_1_F2
WC9_q[15]_data_in = ~GND;
WC9_q[15]_write_enable = ZD2L821;
WC9_q[15]_clock_0 = GLOBAL(JE1_outclock1);
WC9_q[15]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC9_q[15]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC9_q[15] = MEMORY_SEGMENT(WC9_q[15]_data_in, WC9_q[15]_write_enable, WC9_q[15]_clock_0, , , , , , VCC, WC9_q[15]_write_address, WC9_q[15]_read_address);


--UD1L94 is daq:inst_daq|mem_interface:inst_mem_interface|i1149~671 at LC6_16_J2
--operation mode is normal

UD1L94 = WC9_q[15] & (WC5_q[15] # !UD1_AnB) # !WC9_q[15] & UD1_AnB & WC5_q[15];


--UD1L05 is daq:inst_daq|mem_interface:inst_mem_interface|i1149~672 at LC5_16_J2
--operation mode is normal

UD1L05 = !UD1L454Q & (UD1L15 # UD1L554Q & UD1L94);


--UD1L662 is daq:inst_daq|mem_interface:inst_mem_interface|i1248~1175 at LC5_15_J2
--operation mode is normal

UD1L662 = UD1L354Q & UD1L562 # !UD1L354Q & (UD1L84 # UD1L05);


--KE1L54Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[12]~reg0 at LC3_11_M1
--operation mode is normal

KE1L54Q_lut_out = KE1L12 & (SE1_MASTERHADDR[12] # !KE1L42 & KE1L54Q) # !KE1L12 & !KE1L42 & KE1L54Q;
KE1L54Q = DFFE(KE1L54Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L64Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[13]~reg0 at LC5_12_M1
--operation mode is normal

KE1L64Q_lut_out = KE1L42 & KE1L12 & SE1_MASTERHADDR[13] # !KE1L42 & (KE1L64Q # KE1L12 & SE1_MASTERHADDR[13]);
KE1L64Q = DFFE(KE1L64Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L44Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[11]~reg0 at LC10_12_M1
--operation mode is normal

KE1L44Q_lut_out = KE1L42 & KE1L12 & SE1_MASTERHADDR[11] # !KE1L42 & (KE1L44Q # KE1L12 & SE1_MASTERHADDR[11]);
KE1L44Q = DFFE(KE1L44Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L24Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[9]~reg0 at LC7_11_M1
--operation mode is normal

KE1L24Q_lut_out = KE1L24Q & (KE1L12 & SE1_MASTERHADDR[9] # !KE1L42) # !KE1L24Q & KE1L12 & SE1_MASTERHADDR[9];
KE1L24Q = DFFE(KE1L24Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L481 is slaveregister:inst_slaveregister|i38~19 at LC2_11_M1
--operation mode is normal

J1L481 = !KE1L54Q & !KE1L64Q & !KE1L24Q & !KE1L44Q;


--QE1_q[0] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0] at EC7_1_B1
QE1_q[0]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[0]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[0] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[0]_write_address, QE1_q[0]_read_address);


--KE1L34Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[10]~reg0 at LC5_13_M1
--operation mode is normal

KE1L34Q_lut_out = KE1L12 & (SE1_MASTERHADDR[10] # !KE1L42 & KE1L34Q) # !KE1L12 & !KE1L42 & KE1L34Q;
KE1L34Q = DFFE(KE1L34Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L027 is slaveregister:inst_slaveregister|i3848~120 at LC6_11_B2
--operation mode is normal

J1L027 = !KE1L34Q & J1L481 & QE1_q[0];


--J1_i38 is slaveregister:inst_slaveregister|i38 at LC10_15_B1
--operation mode is normal

J1_i38 = KE1L34Q # !J1L481;


--KE1L14Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[8]~reg0 at LC1_13_M1
--operation mode is normal

KE1L14Q_lut_out = KE1L12 & (SE1_MASTERHADDR[8] # !KE1L42 & KE1L14Q) # !KE1L12 & !KE1L42 & KE1L14Q;
KE1L14Q = DFFE(KE1L14Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L04Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[7]~reg0 at LC7_13_M1
--operation mode is normal

KE1L04Q_lut_out = KE1L12 & (SE1_MASTERHADDR[7] # !KE1L42 & KE1L04Q) # !KE1L12 & !KE1L42 & KE1L04Q;
KE1L04Q = DFFE(KE1L04Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L93Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[6]~reg0 at LC3_14_M1
--operation mode is normal

KE1L93Q_lut_out = KE1L42 & KE1L12 & SE1_MASTERHADDR[6] # !KE1L42 & (KE1L93Q # KE1L12 & SE1_MASTERHADDR[6]);
KE1L93Q = DFFE(KE1L93Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L612 is slaveregister:inst_slaveregister|i1654~28 at LC3_3_B1
--operation mode is normal

J1L612 = !KE1L93Q & !KE1L04Q;


--J1_i306 is slaveregister:inst_slaveregister|i306 at LC9_3_B1
--operation mode is normal

J1_i306 = KE1L14Q # !J1L612 # !KE1L34Q # !J1L481;


--KE1L53Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[2]~reg0 at LC6_11_M1
--operation mode is normal

KE1L53Q_lut_out = KE1L53Q & (KE1L12 & SE1_MASTERHADDR[2] # !KE1L42) # !KE1L53Q & KE1L12 & SE1_MASTERHADDR[2];
KE1L53Q = DFFE(KE1L53Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L73Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[4]~reg0 at LC8_13_M1
--operation mode is normal

KE1L73Q_lut_out = KE1L12 & (SE1_MASTERHADDR[4] # !KE1L42 & KE1L73Q) # !KE1L12 & !KE1L42 & KE1L73Q;
KE1L73Q = DFFE(KE1L73Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L63Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[3]~reg0 at LC6_13_M1
--operation mode is normal

KE1L63Q_lut_out = KE1L12 & (SE1_MASTERHADDR[3] # KE1L63Q & !KE1L42) # !KE1L12 & KE1L63Q & !KE1L42;
KE1L63Q = DFFE(KE1L63Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L83Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_address[5]~reg0 at LC9_13_M1
--operation mode is normal

KE1L83Q_lut_out = KE1L12 & (SE1_MASTERHADDR[5] # !KE1L42 & KE1L83Q) # !KE1L12 & !KE1L42 & KE1L83Q;
KE1L83Q = DFFE(KE1L83Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L902 is slaveregister:inst_slaveregister|i1238~29 at LC9_11_H1
--operation mode is normal

J1L902 = !KE1L73Q & !KE1L63Q & !KE1L83Q;


--J1L206 is slaveregister:inst_slaveregister|i3832~99 at LC2_15_B1
--operation mode is normal

J1L206 = J1_i38 & (J1_i306 # KE1L53Q # !J1L902);


--J1_DAQ_ctrl_local.enable_DAQ is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_DAQ at LC3_10_O2
--operation mode is normal

J1_DAQ_ctrl_local.enable_DAQ_lut_out = SE1_MASTERHWDATA[0];
J1_DAQ_ctrl_local.enable_DAQ = DFFE(J1_DAQ_ctrl_local.enable_DAQ_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L651);


--J1L712 is slaveregister:inst_slaveregister|i1654~29 at LC7_3_B1
--operation mode is normal

J1L712 = J1L481 & !KE1L04Q & KE1L34Q & !KE1L93Q;


--J1L691 is slaveregister:inst_slaveregister|i852~20 at LC6_10_B1
--operation mode is normal

J1L691 = !KE1L53Q & KE1L73Q & !KE1L63Q;

--J1L891 is slaveregister:inst_slaveregister|i852~23 at LC6_10_B1
--operation mode is normal

J1L891 = !KE1L53Q & KE1L73Q & !KE1L63Q;


--J1_i334 is slaveregister:inst_slaveregister|i334 at LC2_10_B1
--operation mode is normal

J1_i334 = KE1L83Q # KE1L14Q # !J1L691 # !J1L712;


--J1L127 is slaveregister:inst_slaveregister|i3848~121 at LC3_12_B2
--operation mode is normal

J1L127 = J1L027 # J1_DAQ_ctrl_local.enable_DAQ & !J1_i334 & J1L206;


--J1_DAQ_ctrl_local.trigger_enable[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0] at LC4_8_O2
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[0]_lut_out = SE1_MASTERHWDATA[0];
J1_DAQ_ctrl_local.trigger_enable[0] = DFFE(J1_DAQ_ctrl_local.trigger_enable[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1_i150 is slaveregister:inst_slaveregister|i150 at LC2_16_B1
--operation mode is normal

J1_i150 = KE1L14Q # KE1L53Q # !J1L902 # !J1L712;


--J1L227 is slaveregister:inst_slaveregister|i3848~122 at LC9_12_B2
--operation mode is normal

J1L227 = J1L127 # J1_DAQ_ctrl_local.trigger_enable[0] & J1_i38 & !J1_i150;


--J1L317 is slaveregister:inst_slaveregister|i3847~131 at LC3_5_D1
--operation mode is normal

J1L317 = KE1L63Q # KE1L73Q & KE1L53Q;


--J1L417 is slaveregister:inst_slaveregister|i3847~132 at LC5_5_D1
--operation mode is normal

J1L417 = KE1L14Q # J1L317 # !KE1L83Q # !J1L712;


--J1L791 is slaveregister:inst_slaveregister|i852~21 at LC10_11_H1
--operation mode is normal

J1L791 = KE1L73Q & !KE1L63Q & !KE1L83Q & !KE1L53Q;


--J1L517 is slaveregister:inst_slaveregister|i3847~133 at LC2_10_G1
--operation mode is normal

J1L517 = J1L206 & J1L417 & (J1_i306 # !J1L791);

--J1L917 is slaveregister:inst_slaveregister|i3847~139 at LC2_10_G1
--operation mode is normal

J1L917 = J1L206 & J1L417 & (J1_i306 # !J1L791);


--J1L002 is slaveregister:inst_slaveregister|i908~32 at LC10_13_M1
--operation mode is normal

J1L002 = KE1L04Q # !KE1L93Q;


--J1_i908 is slaveregister:inst_slaveregister|i908 at LC9_12_M1
--operation mode is normal

J1_i908 = KE1L14Q # J1L002 # !KE1L34Q # !J1L481;


--J1L385 is slaveregister:inst_slaveregister|i3829~683 at LC7_14_J1
--operation mode is normal

J1L385 = !KE1L63Q & !KE1L73Q & KE1L83Q & !J1_i908;


--J1_CS_ctrl_local.CS_time[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0] at LC5_2_F1
--operation mode is normal

J1_CS_ctrl_local.CS_time[0]_lut_out = SE1_MASTERHWDATA[0];
J1_CS_ctrl_local.CS_time[0] = DFFE(J1_CS_ctrl_local.CS_time[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1_CS_ctrl_local.CS_enable[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[0] at LC3_10_F1
--operation mode is normal

J1_CS_ctrl_local.CS_enable[0]_lut_out = SE1_MASTERHWDATA[0];
J1_CS_ctrl_local.CS_enable[0] = DFFE(J1_CS_ctrl_local.CS_enable[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--J1L735 is slaveregister:inst_slaveregister|i3656~526 at LC3_13_F1
--operation mode is normal

J1L735 = J1_CS_ctrl_local.CS_enable[0] & (J1_CS_ctrl_local.CS_time[0] # !KE1L53Q) # !J1_CS_ctrl_local.CS_enable[0] & J1_CS_ctrl_local.CS_time[0] & KE1L53Q;


--J1L835 is slaveregister:inst_slaveregister|i3656~527 at LC2_13_F1
--operation mode is normal

J1L835 = KE1L53Q & N33_sload_path[32] # !KE1L53Q & N33_sload_path[0];


--J1_i761 is slaveregister:inst_slaveregister|i761 at LC2_12_B1
--operation mode is normal

J1_i761 = KE1L73Q # J1_i908 # KE1L63Q # KE1L83Q;

--J1L491 is slaveregister:inst_slaveregister|i761~29 at LC2_12_B1
--operation mode is normal

J1L491 = KE1L73Q # J1_i908 # KE1L63Q # KE1L83Q;


--J1L935 is slaveregister:inst_slaveregister|i3656~528 at LC1_13_F1
--operation mode is normal

J1L935 = J1_i761 & J1L385 & J1L735 # !J1_i761 & J1L835;


--J1L202 is slaveregister:inst_slaveregister|i922~60 at LC7_9_C1
--operation mode is normal

J1L202 = KE1L73Q # !KE1L83Q;


--J1L045 is slaveregister:inst_slaveregister|i3656~529 at LC3_11_L1
--operation mode is normal

J1L045 = KE1L63Q & KE1L53Q;


--J1L135 is slaveregister:inst_slaveregister|i3655~231 at LC7_5_I1
--operation mode is normal

J1L135 = J1_i908 # !J1L902 & (J1L045 # J1L202);

--J1L635 is slaveregister:inst_slaveregister|i3655~238 at LC7_5_I1
--operation mode is normal

J1L635 = J1_i908 # !J1L902 & (J1L045 # J1L202);


--J1L702 is slaveregister:inst_slaveregister|i1217~31 at LC4_13_M1
--operation mode is normal

J1L702 = KE1L93Q # !KE1L04Q;


--J1_i1217 is slaveregister:inst_slaveregister|i1217 at LC1_12_M1
--operation mode is normal

J1_i1217 = KE1L14Q # J1L702 # !KE1L34Q # !J1L481;


--J1_i1238 is slaveregister:inst_slaveregister|i1238 at LC4_2_I1
--operation mode is normal

J1_i1238 = KE1L73Q # KE1L63Q # J1_i1217 # KE1L83Q;


--J1L112 is slaveregister:inst_slaveregister|i1425~26 at LC8_14_I1
--operation mode is normal

J1L112 = KE1L83Q # KE1L73Q # KE1L53Q # !KE1L63Q;


--J1L981 is slaveregister:inst_slaveregister|i424~29 at LC9_14_I1
--operation mode is normal

J1L981 = !KE1L73Q & !KE1L63Q;


--J1L103 is slaveregister:inst_slaveregister|i3431~541 at LC7_15_I1
--operation mode is normal

J1L103 = J1_i1217 # J1L112 & (!KE1L83Q # !J1L981);

--J1L213 is slaveregister:inst_slaveregister|i3431~564 at LC7_15_I1
--operation mode is normal

J1L213 = J1_i1217 # J1L112 & (!KE1L83Q # !J1L981);


--J1_i1661 is slaveregister:inst_slaveregister|i1661 at LC7_2_I1
--operation mode is normal

J1_i1661 = KE1L83Q # !KE1L14Q # !J1L712;

--J1L912 is slaveregister:inst_slaveregister|i1661~48 at LC7_2_I1
--operation mode is normal

J1L912 = KE1L83Q # !KE1L14Q # !J1L712;


--J1L473 is slaveregister:inst_slaveregister|i3496~582 at LC5_14_I1
--operation mode is normal

J1L473 = J1_i1238 & J1L103 & (J1_i1661 # !J1L981);


--S1_inst16[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[0] at LC7_3_A3
--operation mode is normal

S1_inst16[0]_lut_out = N91_q[0];
S1_inst16[0] = DFFE(S1_inst16[0]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1_COMM_ctrl_local.tx_head[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[0] at LC6_14_F1
--operation mode is normal

J1_COMM_ctrl_local.tx_head[0]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[0] # !J1L827 & J1_COMM_ctrl_local.tx_head[0]);
J1_COMM_ctrl_local.tx_head[0] = DFFE(J1_COMM_ctrl_local.tx_head[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L492 is slaveregister:inst_slaveregister|i3272~955 at LC3_14_F1
--operation mode is normal

J1L492 = J1_COMM_ctrl_local.tx_head[0] & (S1_inst16[0] # !KE1L53Q) # !J1_COMM_ctrl_local.tx_head[0] & S1_inst16[0] & KE1L53Q;


--J1_COMM_ctrl_local.rx_tail[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[0] at LC9_14_F1
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[0]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[0] # !J1L927 & J1_COMM_ctrl_local.rx_tail[0]);
J1_COMM_ctrl_local.rx_tail[0] = DFFE(J1_COMM_ctrl_local.rx_tail[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L592 is slaveregister:inst_slaveregister|i3272~956 at LC5_14_F1
--operation mode is normal

J1L592 = KE1L53Q & N01_q[0] # !KE1L53Q & J1_COMM_ctrl_local.rx_tail[0];


--J1_i1654 is slaveregister:inst_slaveregister|i1654 at LC6_3_B1
--operation mode is normal

J1_i1654 = !J1L612 # !KE1L34Q # !KE1L14Q # !J1L481;


--J1_i1945 is slaveregister:inst_slaveregister|i1945 at LC10_5_D1
--operation mode is normal

J1_i1945 = KE1L73Q # KE1L83Q # J1_i1654 # !KE1L63Q;


--J1_i2130 is slaveregister:inst_slaveregister|i2130 at LC7_5_D1
--operation mode is normal

J1_i2130 = KE1L63Q # KE1L83Q # J1_i1654 # !KE1L73Q;


--J1L692 is slaveregister:inst_slaveregister|i3272~957 at LC7_14_F1
--operation mode is normal

J1L692 = J1_i1945 & !J1_i2130 & J1L592 # !J1_i1945 & J1L492;


--J1L862 is slaveregister:inst_slaveregister|i3264~748 at LC7_4_H1
--operation mode is normal

J1L862 = KE1L83Q # J1_i1654 # KE1L73Q $ !KE1L63Q;

--J1L972 is slaveregister:inst_slaveregister|i3264~762 at LC7_4_H1
--operation mode is normal

J1L972 = KE1L83Q # J1_i1654 # KE1L73Q $ !KE1L63Q;


--J1L792 is slaveregister:inst_slaveregister|i3272~958 at LC8_12_H1
--operation mode is normal

J1L792 = N9_sload_path[0] & (N7_sload_path[0] # !KE1L53Q) # !N9_sload_path[0] & KE1L53Q & N7_sload_path[0];


--J1_i2298 is slaveregister:inst_slaveregister|i2298 at LC8_11_H1
--operation mode is normal

J1_i2298 = KE1L83Q # J1_i1654 # !KE1L63Q # !KE1L73Q;


--J1L722 is slaveregister:inst_slaveregister|i2499~32 at LC1_8_B1
--operation mode is normal

J1L722 = !KE1L63Q & KE1L73Q;


--J1L232 is slaveregister:inst_slaveregister|i3080~99 at LC6_3_A1
--operation mode is normal

J1L232 = J1L032 & (J1_i1654 # !J1L722 # !KE1L83Q);


--J1_COMM_ctrl_local.id[32] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32] at LC6_4_L1
--operation mode is normal

J1_COMM_ctrl_local.id[32]_lut_out = SE1_MASTERHWDATA[0];
J1_COMM_ctrl_local.id[32] = DFFE(J1_COMM_ctrl_local.id[32]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1_COMM_ctrl_local.id[0] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0] at LC2_3_L1
--operation mode is normal

J1_COMM_ctrl_local.id[0]_lut_out = SE1_MASTERHWDATA[0];
J1_COMM_ctrl_local.id[0] = DFFE(J1_COMM_ctrl_local.id[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L892 is slaveregister:inst_slaveregister|i3272~959 at LC4_3_L1
--operation mode is normal

J1L892 = KE1L53Q & J1_COMM_ctrl_local.id[32] # !KE1L53Q & J1_COMM_ctrl_local.id[0];


--J1L992 is slaveregister:inst_slaveregister|i3272~960 at LC5_4_L1
--operation mode is normal

J1L992 = J1L722 & !J1_i1654 & J1L892 & KE1L83Q;


--J1L003 is slaveregister:inst_slaveregister|i3272~961 at LC8_5_L1
--operation mode is normal

J1L003 = J1_i2298 & (J1L992 # J1L232) # !J1_i2298 & J1L792;


--J1L573 is slaveregister:inst_slaveregister|i3496~583 at LC10_13_F1
--operation mode is normal

J1L573 = J1L473 & (J1L692 # J1L003 & J1L862);


--J1_i1502 is slaveregister:inst_slaveregister|i1502 at LC10_14_J1
--operation mode is normal

J1_i1502 = KE1L63Q # J1_i1217 # KE1L73Q # !KE1L83Q;


--Q1_DOM_REBOOT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|DOM_REBOOT at LC10_15_F3
--operation mode is normal

Q1_DOM_REBOOT_lut_out = !T1L81Q & (Q1_DOM_REBOOT # ED1L26Q & Q1_SND_DRBT);
Q1_DOM_REBOOT = DFFE(Q1_DOM_REBOOT_lut_out, GLOBAL(JE1_outclock0), , , );


--J1_COMM_ctrl_local.reboot_req is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req at LC5_12_D1
--operation mode is normal

J1_COMM_ctrl_local.reboot_req_lut_out = SE1_MASTERHWDATA[0];
J1_COMM_ctrl_local.reboot_req = DFFE(J1_COMM_ctrl_local.reboot_req_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L55);


--J1L673 is slaveregister:inst_slaveregister|i3496~584 at LC7_14_F3
--operation mode is normal

J1L673 = Q1_DOM_REBOOT & (KE1L53Q # J1_COMM_ctrl_local.reboot_req) # !Q1_DOM_REBOOT & !KE1L53Q & J1_COMM_ctrl_local.reboot_req;


--J1L773 is slaveregister:inst_slaveregister|i3496~585 at LC3_16_F1
--operation mode is normal

J1L773 = J1L673 & (J1_i1217 # !J1L902 & J1L112);


--J1L873 is slaveregister:inst_slaveregister|i3496~586 at LC5_16_F1
--operation mode is normal

J1L873 = J1_i1502 & J1L981 & !J1_i1661 & J1L773;


--J1L973 is slaveregister:inst_slaveregister|i3496~587 at LC7_8_V1
--operation mode is normal

J1L973 = J1L112 & KE1L83Q & !J1_i1217 & J1L981;

--J1L783 is slaveregister:inst_slaveregister|i3496~596 at LC7_8_V1
--operation mode is normal

J1L783 = J1L112 & KE1L83Q & !J1_i1217 & J1L981;


--G1_RM_sn_data[0] is rate_meters:inst_rate_meters|RM_sn_data[0] at LC5_10_G1
--operation mode is normal

G1_RM_sn_data[0]_lut_out = G1_RM_sn_data_int[0];
G1_RM_sn_data[0] = DFFE(G1_RM_sn_data[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1_RM_ctrl_local.rm_sn_enable[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0] at LC9_14_Q1
--operation mode is normal

J1_RM_ctrl_local.rm_sn_enable[0]_lut_out = SE1_MASTERHWDATA[0];
J1_RM_ctrl_local.rm_sn_enable[0] = DFFE(J1_RM_ctrl_local.rm_sn_enable[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L987);


--J1L083 is slaveregister:inst_slaveregister|i3496~588 at LC10_9_V1
--operation mode is normal

J1L083 = J1_RM_ctrl_local.rm_sn_enable[0] & (G1_RM_sn_data[0] # !KE1L53Q) # !J1_RM_ctrl_local.rm_sn_enable[0] & KE1L53Q & G1_RM_sn_data[0];


--G1_RM_rate_SPE[0] is rate_meters:inst_rate_meters|RM_rate_SPE[0] at LC8_10_V1
--operation mode is normal

G1_RM_rate_SPE[0]_lut_out = N13_q[0];
G1_RM_rate_SPE[0] = DFFE(G1_RM_rate_SPE[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1_RM_ctrl_local.rm_rate_enable[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0] at LC3_2_P1
--operation mode is normal

J1_RM_ctrl_local.rm_rate_enable[0]_lut_out = SE1_MASTERHWDATA[0];
J1_RM_ctrl_local.rm_rate_enable[0] = DFFE(J1_RM_ctrl_local.rm_rate_enable[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L187);


--J1L183 is slaveregister:inst_slaveregister|i3496~589 at LC6_9_V1
--operation mode is normal

J1L183 = J1_RM_ctrl_local.rm_rate_enable[0] & (G1_RM_rate_SPE[0] # !KE1L53Q) # !J1_RM_ctrl_local.rm_rate_enable[0] & G1_RM_rate_SPE[0] & KE1L53Q;


--J1L283 is slaveregister:inst_slaveregister|i3496~590 at LC10_8_V1
--operation mode is normal

J1L283 = J1L973 & (J1L083 # J1L183 & !J1_i1238) # !J1L973 & J1L183 & !J1_i1238;


--G1_RM_rate_MPE[0] is rate_meters:inst_rate_meters|RM_rate_MPE[0] at LC6_13_Z1
--operation mode is normal

G1_RM_rate_MPE[0]_lut_out = N03_q[0];
G1_RM_rate_MPE[0] = DFFE(G1_RM_rate_MPE[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L383 is slaveregister:inst_slaveregister|i3496~591 at LC4_8_I1
--operation mode is normal

J1L383 = !J1L112 & !J1_i1217 & (KE1L83Q # !J1L981);


--J1L483 is slaveregister:inst_slaveregister|i3496~592 at LC8_14_F1
--operation mode is normal

J1L483 = J1L283 # J1L873 # G1_RM_rate_MPE[0] & J1L383;


--J1L145 is slaveregister:inst_slaveregister|i3656~530 at LC5_13_F1
--operation mode is normal

J1L145 = J1L935 # J1L135 & (J1L573 # J1L483);


--QE1_q[1] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1] at EC16_1_B1
QE1_q[1]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[1]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[1] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[1]_write_address, QE1_q[1]_read_address);


--J1L617 is slaveregister:inst_slaveregister|i3847~134 at LC3_10_B1
--operation mode is normal

J1L617 = !KE1L34Q & J1L481 & QE1_q[1];


--J1_DAQ_ctrl_local.enable_AB[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_AB[0] at LC7_10_O2
--operation mode is normal

J1_DAQ_ctrl_local.enable_AB[0]_lut_out = SE1_MASTERHWDATA[1];
J1_DAQ_ctrl_local.enable_AB[0] = DFFE(J1_DAQ_ctrl_local.enable_AB[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L651);


--J1L717 is slaveregister:inst_slaveregister|i3847~135 at LC8_10_B1
--operation mode is normal

J1L717 = J1L617 # J1_DAQ_ctrl_local.enable_AB[0] & J1L206 & !J1_i334;


--J1_DAQ_ctrl_local.trigger_enable[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[1] at LC3_8_O2
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[1]_lut_out = SE1_MASTERHWDATA[1];
J1_DAQ_ctrl_local.trigger_enable[1] = DFFE(J1_DAQ_ctrl_local.trigger_enable[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1L817 is slaveregister:inst_slaveregister|i3847~136 at LC5_15_B1
--operation mode is normal

J1L817 = J1L717 # !J1_i150 & J1_DAQ_ctrl_local.trigger_enable[1] & J1_i38;


--J1_CS_ctrl_local.CS_time[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[1] at LC7_9_I1
--operation mode is normal

J1_CS_ctrl_local.CS_time[1]_lut_out = SE1_MASTERHWDATA[1];
J1_CS_ctrl_local.CS_time[1] = DFFE(J1_CS_ctrl_local.CS_time[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L235 is slaveregister:inst_slaveregister|i3655~232 at LC7_3_I1
--operation mode is normal

J1L235 = J1_CS_ctrl_local.CS_enable[1] & (J1_CS_ctrl_local.CS_time[1] # !KE1L53Q) # !J1_CS_ctrl_local.CS_enable[1] & KE1L53Q & J1_CS_ctrl_local.CS_time[1];


--J1L335 is slaveregister:inst_slaveregister|i3655~233 at LC5_5_I1
--operation mode is normal

J1L335 = N33_sload_path[1] & (N33_sload_path[33] # !KE1L53Q) # !N33_sload_path[1] & KE1L53Q & N33_sload_path[33];


--J1L435 is slaveregister:inst_slaveregister|i3655~234 at LC3_4_I1
--operation mode is normal

J1L435 = J1_i761 & J1L385 & J1L235 # !J1_i761 & J1L335;


--QE1_q[2] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2] at EC13_1_B1
QE1_q[2]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[2]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[2] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[2]_write_address, QE1_q[2]_read_address);


--J1L807 is slaveregister:inst_slaveregister|i3846~131 at LC10_10_B1
--operation mode is normal

J1L807 = QE1_q[2] & !KE1L34Q & J1L481;


--J1_DAQ_ctrl_local.enable_AB[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_AB[1] at LC4_10_O2
--operation mode is normal

J1_DAQ_ctrl_local.enable_AB[1]_lut_out = SE1_MASTERHWDATA[2];
J1_DAQ_ctrl_local.enable_AB[1] = DFFE(J1_DAQ_ctrl_local.enable_AB[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L651);


--J1L907 is slaveregister:inst_slaveregister|i3846~132 at LC3_10_B2
--operation mode is normal

J1L907 = J1L807 # !J1_i334 & J1L206 & J1_DAQ_ctrl_local.enable_AB[1];


--J1L017 is slaveregister:inst_slaveregister|i3846~133 at LC5_8_B1
--operation mode is normal

J1L017 = KE1L83Q & KE1L53Q & J1L981 & !J1_i306;


--J1L117 is slaveregister:inst_slaveregister|i3846~134 at LC7_11_A2
--operation mode is normal

J1L117 = SD1_haddr[2] & J1L017 & (KE1L34Q # !J1L481);


--J1L561 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~18 at LC7_15_B1
--operation mode is normal

J1L561 = J1L902 & J1_i38 & !KE1L53Q & !J1_i306;


--J1_DAQ_ctrl_local.trigger_enable[2] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[2] at LC8_8_O2
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[2]_lut_out = SE1_MASTERHWDATA[2];
J1_DAQ_ctrl_local.trigger_enable[2] = DFFE(J1_DAQ_ctrl_local.trigger_enable[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1L217 is slaveregister:inst_slaveregister|i3846~135 at LC3_11_A2
--operation mode is normal

J1L217 = J1L117 # J1L907 # J1_DAQ_ctrl_local.trigger_enable[2] & J1L561;


--J1L822 is slaveregister:inst_slaveregister|i2691~70 at LC9_3_C1
--operation mode is normal

J1L822 = !KE1L53Q & KE1L63Q;


--J1L525 is slaveregister:inst_slaveregister|i3654~201 at LC7_15_C1
--operation mode is normal

J1L525 = J1L855 & (J1_i908 # KE1L83Q # !J1L981);

--J1L035 is slaveregister:inst_slaveregister|i3654~207 at LC7_15_C1
--operation mode is normal

J1L035 = J1L855 & (J1_i908 # KE1L83Q # !J1L981);


--S1_inst16[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[2] at LC7_3_A1
--operation mode is normal

S1_inst16[2]_lut_out = N91_q[2];
S1_inst16[2] = DFFE(S1_inst16[2]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1_COMM_ctrl_local.tx_head[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[2] at LC7_2_A1
--operation mode is normal

J1_COMM_ctrl_local.tx_head[2]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[2] # !J1L827 & J1_COMM_ctrl_local.tx_head[2]);
J1_COMM_ctrl_local.tx_head[2] = DFFE(J1_COMM_ctrl_local.tx_head[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L782 is slaveregister:inst_slaveregister|i3270~954 at LC10_3_A1
--operation mode is normal

J1L782 = KE1L53Q & S1_inst16[2] # !KE1L53Q & J1_COMM_ctrl_local.tx_head[2];


--J1_COMM_ctrl_local.rx_tail[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[2] at LC8_4_A1
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[2]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[2] # !J1L927 & J1_COMM_ctrl_local.rx_tail[2]);
J1_COMM_ctrl_local.rx_tail[2] = DFFE(J1_COMM_ctrl_local.rx_tail[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L882 is slaveregister:inst_slaveregister|i3270~955 at LC8_3_A1
--operation mode is normal

J1L882 = KE1L53Q & N01_q[2] # !KE1L53Q & J1_COMM_ctrl_local.rx_tail[2];


--J1L982 is slaveregister:inst_slaveregister|i3270~956 at LC3_2_A1
--operation mode is normal

J1L982 = J1_i1945 & !J1_i2130 & J1L882 # !J1_i1945 & J1L782;


--J1L092 is slaveregister:inst_slaveregister|i3270~957 at LC7_9_H1
--operation mode is normal

J1L092 = N9_pre_out[2] & (N7_sload_path[2] # !KE1L53Q) # !N9_pre_out[2] & KE1L53Q & N7_sload_path[2];


--J1_COMM_ctrl_local.id[34] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[34] at LC3_3_D1
--operation mode is normal

J1_COMM_ctrl_local.id[34]_lut_out = SE1_MASTERHWDATA[2];
J1_COMM_ctrl_local.id[34] = DFFE(J1_COMM_ctrl_local.id[34]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1_COMM_ctrl_local.id[2] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[2] at LC5_3_D1
--operation mode is normal

J1_COMM_ctrl_local.id[2]_lut_out = SE1_MASTERHWDATA[2];
J1_COMM_ctrl_local.id[2] = DFFE(J1_COMM_ctrl_local.id[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L192 is slaveregister:inst_slaveregister|i3270~958 at LC5_4_D1
--operation mode is normal

J1L192 = J1_COMM_ctrl_local.id[34] & (J1_COMM_ctrl_local.id[2] # KE1L53Q) # !J1_COMM_ctrl_local.id[34] & J1_COMM_ctrl_local.id[2] & !KE1L53Q;


--J1L292 is slaveregister:inst_slaveregister|i3270~959 at LC5_3_A1
--operation mode is normal

J1L292 = J1L192 & !J1_i1654 & KE1L83Q & J1L722;


--J1L392 is slaveregister:inst_slaveregister|i3270~960 at LC2_4_A1
--operation mode is normal

J1L392 = J1_i2298 & (J1L232 # J1L292) # !J1_i2298 & J1L092;


--J1L893 is slaveregister:inst_slaveregister|i3526~220 at LC10_2_A1
--operation mode is normal

J1L893 = J1L473 & (J1L982 # J1L392 & J1L862);


--J1L993 is slaveregister:inst_slaveregister|i3526~221 at LC3_2_J1
--operation mode is normal

J1L993 = !KE1L83Q & KE1L53Q & J1L981 & !J1_i1217;


--G1_RM_rate_MPE[2] is rate_meters:inst_rate_meters|RM_rate_MPE[2] at LC3_12_V1
--operation mode is normal

G1_RM_rate_MPE[2]_lut_out = N03_q[2];
G1_RM_rate_MPE[2] = DFFE(G1_RM_rate_MPE[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--G1_RM_rate_SPE[2] is rate_meters:inst_rate_meters|RM_rate_SPE[2] at LC5_12_V1
--operation mode is normal

G1_RM_rate_SPE[2]_lut_out = N13_q[2];
G1_RM_rate_SPE[2] = DFFE(G1_RM_rate_SPE[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L004 is slaveregister:inst_slaveregister|i3526~222 at LC7_12_V1
--operation mode is normal

J1L004 = J1L383 & (G1_RM_rate_MPE[2] # G1_RM_rate_SPE[2] & J1L993) # !J1L383 & G1_RM_rate_SPE[2] & J1L993;


--J1L625 is slaveregister:inst_slaveregister|i3654~202 at LC7_6_A1
--operation mode is normal

J1L625 = J1L525 & (J1L893 # J1L004 # J1L404);


--J1_CS_ctrl_local.CS_time[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[2] at LC2_7_J1
--operation mode is normal

J1_CS_ctrl_local.CS_time[2]_lut_out = SE1_MASTERHWDATA[2];
J1_CS_ctrl_local.CS_time[2] = DFFE(J1_CS_ctrl_local.CS_time[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L725 is slaveregister:inst_slaveregister|i3654~203 at LC6_5_E1
--operation mode is normal

J1L725 = J1_CS_ctrl_local.CS_time[2] & (J1_CS_ctrl_local.CS_enable[2] # KE1L53Q) # !J1_CS_ctrl_local.CS_time[2] & J1_CS_ctrl_local.CS_enable[2] & !KE1L53Q;


--J1L825 is slaveregister:inst_slaveregister|i3654~204 at LC10_4_E1
--operation mode is normal

J1L825 = N33_sload_path[34] & (KE1L53Q # N33_sload_path[2]) # !N33_sload_path[34] & !KE1L53Q & N33_sload_path[2];


--J1L925 is slaveregister:inst_slaveregister|i3654~205 at LC6_4_E1
--operation mode is normal

J1L925 = J1_i761 & J1L385 & J1L725 # !J1_i761 & J1L825;


--J1L046 is slaveregister:inst_slaveregister|i3841~1185 at LC8_4_J1
--operation mode is normal

J1L046 = KE1L53Q & (KE1L34Q # !J1L481);

--J1L956 is slaveregister:inst_slaveregister|i3841~1206 at LC8_4_J1
--operation mode is normal

J1L956 = KE1L53Q & (KE1L34Q # !J1L481);


--J1L586 is slaveregister:inst_slaveregister|i3845~1226 at LC6_12_B1
--operation mode is normal

J1L586 = J1L046 & (J1_i306 # !J1L981 # !KE1L83Q);


--J1_CS_ctrl_local.CS_time[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[3] at LC10_2_F1
--operation mode is normal

J1_CS_ctrl_local.CS_time[3]_lut_out = SE1_MASTERHWDATA[3];
J1_CS_ctrl_local.CS_time[3] = DFFE(J1_CS_ctrl_local.CS_time[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--G1_RM_rate_SPE[3] is rate_meters:inst_rate_meters|RM_rate_SPE[3] at LC7_10_V1
--operation mode is normal

G1_RM_rate_SPE[3]_lut_out = N13_q[3];
G1_RM_rate_SPE[3] = DFFE(G1_RM_rate_SPE[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L686 is slaveregister:inst_slaveregister|i3845~1227 at LC8_11_B1
--operation mode is normal

J1L686 = J1L385 & J1_CS_ctrl_local.CS_time[3] # !J1L385 & !J1_i1238 & G1_RM_rate_SPE[3];


--J1L786 is slaveregister:inst_slaveregister|i3845~1228 at LC1_11_B1
--operation mode is normal

J1L786 = J1L586 & (J1_i761 & J1L686 # !J1_i761 & N33_sload_path[35]);


--J1L886 is slaveregister:inst_slaveregister|i3845~1229 at LC9_15_B1
--operation mode is normal

J1L886 = J1L981 & KE1L83Q & J1L046 & !J1_i306;


--J1_DAQ_ctrl_local.trigger_enable[3] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[3] at LC10_8_O2
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[3]_lut_out = SE1_MASTERHWDATA[3];
J1_DAQ_ctrl_local.trigger_enable[3] = DFFE(J1_DAQ_ctrl_local.trigger_enable[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1L986 is slaveregister:inst_slaveregister|i3845~1230 at LC5_16_A2
--operation mode is normal

J1L986 = SD1_haddr[3] & (J1L886 # J1L561 & J1_DAQ_ctrl_local.trigger_enable[3]) # !SD1_haddr[3] & J1L561 & J1_DAQ_ctrl_local.trigger_enable[3];


--J1_i600 is slaveregister:inst_slaveregister|i600 at LC4_10_B1
--operation mode is normal

J1_i600 = KE1L14Q # !J1L691 # !KE1L83Q # !J1L712;


--J1L091 is slaveregister:inst_slaveregister|i424~30 at LC7_2_B1
--operation mode is normal

J1L091 = KE1L83Q & J1L981 & !KE1L14Q & J1L712;


--J1L266 is slaveregister:inst_slaveregister|i3843~298 at LC4_14_B1
--operation mode is normal

J1L266 = J1_i334 & J1L206 & J1_i600 & !J1L091;

--J1L566 is slaveregister:inst_slaveregister|i3843~303 at LC4_14_B1
--operation mode is normal

J1L566 = J1_i334 & J1L206 & J1_i600 & !J1L091;


--J1L096 is slaveregister:inst_slaveregister|i3845~1231 at LC3_11_B1
--operation mode is normal

J1L096 = J1_i761 & J1L385 & J1_CS_ctrl_local.CS_enable[3] # !J1_i761 & N33_sload_path[3];


--J1L196 is slaveregister:inst_slaveregister|i3845~1232 at LC5_11_B1
--operation mode is normal

J1L196 = J1L986 # J1L266 & !KE1L53Q & J1L096;


--QE1_q[3] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3] at EC15_1_B1
QE1_q[3]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[3]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[3] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[3]_write_address, QE1_q[3]_read_address);


--J1L296 is slaveregister:inst_slaveregister|i3845~1233 at LC6_11_B1
--operation mode is normal

J1L296 = J1L786 # J1L196 # QE1_q[3] & !J1_i38;


--J1L574 is slaveregister:inst_slaveregister|i3644~1106 at LC9_10_C1
--operation mode is normal

J1L574 = J1L855 & (J1_i908 & J1_i1217 # !J1L902);


--G1_RM_rate_MPE[3] is rate_meters:inst_rate_meters|RM_rate_MPE[3] at LC6_14_Z1
--operation mode is normal

G1_RM_rate_MPE[3]_lut_out = N03_q[3];
G1_RM_rate_MPE[3] = DFFE(G1_RM_rate_MPE[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L396 is slaveregister:inst_slaveregister|i3845~1234 at LC7_13_Z1
--operation mode is normal

J1L396 = G1_RM_rate_MPE[3] & !J1_i1217 & !J1L112;


--J1L496 is slaveregister:inst_slaveregister|i3845~1235 at LC3_16_J1
--operation mode is normal

J1L496 = J1_i1945 & J1L103 & (J1_i1661 # !J1L981);


--J1L596 is slaveregister:inst_slaveregister|i3845~1236 at LC6_6_H1
--operation mode is normal

J1L596 = N7_sload_path[3] & (N9_pre_out[3] # KE1L53Q) # !N7_sload_path[3] & N9_pre_out[3] & !KE1L53Q;


--J1L522 is slaveregister:inst_slaveregister|i2298~21 at LC10_3_L1
--operation mode is normal

J1L522 = !KE1L73Q # !KE1L63Q;


--J1L696 is slaveregister:inst_slaveregister|i3845~1237 at LC7_6_H1
--operation mode is normal

J1L696 = !J1_i1654 & !J1L522 & !KE1L83Q & J1L596;


--J1L962 is slaveregister:inst_slaveregister|i3264~749 at LC7_4_L1
--operation mode is normal

J1L962 = !KE1L63Q & KE1L83Q & KE1L73Q & !J1_i1654;

--J1L872 is slaveregister:inst_slaveregister|i3264~761 at LC7_4_L1
--operation mode is normal

J1L872 = !KE1L63Q & KE1L83Q & KE1L73Q & !J1_i1654;


--J1_COMM_ctrl_local.id[35] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[35] at LC3_6_H1
--operation mode is normal

J1_COMM_ctrl_local.id[35]_lut_out = SE1_MASTERHWDATA[3];
J1_COMM_ctrl_local.id[35] = DFFE(J1_COMM_ctrl_local.id[35]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1_COMM_ctrl_local.id[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[3] at LC4_6_H1
--operation mode is normal

J1_COMM_ctrl_local.id[3]_lut_out = SE1_MASTERHWDATA[3];
J1_COMM_ctrl_local.id[3] = DFFE(J1_COMM_ctrl_local.id[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L796 is slaveregister:inst_slaveregister|i3845~1238 at LC2_6_H1
--operation mode is normal

J1L796 = J1_COMM_ctrl_local.id[3] & (J1_COMM_ctrl_local.id[35] # !KE1L53Q) # !J1_COMM_ctrl_local.id[3] & KE1L53Q & J1_COMM_ctrl_local.id[35];


--J1L896 is slaveregister:inst_slaveregister|i3845~1239 at LC6_5_H1
--operation mode is normal

J1L896 = J1_i2130 & (J1L696 # J1L962 & J1L796);


--J1_COMM_ctrl_local.rx_tail[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[3] at LC9_15_D1
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[3]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[3] # !J1L927 & J1_COMM_ctrl_local.rx_tail[3]);
J1_COMM_ctrl_local.rx_tail[3] = DFFE(J1_COMM_ctrl_local.rx_tail[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L996 is slaveregister:inst_slaveregister|i3845~1240 at LC10_15_D1
--operation mode is normal

J1L996 = N01_q[3] & (KE1L53Q # J1_COMM_ctrl_local.rx_tail[3]) # !N01_q[3] & !KE1L53Q & J1_COMM_ctrl_local.rx_tail[3];


--J1L007 is slaveregister:inst_slaveregister|i3845~1241 at LC8_15_D1
--operation mode is normal

J1L007 = !KE1L83Q & !J1_i1654 & J1L722 & J1L996;


--J1L107 is slaveregister:inst_slaveregister|i3845~1242 at LC8_16_J1
--operation mode is normal

J1L107 = J1L396 # J1L496 & (J1L896 # J1L007);


--J1_i1675 is slaveregister:inst_slaveregister|i1675 at LC9_10_B1
--operation mode is normal

J1_i1675 = KE1L83Q # !J1L981 # !J1L712 # !KE1L14Q;


--S1_inst16[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[3] at LC6_15_J1
--operation mode is normal

S1_inst16[3]_lut_out = N91_q[3];
S1_inst16[3] = DFFE(S1_inst16[3]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1L207 is slaveregister:inst_slaveregister|i3845~1243 at LC4_15_J1
--operation mode is normal

J1L207 = S1_inst16[3] & J1_i1675 & J1_i1502 & !J1_i1945;


--G1_RM_sn_data[3] is rate_meters:inst_rate_meters|RM_sn_data[3] at LC3_10_J1
--operation mode is normal

G1_RM_sn_data[3]_lut_out = G1_RM_sn_data_int[3];
G1_RM_sn_data[3] = DFFE(G1_RM_sn_data[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L307 is slaveregister:inst_slaveregister|i3845~1244 at LC2_16_J1
--operation mode is normal

J1L307 = !J1_i1217 & G1_RM_sn_data[3] & J1L981 & KE1L83Q;


--UB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|last_node[0]~15 at LC9_16_H1
--operation mode is normal

UB1L1 = N9_pre_out[15] # UB1_or_node[0][6] # N9_pre_out[14];


--J1L407 is slaveregister:inst_slaveregister|i3845~1245 at LC3_15_J1
--operation mode is normal

J1L407 = J1_i1502 & !J1_i1661 & J1L981 & UB1L1;


--J1L507 is slaveregister:inst_slaveregister|i3845~1246 at LC10_15_J1
--operation mode is normal

J1L507 = KE1L53Q & (J1L407 # J1L307 # J1L207);


--J1_COMM_ctrl_local.tx_head[3] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[3] at LC5_15_J1
--operation mode is normal

J1_COMM_ctrl_local.tx_head[3]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[3] # !J1L827 & J1_COMM_ctrl_local.tx_head[3]);
J1_COMM_ctrl_local.tx_head[3] = DFFE(J1_COMM_ctrl_local.tx_head[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L607 is slaveregister:inst_slaveregister|i3845~1247 at LC2_15_J1
--operation mode is normal

J1L607 = !KE1L53Q & J1L103 & J1_i1675 & !J1_i1945;


--J1L707 is slaveregister:inst_slaveregister|i3845~1248 at LC8_15_J1
--operation mode is normal

J1L707 = J1L507 # J1L107 # J1_COMM_ctrl_local.tx_head[3] & J1L607;


--J1_CS_ctrl_local.CS_time[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[4] at LC3_2_F1
--operation mode is normal

J1_CS_ctrl_local.CS_time[4]_lut_out = SE1_MASTERHWDATA[4];
J1_CS_ctrl_local.CS_time[4] = DFFE(J1_CS_ctrl_local.CS_time[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--G1_RM_rate_SPE[4] is rate_meters:inst_rate_meters|RM_rate_SPE[4] at LC9_3_V1
--operation mode is normal

G1_RM_rate_SPE[4]_lut_out = N13_q[4];
G1_RM_rate_SPE[4] = DFFE(G1_RM_rate_SPE[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L666 is slaveregister:inst_slaveregister|i3844~1164 at LC1_13_B1
--operation mode is normal

J1L666 = J1L385 & J1_CS_ctrl_local.CS_time[4] # !J1L385 & !J1_i1238 & G1_RM_rate_SPE[4];


--J1L766 is slaveregister:inst_slaveregister|i3844~1165 at LC3_1_B1
--operation mode is normal

J1L766 = J1L586 & (J1_i761 & J1L666 # !J1_i761 & N33_sload_path[36]);


--J1_DAQ_ctrl_local.trigger_enable[4] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[4] at LC5_8_O2
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[4]_lut_out = SE1_MASTERHWDATA[4];
J1_DAQ_ctrl_local.trigger_enable[4] = DFFE(J1_DAQ_ctrl_local.trigger_enable[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1L866 is slaveregister:inst_slaveregister|i3844~1166 at LC3_16_A2
--operation mode is normal

J1L866 = SD1_haddr[4] & (J1L886 # J1L561 & J1_DAQ_ctrl_local.trigger_enable[4]) # !SD1_haddr[4] & J1L561 & J1_DAQ_ctrl_local.trigger_enable[4];


--J1_CS_ctrl_local.CS_enable[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[4] at LC1_12_B1
--operation mode is normal

J1_CS_ctrl_local.CS_enable[4]_lut_out = SE1_MASTERHWDATA[4];
J1_CS_ctrl_local.CS_enable[4] = DFFE(J1_CS_ctrl_local.CS_enable[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--J1L966 is slaveregister:inst_slaveregister|i3844~1167 at LC9_1_B1
--operation mode is normal

J1L966 = J1_i761 & J1L385 & J1_CS_ctrl_local.CS_enable[4] # !J1_i761 & N33_sload_path[4];


--J1L076 is slaveregister:inst_slaveregister|i3844~1168 at LC6_1_B1
--operation mode is normal

J1L076 = J1L866 # J1L266 & !KE1L53Q & J1L966;


--QE1_q[4] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4] at EC4_1_B1
QE1_q[4]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[4]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[4] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[4]_write_address, QE1_q[4]_read_address);


--J1L176 is slaveregister:inst_slaveregister|i3844~1169 at LC10_1_B1
--operation mode is normal

J1L176 = J1L766 # J1L076 # !J1_i38 & QE1_q[4];


--G1_RM_rate_MPE[4] is rate_meters:inst_rate_meters|RM_rate_MPE[4] at LC1_11_H1
--operation mode is normal

G1_RM_rate_MPE[4]_lut_out = N03_q[4];
G1_RM_rate_MPE[4] = DFFE(G1_RM_rate_MPE[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L276 is slaveregister:inst_slaveregister|i3844~1170 at LC4_12_H1
--operation mode is normal

J1L276 = !J1_i1217 & !J1L112 & G1_RM_rate_MPE[4];


--J1L376 is slaveregister:inst_slaveregister|i3844~1171 at LC3_12_H1
--operation mode is normal

J1L376 = N9_pre_out[4] & (N7_sload_path[4] # !KE1L53Q) # !N9_pre_out[4] & KE1L53Q & N7_sload_path[4];


--J1L476 is slaveregister:inst_slaveregister|i3844~1172 at LC10_12_H1
--operation mode is normal

J1L476 = !KE1L83Q & J1L376 & !J1_i1654 & !J1L522;


--J1_COMM_ctrl_local.id[36] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[36] at LC9_10_H1
--operation mode is normal

J1_COMM_ctrl_local.id[36]_lut_out = SE1_MASTERHWDATA[4];
J1_COMM_ctrl_local.id[36] = DFFE(J1_COMM_ctrl_local.id[36]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1_COMM_ctrl_local.id[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[4] at LC8_10_H1
--operation mode is normal

J1_COMM_ctrl_local.id[4]_lut_out = SE1_MASTERHWDATA[4];
J1_COMM_ctrl_local.id[4] = DFFE(J1_COMM_ctrl_local.id[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L576 is slaveregister:inst_slaveregister|i3844~1173 at LC2_10_H1
--operation mode is normal

J1L576 = KE1L53Q & J1_COMM_ctrl_local.id[36] # !KE1L53Q & J1_COMM_ctrl_local.id[4];


--J1L676 is slaveregister:inst_slaveregister|i3844~1174 at LC3_11_H1
--operation mode is normal

J1L676 = J1_i2130 & (J1L476 # J1L962 & J1L576);


--J1_COMM_ctrl_local.rx_tail[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[4] at LC5_10_F1
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[4]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[4] # !J1L927 & J1_COMM_ctrl_local.rx_tail[4]);
J1_COMM_ctrl_local.rx_tail[4] = DFFE(J1_COMM_ctrl_local.rx_tail[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L776 is slaveregister:inst_slaveregister|i3844~1175 at LC5_12_H1
--operation mode is normal

J1L776 = J1_COMM_ctrl_local.rx_tail[4] & (N01_q[4] # !KE1L53Q) # !J1_COMM_ctrl_local.rx_tail[4] & KE1L53Q & N01_q[4];


--J1L876 is slaveregister:inst_slaveregister|i3844~1176 at LC7_11_H1
--operation mode is normal

J1L876 = !KE1L83Q & !J1_i1654 & J1L722 & J1L776;


--J1L976 is slaveregister:inst_slaveregister|i3844~1177 at LC5_11_H1
--operation mode is normal

J1L976 = J1L276 # J1L496 & (J1L876 # J1L676);


--S1_inst16[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[4] at LC9_15_J1
--operation mode is normal

S1_inst16[4]_lut_out = N91_q[4];
S1_inst16[4] = DFFE(S1_inst16[4]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1L086 is slaveregister:inst_slaveregister|i3844~1178 at LC7_15_J1
--operation mode is normal

J1L086 = S1_inst16[4] & J1_i1675 & J1_i1502 & !J1_i1945;


--G1_RM_sn_data[4] is rate_meters:inst_rate_meters|RM_sn_data[4] at LC10_9_J1
--operation mode is normal

G1_RM_sn_data[4]_lut_out = G1_RM_sn_data_int[4];
G1_RM_sn_data[4] = DFFE(G1_RM_sn_data[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L186 is slaveregister:inst_slaveregister|i3844~1179 at LC8_14_J1
--operation mode is normal

J1L186 = G1_RM_sn_data[4] & J1L981 & KE1L83Q & !J1_i1217;


--Y1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|comres_rcvd~reg at LC10_15_F4
--operation mode is normal

Y1L7Q_lut_out = Y1L6Q & Y1L3Q & Y1L02 & !Y1L4Q;
Y1L7Q = DFFE(Y1L7Q_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , );


--J1L286 is slaveregister:inst_slaveregister|i3844~1180 at LC1_15_J1
--operation mode is normal

J1L286 = J1_i1502 & Y1L7Q & J1L981 & !J1_i1661;


--J1L386 is slaveregister:inst_slaveregister|i3844~1181 at LC6_14_J1
--operation mode is normal

J1L386 = KE1L53Q & (J1L186 # J1L286 # J1L086);


--J1_COMM_ctrl_local.tx_head[4] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[4] at LC3_4_J1
--operation mode is normal

J1_COMM_ctrl_local.tx_head[4]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[4] # !J1L827 & J1_COMM_ctrl_local.tx_head[4]);
J1_COMM_ctrl_local.tx_head[4] = DFFE(J1_COMM_ctrl_local.tx_head[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L486 is slaveregister:inst_slaveregister|i3844~1182 at LC9_14_J1
--operation mode is normal

J1L486 = J1L386 # J1L976 # J1_COMM_ctrl_local.tx_head[4] & J1L607;


--J1_DAQ_ctrl_local.trigger_enable[5] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[5] at LC9_6_P2
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[5]_lut_out = SE1_MASTERHWDATA[5];
J1_DAQ_ctrl_local.trigger_enable[5] = DFFE(J1_DAQ_ctrl_local.trigger_enable[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1L366 is slaveregister:inst_slaveregister|i3843~299 at LC6_2_B2
--operation mode is normal

J1L366 = J1_DAQ_ctrl_local.trigger_enable[5] & (J1L561 # SD1_haddr[5] & J1L886) # !J1_DAQ_ctrl_local.trigger_enable[5] & SD1_haddr[5] & J1L886;


--QE1_q[5] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5] at EC5_1_B1
QE1_q[5]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[5]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[5] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[5]_write_address, QE1_q[5]_read_address);


--J1L466 is slaveregister:inst_slaveregister|i3843~300 at LC7_2_B2
--operation mode is normal

J1L466 = J1L366 # QE1_q[5] & J1L481 & !KE1L34Q;


--J1L287 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~46 at LC10_13_B1
--operation mode is normal

J1L287 = J1L206 & (J1_i306 # !J1L691);


--J1_i1425 is slaveregister:inst_slaveregister|i1425 at LC6_2_C1
--operation mode is normal

J1_i1425 = KE1L73Q # J1_i1217 # KE1L83Q # !J1L822;


--J1L312 is slaveregister:inst_slaveregister|i1502~27 at LC9_5_D1
--operation mode is normal

J1L312 = KE1L73Q # KE1L63Q # !KE1L83Q;


--J1L583 is slaveregister:inst_slaveregister|i3496~593 at LC10_2_J1
--operation mode is normal

J1L583 = J1_i1425 & J1_i1675 & (J1_i1217 # J1L312);


--J1L805 is slaveregister:inst_slaveregister|i3651~804 at LC10_14_H1
--operation mode is normal

J1L805 = KE1L53Q & N7_sload_path[5] # !KE1L53Q & N9_pre_out[5];


--J1L905 is slaveregister:inst_slaveregister|i3651~805 at LC8_6_H1
--operation mode is normal

J1L905 = !J1_i1654 & !J1L522 & !KE1L83Q & J1L805;


--J1_COMM_ctrl_local.id[37] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[37] at LC6_16_L1
--operation mode is normal

J1_COMM_ctrl_local.id[37]_lut_out = SE1_MASTERHWDATA[5];
J1_COMM_ctrl_local.id[37] = DFFE(J1_COMM_ctrl_local.id[37]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1_COMM_ctrl_local.id[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[5] at LC3_15_L1
--operation mode is normal

J1_COMM_ctrl_local.id[5]_lut_out = SE1_MASTERHWDATA[5];
J1_COMM_ctrl_local.id[5] = DFFE(J1_COMM_ctrl_local.id[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L015 is slaveregister:inst_slaveregister|i3651~806 at LC5_15_L1
--operation mode is normal

J1L015 = J1_COMM_ctrl_local.id[5] & (J1_COMM_ctrl_local.id[37] # !KE1L53Q) # !J1_COMM_ctrl_local.id[5] & KE1L53Q & J1_COMM_ctrl_local.id[37];


--J1L115 is slaveregister:inst_slaveregister|i3651~807 at LC8_5_H1
--operation mode is normal

J1L115 = J1L862 & (J1L905 # J1L962 & J1L015);


--S1_inst16[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[5] at LC5_3_A3
--operation mode is normal

S1_inst16[5]_lut_out = N91_q[5];
S1_inst16[5] = DFFE(S1_inst16[5]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1_COMM_ctrl_local.tx_head[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[5] at LC9_9_A1
--operation mode is normal

J1_COMM_ctrl_local.tx_head[5]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[5] # !J1L827 & J1_COMM_ctrl_local.tx_head[5]);
J1_COMM_ctrl_local.tx_head[5] = DFFE(J1_COMM_ctrl_local.tx_head[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L215 is slaveregister:inst_slaveregister|i3651~808 at LC10_9_A1
--operation mode is normal

J1L215 = KE1L53Q & S1_inst16[5] # !KE1L53Q & J1_COMM_ctrl_local.tx_head[5];


--J1_COMM_ctrl_local.rx_tail[5] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[5] at LC3_9_A1
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[5]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[5] # !J1L927 & J1_COMM_ctrl_local.rx_tail[5]);
J1_COMM_ctrl_local.rx_tail[5] = DFFE(J1_COMM_ctrl_local.rx_tail[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L315 is slaveregister:inst_slaveregister|i3651~809 at LC7_9_A1
--operation mode is normal

J1L315 = KE1L53Q & N01_q[5] # !KE1L53Q & J1_COMM_ctrl_local.rx_tail[5];


--J1L415 is slaveregister:inst_slaveregister|i3651~810 at LC5_9_A1
--operation mode is normal

J1L415 = J1_i1945 & !J1_i2130 & J1L315 # !J1_i1945 & J1L215;


--J1L515 is slaveregister:inst_slaveregister|i3651~811 at LC3_11_C1
--operation mode is normal

J1L515 = J1L583 & J1L574 & (J1L115 # J1L415);


--G1_RM_rate_MPE[5] is rate_meters:inst_rate_meters|RM_rate_MPE[5] at LC3_10_Z1
--operation mode is normal

G1_RM_rate_MPE[5]_lut_out = N03_q[5];
G1_RM_rate_MPE[5] = DFFE(G1_RM_rate_MPE[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L615 is slaveregister:inst_slaveregister|i3651~812 at LC5_11_C1
--operation mode is normal

J1L615 = G1_RM_rate_MPE[5] & J1_i761 & J1L855 & J1L383;


--J1_CS_ctrl_local.CS_time[5] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[5] at LC5_11_L1
--operation mode is normal

J1_CS_ctrl_local.CS_time[5]_lut_out = SE1_MASTERHWDATA[5];
J1_CS_ctrl_local.CS_time[5] = DFFE(J1_CS_ctrl_local.CS_time[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1_CS_ctrl_local.CS_enable[5] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[5] at LC3_12_N1
--operation mode is normal

J1_CS_ctrl_local.CS_enable[5]_lut_out = SE1_MASTERHWDATA[5];
J1_CS_ctrl_local.CS_enable[5] = DFFE(J1_CS_ctrl_local.CS_enable[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--J1L715 is slaveregister:inst_slaveregister|i3651~813 at LC5_12_C1
--operation mode is normal

J1L715 = KE1L53Q & J1_CS_ctrl_local.CS_time[5] # !KE1L53Q & J1_CS_ctrl_local.CS_enable[5];


--J1L815 is slaveregister:inst_slaveregister|i3651~814 at LC6_12_C1
--operation mode is normal

J1L815 = N33_sload_path[37] & (KE1L53Q # N33_sload_path[5]) # !N33_sload_path[37] & !KE1L53Q & N33_sload_path[5];


--J1L915 is slaveregister:inst_slaveregister|i3651~815 at LC8_12_C1
--operation mode is normal

J1L915 = J1_i761 & J1L715 & J1L385 # !J1_i761 & J1L815;


--J1L025 is slaveregister:inst_slaveregister|i3651~816 at LC6_11_C1
--operation mode is normal

J1L025 = J1L425 # J1L515 # J1L615 # J1L915;


--J1_DAQ_ctrl_local.trigger_enable[6] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[6] at LC3_6_P2
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[6]_lut_out = SE1_MASTERHWDATA[6];
J1_DAQ_ctrl_local.trigger_enable[6] = DFFE(J1_DAQ_ctrl_local.trigger_enable[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1L066 is slaveregister:inst_slaveregister|i3842~369 at LC6_16_A2
--operation mode is normal

J1L066 = SD1_haddr[6] & (J1L886 # J1L561 & J1_DAQ_ctrl_local.trigger_enable[6]) # !SD1_haddr[6] & J1L561 & J1_DAQ_ctrl_local.trigger_enable[6];


--QE1_q[6] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6] at EC3_1_B1
QE1_q[6]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[6]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[6] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[6]_write_address, QE1_q[6]_read_address);


--J1L166 is slaveregister:inst_slaveregister|i3842~370 at LC6_16_B1
--operation mode is normal

J1L166 = J1L066 # !KE1L34Q & J1L481 & QE1_q[6];


--J1_CS_ctrl_local.CS_time[6] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[6] at LC10_5_C1
--operation mode is normal

J1_CS_ctrl_local.CS_time[6]_lut_out = SE1_MASTERHWDATA[6];
J1_CS_ctrl_local.CS_time[6] = DFFE(J1_CS_ctrl_local.CS_time[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L405 is slaveregister:inst_slaveregister|i3650~799 at LC5_5_C1
--operation mode is normal

J1L405 = J1_i761 & J1L385 & J1_CS_ctrl_local.CS_time[6] # !J1_i761 & N33_sload_path[38];


--J1L505 is slaveregister:inst_slaveregister|i3650~800 at LC6_4_C1
--operation mode is normal

J1L505 = KE1L53Q & J1L405 # !KE1L53Q & !J1_i761 & N33_sload_path[6];


--J1_i922 is slaveregister:inst_slaveregister|i922 at LC8_12_B1
--operation mode is normal

J1_i922 = J1_i908 # KE1L73Q # !KE1L83Q;


--J1L543 is slaveregister:inst_slaveregister|i3474~283 at LC7_11_B1
--operation mode is normal

J1L543 = J1L981 & !J1_i1217 & !KE1L83Q & !KE1L53Q;


--J1L005 is slaveregister:inst_slaveregister|i3648~690 at LC10_12_B1
--operation mode is normal

J1L005 = J1_i761 & (J1_i922 & !J1L543 # !J1_i922 & J1L045);


--J1L623 is slaveregister:inst_slaveregister|i3458~456 at LC6_2_J1
--operation mode is normal

J1L623 = J1L103 & !J1L993 & (J1_i1661 # !J1L981);


--S1_inst16[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[6] at LC3_15_A3
--operation mode is normal

S1_inst16[6]_lut_out = N91_q[6];
S1_inst16[6] = DFFE(S1_inst16[6]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1_COMM_ctrl_local.tx_head[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[6] at LC4_16_A3
--operation mode is normal

J1_COMM_ctrl_local.tx_head[6]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[6] # !J1L827 & J1_COMM_ctrl_local.tx_head[6]);
J1_COMM_ctrl_local.tx_head[6] = DFFE(J1_COMM_ctrl_local.tx_head[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L082 is slaveregister:inst_slaveregister|i3266~954 at LC5_15_A3
--operation mode is normal

J1L082 = J1_COMM_ctrl_local.tx_head[6] & (S1_inst16[6] # !KE1L53Q) # !J1_COMM_ctrl_local.tx_head[6] & KE1L53Q & S1_inst16[6];


--J1_COMM_ctrl_local.rx_tail[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[6] at LC1_9_A1
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[6]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[6] # !J1L927 & J1_COMM_ctrl_local.rx_tail[6]);
J1_COMM_ctrl_local.rx_tail[6] = DFFE(J1_COMM_ctrl_local.rx_tail[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L182 is slaveregister:inst_slaveregister|i3266~955 at LC7_10_A1
--operation mode is normal

J1L182 = KE1L53Q & N01_q[6] # !KE1L53Q & J1_COMM_ctrl_local.rx_tail[6];


--J1L282 is slaveregister:inst_slaveregister|i3266~956 at LC1_11_A1
--operation mode is normal

J1L282 = J1_i1945 & !J1_i2130 & J1L182 # !J1_i1945 & J1L082;


--J1L382 is slaveregister:inst_slaveregister|i3266~957 at LC10_7_H1
--operation mode is normal

J1L382 = N9_pre_out[6] & (N7_sload_path[6] # !KE1L53Q) # !N9_pre_out[6] & KE1L53Q & N7_sload_path[6];


--J1_COMM_ctrl_local.id[38] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[38] at LC5_7_H1
--operation mode is normal

J1_COMM_ctrl_local.id[38]_lut_out = SE1_MASTERHWDATA[6];
J1_COMM_ctrl_local.id[38] = DFFE(J1_COMM_ctrl_local.id[38]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1_COMM_ctrl_local.id[6] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[6] at LC2_13_D1
--operation mode is normal

J1_COMM_ctrl_local.id[6]_lut_out = SE1_MASTERHWDATA[6];
J1_COMM_ctrl_local.id[6] = DFFE(J1_COMM_ctrl_local.id[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L482 is slaveregister:inst_slaveregister|i3266~958 at LC5_8_H1
--operation mode is normal

J1L482 = J1_COMM_ctrl_local.id[6] & (J1_COMM_ctrl_local.id[38] # !KE1L53Q) # !J1_COMM_ctrl_local.id[6] & KE1L53Q & J1_COMM_ctrl_local.id[38];


--J1L582 is slaveregister:inst_slaveregister|i3266~959 at LC7_8_H1
--operation mode is normal

J1L582 = J1L722 & J1L482 & !J1_i1654 & KE1L83Q;


--J1L682 is slaveregister:inst_slaveregister|i3266~960 at LC9_7_H1
--operation mode is normal

J1L682 = J1_i2298 & (J1L232 # J1L582) # !J1_i2298 & J1L382;


--J1L723 is slaveregister:inst_slaveregister|i3458~457 at LC3_3_C1
--operation mode is normal

J1L723 = J1L623 & (J1L282 # J1L862 & J1L682);


--G1_RM_rate_SPE[6] is rate_meters:inst_rate_meters|RM_rate_SPE[6] at LC9_12_V1
--operation mode is normal

G1_RM_rate_SPE[6]_lut_out = N13_q[6];
G1_RM_rate_SPE[6] = DFFE(G1_RM_rate_SPE[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--G1_RM_rate_MPE[6] is rate_meters:inst_rate_meters|RM_rate_MPE[6] at LC10_12_V1
--operation mode is normal

G1_RM_rate_MPE[6]_lut_out = N03_q[6];
G1_RM_rate_MPE[6] = DFFE(G1_RM_rate_MPE[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L823 is slaveregister:inst_slaveregister|i3458~458 at LC7_11_V1
--operation mode is normal

J1L823 = J1L993 & G1_RM_rate_SPE[6] # !J1L993 & G1_RM_rate_MPE[6] & !J1_i1425;


--G1_RM_sn_data[6] is rate_meters:inst_rate_meters|RM_sn_data[6] at LC4_9_J1
--operation mode is normal

G1_RM_sn_data[6]_lut_out = G1_RM_sn_data_int[6];
G1_RM_sn_data[6] = DFFE(G1_RM_sn_data[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--Q1_COM_ON is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|COM_ON at LC4_14_F3
--operation mode is normal

Q1_COM_ON_lut_out = !T1L81Q & (Q1L91 # Q1L02 & Q1_COM_OFF);
Q1_COM_ON = DFFE(Q1_COM_ON_lut_out, GLOBAL(JE1_outclock0), , , );


--J1L923 is slaveregister:inst_slaveregister|i3458~459 at LC10_8_J1
--operation mode is normal

J1L923 = J1_i1502 & Q1_COM_ON & !J1_i1675 # !J1_i1502 & G1_RM_sn_data[6];


--J1L033 is slaveregister:inst_slaveregister|i3458~460 at LC7_3_C1
--operation mode is normal

J1L033 = J1L823 # KE1L53Q & J1_i1238 & J1L923;


--J1L605 is slaveregister:inst_slaveregister|i3650~801 at LC5_3_C1
--operation mode is normal

J1L605 = J1L505 # J1L005 & (J1L033 # J1L723);


--G1_RM_rate_SPE[7] is rate_meters:inst_rate_meters|RM_rate_SPE[7] at LC7_3_V1
--operation mode is normal

G1_RM_rate_SPE[7]_lut_out = N13_q[7];
G1_RM_rate_SPE[7] = DFFE(G1_RM_rate_SPE[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L146 is slaveregister:inst_slaveregister|i3841~1186 at LC3_1_J1
--operation mode is normal

J1L146 = J1L005 & J1L266 & G1_RM_rate_SPE[7] & J1L993;


--J1L246 is slaveregister:inst_slaveregister|i3841~1187 at LC5_2_J1
--operation mode is normal

J1L246 = J1L266 & J1L623 & (J1_i908 # !J1L902);


--J1L346 is slaveregister:inst_slaveregister|i3841~1188 at LC3_5_H1
--operation mode is normal

J1L346 = N7_sload_path[7] & !KE1L83Q & !J1L522 & !J1_i1654;


--J1_COMM_ctrl_local.id[39] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[39] at LC9_6_H1
--operation mode is normal

J1_COMM_ctrl_local.id[39]_lut_out = SE1_MASTERHWDATA[7];
J1_COMM_ctrl_local.id[39] = DFFE(J1_COMM_ctrl_local.id[39]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1L446 is slaveregister:inst_slaveregister|i3841~1189 at LC1_5_H1
--operation mode is normal

J1L446 = J1L862 & (J1L346 # J1L962 & J1_COMM_ctrl_local.id[39]);


--S1_inst16[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[7] at LC5_5_A3
--operation mode is normal

S1_inst16[7]_lut_out = N91_q[7];
S1_inst16[7] = DFFE(S1_inst16[7]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1L546 is slaveregister:inst_slaveregister|i3841~1190 at LC7_4_A3
--operation mode is normal

J1L546 = J1_i1945 & N01_q[7] & !J1_i2130 # !J1_i1945 & S1_inst16[7];


--J1L646 is slaveregister:inst_slaveregister|i3841~1191 at LC7_1_J1
--operation mode is normal

J1L646 = KE1L53Q & !J1L385 & (J1L446 # J1L546);


--J1L705 is slaveregister:inst_slaveregister|i3650~802 at LC5_12_B1
--operation mode is normal

J1L705 = !J1L543 & (J1_i908 # KE1L73Q # !KE1L83Q);


--J1L746 is slaveregister:inst_slaveregister|i3841~1192 at LC3_3_L1
--operation mode is normal

J1L746 = !J1_i1654 & N9_pre_out[7] & !KE1L83Q & !J1L522;


--J1_COMM_ctrl_local.id[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[7] at LC10_10_L1
--operation mode is normal

J1_COMM_ctrl_local.id[7]_lut_out = SE1_MASTERHWDATA[7];
J1_COMM_ctrl_local.id[7] = DFFE(J1_COMM_ctrl_local.id[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L846 is slaveregister:inst_slaveregister|i3841~1193 at LC8_3_L1
--operation mode is normal

J1L846 = J1L862 & (J1L746 # J1L962 & J1_COMM_ctrl_local.id[7]);


--J1_COMM_ctrl_local.tx_head[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[7] at LC5_10_A1
--operation mode is normal

J1_COMM_ctrl_local.tx_head[7]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[7] # !J1L827 & J1_COMM_ctrl_local.tx_head[7]);
J1_COMM_ctrl_local.tx_head[7] = DFFE(J1_COMM_ctrl_local.tx_head[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1_COMM_ctrl_local.rx_tail[7] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[7] at LC3_10_A1
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[7]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[7] # !J1L927 & J1_COMM_ctrl_local.rx_tail[7]);
J1_COMM_ctrl_local.rx_tail[7] = DFFE(J1_COMM_ctrl_local.rx_tail[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L946 is slaveregister:inst_slaveregister|i3841~1194 at LC9_11_A1
--operation mode is normal

J1L946 = J1_i1945 & J1_COMM_ctrl_local.rx_tail[7] & !J1_i2130 # !J1_i1945 & J1_COMM_ctrl_local.tx_head[7];


--J1L056 is slaveregister:inst_slaveregister|i3841~1195 at LC1_10_A1
--operation mode is normal

J1L056 = J1L705 & !KE1L53Q & (J1L846 # J1L946);


--J1L156 is slaveregister:inst_slaveregister|i3841~1196 at LC2_1_J1
--operation mode is normal

J1L156 = J1L146 # J1L246 & (J1L646 # J1L056);


--J1L506 is slaveregister:inst_slaveregister|i3833~1174 at LC10_2_B1
--operation mode is normal

J1L506 = J1_i922 & (J1_i1217 # !J1L902);


--G1_RM_sn_data[7] is rate_meters:inst_rate_meters|RM_sn_data[7] at LC2_9_J1
--operation mode is normal

G1_RM_sn_data[7]_lut_out = G1_RM_sn_data_int[7];
G1_RM_sn_data[7] = DFFE(G1_RM_sn_data[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L223 is slaveregister:inst_slaveregister|i3456~330 at LC5_14_J1
--operation mode is normal

J1L223 = KE1L83Q & !J1_i1217 & KE1L53Q & J1L981;


--G1_RM_rate_MPE[7] is rate_meters:inst_rate_meters|RM_rate_MPE[7] at LC5_12_Z1
--operation mode is normal

G1_RM_rate_MPE[7]_lut_out = N03_q[7];
G1_RM_rate_MPE[7] = DFFE(G1_RM_rate_MPE[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L256 is slaveregister:inst_slaveregister|i3841~1197 at LC7_8_J1
--operation mode is normal

J1L256 = G1_RM_rate_MPE[7] & (J1L223 & G1_RM_sn_data[7] # !J1_i1425) # !G1_RM_rate_MPE[7] & J1L223 & G1_RM_sn_data[7];


--J1L356 is slaveregister:inst_slaveregister|i3841~1198 at LC4_1_J1
--operation mode is normal

J1L356 = J1L506 & J1L266 & J1_i761 & J1L256;


--QE1_q[7] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7] at EC14_1_B1
QE1_q[7]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[7]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[7] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[7]_write_address, QE1_q[7]_read_address);


--J1_DAQ_ctrl_local.trigger_enable[7] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[7] at LC9_8_O2
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[7]_lut_out = SE1_MASTERHWDATA[7];
J1_DAQ_ctrl_local.trigger_enable[7] = DFFE(J1_DAQ_ctrl_local.trigger_enable[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1L456 is slaveregister:inst_slaveregister|i3841~1199 at LC4_12_B1
--operation mode is normal

J1L456 = J1_i38 & !J1_i150 & J1_DAQ_ctrl_local.trigger_enable[7] # !J1_i38 & QE1_q[7];


--J1L556 is slaveregister:inst_slaveregister|i3841~1200 at LC9_2_J1
--operation mode is normal

J1L556 = KE1L53Q & N33_sload_path[39] # !KE1L53Q & N33_sload_path[7];


--J1L656 is slaveregister:inst_slaveregister|i3841~1201 at LC8_1_J1
--operation mode is normal

J1L656 = J1L456 # J1L266 & !J1_i761 & J1L556;


--J1_CS_ctrl_local.CS_time[7] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[7] at LC10_12_J1
--operation mode is normal

J1_CS_ctrl_local.CS_time[7]_lut_out = SE1_MASTERHWDATA[7];
J1_CS_ctrl_local.CS_time[7] = DFFE(J1_CS_ctrl_local.CS_time[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L544 is slaveregister:inst_slaveregister|i3640~424 at LC3_8_B1
--operation mode is normal

J1L544 = KE1L83Q & !J1_i908 & !KE1L73Q & !KE1L63Q;

--J1L944 is slaveregister:inst_slaveregister|i3640~429 at LC3_8_B1
--operation mode is normal

J1L944 = KE1L83Q & !J1_i908 & !KE1L73Q & !KE1L63Q;


--J1L756 is slaveregister:inst_slaveregister|i3841~1202 at LC1_2_J1
--operation mode is normal

J1L756 = J1L091 & SD1_haddr[7] # !J1L091 & J1L544 & J1_CS_ctrl_local.CS_time[7];


--J1L856 is slaveregister:inst_slaveregister|i3841~1203 at LC10_1_J1
--operation mode is normal

J1L856 = J1L356 # J1L656 # J1L756 & J1L046;


--QE1_q[8] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8] at EC6_1_B1
QE1_q[8]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[8]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[8] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[8]_write_address, QE1_q[8]_read_address);


--J1L636 is slaveregister:inst_slaveregister|i3840~126 at LC4_11_M2
--operation mode is normal

J1L636 = J1L481 & !KE1L34Q & QE1_q[8];


--J1_DAQ_ctrl_local.DAQ_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.DAQ_mode[0] at LC5_2_M2
--operation mode is normal

J1_DAQ_ctrl_local.DAQ_mode[0]_lut_out = SE1_MASTERHWDATA[8];
J1_DAQ_ctrl_local.DAQ_mode[0] = DFFE(J1_DAQ_ctrl_local.DAQ_mode[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L651);


--J1L736 is slaveregister:inst_slaveregister|i3840~127 at LC10_10_M2
--operation mode is normal

J1L736 = J1L636 # !J1_i334 & J1L206 & J1_DAQ_ctrl_local.DAQ_mode[0];


--J1L836 is slaveregister:inst_slaveregister|i3840~128 at LC7_7_J2
--operation mode is normal

J1L836 = J1L017 & SD1_haddr[8] & (KE1L34Q # !J1L481);


--J1_DAQ_ctrl_local.trigger_enable[8] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[8] at LC6_7_J2
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[8]_lut_out = SE1_MASTERHWDATA[8];
J1_DAQ_ctrl_local.trigger_enable[8] = DFFE(J1_DAQ_ctrl_local.trigger_enable[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1L936 is slaveregister:inst_slaveregister|i3840~129 at LC2_6_J2
--operation mode is normal

J1L936 = J1L736 # J1L836 # J1_DAQ_ctrl_local.trigger_enable[8] & J1L561;


--J1_CS_ctrl_local.CS_time[8] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[8] at LC6_16_J1
--operation mode is normal

J1_CS_ctrl_local.CS_time[8]_lut_out = SE1_MASTERHWDATA[8];
J1_CS_ctrl_local.CS_time[8] = DFFE(J1_CS_ctrl_local.CS_time[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L105 is slaveregister:inst_slaveregister|i3648~691 at LC3_13_J1
--operation mode is normal

J1L105 = J1_i761 & J1L385 & J1_CS_ctrl_local.CS_time[8] # !J1_i761 & N33_sload_path[40];


--J1L205 is slaveregister:inst_slaveregister|i3648~692 at LC5_13_J1
--operation mode is normal

J1L205 = KE1L53Q & J1L105 # !KE1L53Q & !J1_i761 & N33_sload_path[8];


--G1_RM_sn_data[8] is rate_meters:inst_rate_meters|RM_sn_data[8] at LC6_9_J1
--operation mode is normal

G1_RM_sn_data[8]_lut_out = G1_RM_sn_data_int[8];
G1_RM_sn_data[8] = DFFE(G1_RM_sn_data[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--G1_RM_rate_MPE[8] is rate_meters:inst_rate_meters|RM_rate_MPE[8] at LC3_2_Z1
--operation mode is normal

G1_RM_rate_MPE[8]_lut_out = N03_q[8];
G1_RM_rate_MPE[8] = DFFE(G1_RM_rate_MPE[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L133 is slaveregister:inst_slaveregister|i3458~461 at LC9_13_J1
--operation mode is normal

J1L133 = !J1_i1217 & !J1L112 & (!KE1L53Q # !J1L902);


--J1L323 is slaveregister:inst_slaveregister|i3456~331 at LC4_14_J1
--operation mode is normal

J1L323 = G1_RM_sn_data[8] & (J1L223 # G1_RM_rate_MPE[8] & J1L133) # !G1_RM_sn_data[8] & G1_RM_rate_MPE[8] & J1L133;


--J1L072 is slaveregister:inst_slaveregister|i3264~750 at LC7_2_H1
--operation mode is normal

J1L072 = N9_pre_out[8] & (N7_sload_path[8] # !KE1L53Q) # !N9_pre_out[8] & KE1L53Q & N7_sload_path[8];


--J1L172 is slaveregister:inst_slaveregister|i3264~751 at LC3_4_H1
--operation mode is normal

J1L172 = J1L072 & !J1_i1654 & !J1L522 & !KE1L83Q;


--J1_COMM_ctrl_local.id[40] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[40] at LC9_5_H1
--operation mode is normal

J1_COMM_ctrl_local.id[40]_lut_out = SE1_MASTERHWDATA[8];
J1_COMM_ctrl_local.id[40] = DFFE(J1_COMM_ctrl_local.id[40]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1_COMM_ctrl_local.id[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[8] at LC10_5_H1
--operation mode is normal

J1_COMM_ctrl_local.id[8]_lut_out = SE1_MASTERHWDATA[8];
J1_COMM_ctrl_local.id[8] = DFFE(J1_COMM_ctrl_local.id[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L272 is slaveregister:inst_slaveregister|i3264~752 at LC4_5_H1
--operation mode is normal

J1L272 = J1_COMM_ctrl_local.id[8] & (J1_COMM_ctrl_local.id[40] # !KE1L53Q) # !J1_COMM_ctrl_local.id[8] & J1_COMM_ctrl_local.id[40] & KE1L53Q;


--J1L372 is slaveregister:inst_slaveregister|i3264~753 at LC6_4_H1
--operation mode is normal

J1L372 = J1L862 & (J1L172 # J1L272 & J1L962);


--S1_inst16[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[8] at LC8_2_A3
--operation mode is normal

S1_inst16[8]_lut_out = N91_q[8];
S1_inst16[8] = DFFE(S1_inst16[8]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1_COMM_ctrl_local.tx_head[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[8] at LC10_10_A1
--operation mode is normal

J1_COMM_ctrl_local.tx_head[8]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[8] # !J1L827 & J1_COMM_ctrl_local.tx_head[8]);
J1_COMM_ctrl_local.tx_head[8] = DFFE(J1_COMM_ctrl_local.tx_head[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L472 is slaveregister:inst_slaveregister|i3264~754 at LC6_10_A1
--operation mode is normal

J1L472 = J1_COMM_ctrl_local.tx_head[8] & (S1_inst16[8] # !KE1L53Q) # !J1_COMM_ctrl_local.tx_head[8] & KE1L53Q & S1_inst16[8];


--J1_COMM_ctrl_local.rx_tail[8] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[8] at LC2_10_A1
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[8]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[8] # !J1L927 & J1_COMM_ctrl_local.rx_tail[8]);
J1_COMM_ctrl_local.rx_tail[8] = DFFE(J1_COMM_ctrl_local.rx_tail[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L572 is slaveregister:inst_slaveregister|i3264~755 at LC4_10_A1
--operation mode is normal

J1L572 = KE1L53Q & N01_q[8] # !KE1L53Q & J1_COMM_ctrl_local.rx_tail[8];


--J1L672 is slaveregister:inst_slaveregister|i3264~756 at LC8_9_A1
--operation mode is normal

J1L672 = J1_i1945 & !J1_i2130 & J1L572 # !J1_i1945 & J1L472;


--J1L423 is slaveregister:inst_slaveregister|i3456~332 at LC10_13_J1
--operation mode is normal

J1L423 = J1L323 # J1L623 & (J1L372 # J1L672);


--G1_RM_rate_SPE[8] is rate_meters:inst_rate_meters|RM_rate_SPE[8] at LC5_1_V1
--operation mode is normal

G1_RM_rate_SPE[8]_lut_out = N13_q[8];
G1_RM_rate_SPE[8] = DFFE(G1_RM_rate_SPE[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L523 is slaveregister:inst_slaveregister|i3456~333 at LC7_13_J1
--operation mode is normal

J1L523 = J1L902 & G1_RM_rate_SPE[8] & !J1_i1217 & KE1L53Q;


--J1L305 is slaveregister:inst_slaveregister|i3648~693 at LC1_13_J1
--operation mode is normal

J1L305 = J1L205 # J1L005 & (J1L423 # J1L523);


--QE1_q[9] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9] at EC2_1_B1
QE1_q[9]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[9]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[9] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[9]_write_address, QE1_q[9]_read_address);


--J1L236 is slaveregister:inst_slaveregister|i3839~126 at LC5_12_B2
--operation mode is normal

J1L236 = QE1_q[9] & J1L481 & !KE1L34Q;


--J1_DAQ_ctrl_local.DAQ_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.DAQ_mode[1] at LC6_14_O2
--operation mode is normal

J1_DAQ_ctrl_local.DAQ_mode[1]_lut_out = SE1_MASTERHWDATA[9];
J1_DAQ_ctrl_local.DAQ_mode[1] = DFFE(J1_DAQ_ctrl_local.DAQ_mode[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L651);


--J1L336 is slaveregister:inst_slaveregister|i3839~127 at LC10_11_B2
--operation mode is normal

J1L336 = J1L236 # !J1_i334 & J1_DAQ_ctrl_local.DAQ_mode[1] & J1L206;


--J1L436 is slaveregister:inst_slaveregister|i3839~128 at LC6_11_A2
--operation mode is normal

J1L436 = SD1_haddr[9] & J1L017 & (KE1L34Q # !J1L481);


--J1_DAQ_ctrl_local.trigger_enable[9] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[9] at LC3_8_C2
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[9]_lut_out = SE1_MASTERHWDATA[9];
J1_DAQ_ctrl_local.trigger_enable[9] = DFFE(J1_DAQ_ctrl_local.trigger_enable[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1L536 is slaveregister:inst_slaveregister|i3839~129 at LC3_9_C2
--operation mode is normal

J1L536 = J1L436 # J1L336 # J1L561 & J1_DAQ_ctrl_local.trigger_enable[9];


--J1_CS_ctrl_local.CS_time[9] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[9] at LC3_13_C1
--operation mode is normal

J1_CS_ctrl_local.CS_time[9]_lut_out = SE1_MASTERHWDATA[9];
J1_CS_ctrl_local.CS_time[9] = DFFE(J1_CS_ctrl_local.CS_time[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L794 is slaveregister:inst_slaveregister|i3647~748 at LC5_13_C1
--operation mode is normal

J1L794 = J1_i761 & J1L385 & J1_CS_ctrl_local.CS_time[9] # !J1_i761 & N33_sload_path[41];


--J1L894 is slaveregister:inst_slaveregister|i3647~749 at LC9_12_C1
--operation mode is normal

J1L894 = KE1L53Q & J1L794 # !KE1L53Q & !J1_i761 & N33_sload_path[9];


--S1_inst16[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[9] at LC2_3_A1
--operation mode is normal

S1_inst16[9]_lut_out = N91_q[9];
S1_inst16[9] = DFFE(S1_inst16[9]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1_COMM_ctrl_local.tx_head[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[9] at LC9_4_A1
--operation mode is normal

J1_COMM_ctrl_local.tx_head[9]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[9] # !J1L827 & J1_COMM_ctrl_local.tx_head[9]);
J1_COMM_ctrl_local.tx_head[9] = DFFE(J1_COMM_ctrl_local.tx_head[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L162 is slaveregister:inst_slaveregister|i3263~954 at LC9_3_A1
--operation mode is normal

J1L162 = KE1L53Q & S1_inst16[9] # !KE1L53Q & J1_COMM_ctrl_local.tx_head[9];


--J1_COMM_ctrl_local.rx_tail[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[9] at LC5_4_A1
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[9]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[9] # !J1L927 & J1_COMM_ctrl_local.rx_tail[9]);
J1_COMM_ctrl_local.rx_tail[9] = DFFE(J1_COMM_ctrl_local.rx_tail[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L262 is slaveregister:inst_slaveregister|i3263~955 at LC5_2_A1
--operation mode is normal

J1L262 = J1_COMM_ctrl_local.rx_tail[9] & (N01_q[9] # !KE1L53Q) # !J1_COMM_ctrl_local.rx_tail[9] & N01_q[9] & KE1L53Q;


--J1L362 is slaveregister:inst_slaveregister|i3263~956 at LC6_2_A1
--operation mode is normal

J1L362 = J1_i1945 & !J1_i2130 & J1L262 # !J1_i1945 & J1L162;


--J1L462 is slaveregister:inst_slaveregister|i3263~957 at LC2_8_H1
--operation mode is normal

J1L462 = KE1L53Q & N7_sload_path[9] # !KE1L53Q & N9_pre_out[9];


--J1_COMM_ctrl_local.id[41] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[41] at LC1_7_H1
--operation mode is normal

J1_COMM_ctrl_local.id[41]_lut_out = SE1_MASTERHWDATA[9];
J1_COMM_ctrl_local.id[41] = DFFE(J1_COMM_ctrl_local.id[41]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1_COMM_ctrl_local.id[9] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[9] at LC7_15_H1
--operation mode is normal

J1_COMM_ctrl_local.id[9]_lut_out = SE1_MASTERHWDATA[9];
J1_COMM_ctrl_local.id[9] = DFFE(J1_COMM_ctrl_local.id[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L562 is slaveregister:inst_slaveregister|i3263~958 at LC8_8_H1
--operation mode is normal

J1L562 = J1_COMM_ctrl_local.id[9] & (J1_COMM_ctrl_local.id[41] # !KE1L53Q) # !J1_COMM_ctrl_local.id[9] & KE1L53Q & J1_COMM_ctrl_local.id[41];


--J1L662 is slaveregister:inst_slaveregister|i3263~959 at LC3_8_H1
--operation mode is normal

J1L662 = J1L722 & J1L562 & !J1_i1654 & KE1L83Q;


--J1L762 is slaveregister:inst_slaveregister|i3263~960 at LC4_7_H1
--operation mode is normal

J1L762 = J1_i2298 & (J1L232 # J1L662) # !J1_i2298 & J1L462;


--J1L913 is slaveregister:inst_slaveregister|i3455~351 at LC10_3_C1
--operation mode is normal

J1L913 = J1L623 & (J1L362 # J1L762 & J1L862);


--G1_RM_sn_data[9] is rate_meters:inst_rate_meters|RM_sn_data[9] at LC6_11_J1
--operation mode is normal

G1_RM_sn_data[9]_lut_out = G1_RM_sn_data_int[9];
G1_RM_sn_data[9] = DFFE(G1_RM_sn_data[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--G1_RM_rate_MPE[9] is rate_meters:inst_rate_meters|RM_rate_MPE[9] at LC5_13_Z1
--operation mode is normal

G1_RM_rate_MPE[9]_lut_out = N03_q[9];
G1_RM_rate_MPE[9] = DFFE(G1_RM_rate_MPE[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L023 is slaveregister:inst_slaveregister|i3455~352 at LC7_12_J1
--operation mode is normal

J1L023 = J1L223 & (G1_RM_sn_data[9] # G1_RM_rate_MPE[9] & J1L133) # !J1L223 & G1_RM_rate_MPE[9] & J1L133;


--G1_RM_rate_SPE[9] is rate_meters:inst_rate_meters|RM_rate_SPE[9] at LC9_10_V1
--operation mode is normal

G1_RM_rate_SPE[9]_lut_out = N13_q[9];
G1_RM_rate_SPE[9] = DFFE(G1_RM_rate_SPE[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L123 is slaveregister:inst_slaveregister|i3455~353 at LC7_12_C1
--operation mode is normal

J1L123 = J1L023 # G1_RM_rate_SPE[9] & !J1_i1238 & KE1L53Q;


--J1L994 is slaveregister:inst_slaveregister|i3647~750 at LC10_11_C1
--operation mode is normal

J1L994 = J1L894 # J1L005 & (J1L913 # J1L123);


--J1_DAQ_ctrl_local.trigger_enable[10] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[10] at LC8_3_B1
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[10]_lut_out = SE1_MASTERHWDATA[10];
J1_DAQ_ctrl_local.trigger_enable[10] = DFFE(J1_DAQ_ctrl_local.trigger_enable[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1L036 is slaveregister:inst_slaveregister|i3838~357 at LC6_15_B1
--operation mode is normal

J1L036 = J1_DAQ_ctrl_local.trigger_enable[10] & (J1L561 # SD1_haddr[10] & J1L886) # !J1_DAQ_ctrl_local.trigger_enable[10] & SD1_haddr[10] & J1L886;


--QE1_q[10] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10] at EC1_1_B1
QE1_q[10]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[10]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[10] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[10]_write_address, QE1_q[10]_read_address);


--J1L136 is slaveregister:inst_slaveregister|i3838~358 at LC9_16_B1
--operation mode is normal

J1L136 = J1L036 # J1L481 & !KE1L34Q & QE1_q[10];


--J1_CS_ctrl_local.CS_time[10] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[10] at LC9_5_C1
--operation mode is normal

J1_CS_ctrl_local.CS_time[10]_lut_out = SE1_MASTERHWDATA[10];
J1_CS_ctrl_local.CS_time[10] = DFFE(J1_CS_ctrl_local.CS_time[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L494 is slaveregister:inst_slaveregister|i3646~738 at LC3_13_B1
--operation mode is normal

J1L494 = J1_i761 & J1L385 & J1_CS_ctrl_local.CS_time[10] # !J1_i761 & N33_sload_path[42];


--J1L594 is slaveregister:inst_slaveregister|i3646~739 at LC8_13_B1
--operation mode is normal

J1L594 = KE1L53Q & J1L494 # !KE1L53Q & !J1_i761 & N33_sload_path[10];


--S1_inst16[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[10] at LC3_4_A3
--operation mode is normal

S1_inst16[10]_lut_out = N91_q[10];
S1_inst16[10] = DFFE(S1_inst16[10]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1_COMM_ctrl_local.tx_head[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[10] at LC3_11_A1
--operation mode is normal

J1_COMM_ctrl_local.tx_head[10]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[10] # !J1L827 & J1_COMM_ctrl_local.tx_head[10]);
J1_COMM_ctrl_local.tx_head[10] = DFFE(J1_COMM_ctrl_local.tx_head[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L452 is slaveregister:inst_slaveregister|i3262~954 at LC4_3_A3
--operation mode is normal

J1L452 = J1_COMM_ctrl_local.tx_head[10] & (S1_inst16[10] # !KE1L53Q) # !J1_COMM_ctrl_local.tx_head[10] & KE1L53Q & S1_inst16[10];


--J1_COMM_ctrl_local.rx_tail[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[10] at LC4_11_A1
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[10]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[10] # !J1L927 & J1_COMM_ctrl_local.rx_tail[10]);
J1_COMM_ctrl_local.rx_tail[10] = DFFE(J1_COMM_ctrl_local.rx_tail[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L552 is slaveregister:inst_slaveregister|i3262~955 at LC9_10_A1
--operation mode is normal

J1L552 = N01_q[10] & (KE1L53Q # J1_COMM_ctrl_local.rx_tail[10]) # !N01_q[10] & !KE1L53Q & J1_COMM_ctrl_local.rx_tail[10];


--J1L652 is slaveregister:inst_slaveregister|i3262~956 at LC8_10_A1
--operation mode is normal

J1L652 = J1_i1945 & !J1_i2130 & J1L552 # !J1_i1945 & J1L452;


--J1L752 is slaveregister:inst_slaveregister|i3262~957 at LC10_4_H1
--operation mode is normal

J1L752 = KE1L53Q & N7_sload_path[10] # !KE1L53Q & N9_pre_out[10];


--J1_COMM_ctrl_local.id[42] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[42] at LC5_5_H1
--operation mode is normal

J1_COMM_ctrl_local.id[42]_lut_out = SE1_MASTERHWDATA[10];
J1_COMM_ctrl_local.id[42] = DFFE(J1_COMM_ctrl_local.id[42]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1_COMM_ctrl_local.id[10] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[10] at LC2_5_H1
--operation mode is normal

J1_COMM_ctrl_local.id[10]_lut_out = SE1_MASTERHWDATA[10];
J1_COMM_ctrl_local.id[10] = DFFE(J1_COMM_ctrl_local.id[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L852 is slaveregister:inst_slaveregister|i3262~958 at LC1_4_H1
--operation mode is normal

J1L852 = J1_COMM_ctrl_local.id[10] & (J1_COMM_ctrl_local.id[42] # !KE1L53Q) # !J1_COMM_ctrl_local.id[10] & KE1L53Q & J1_COMM_ctrl_local.id[42];


--J1L952 is slaveregister:inst_slaveregister|i3262~959 at LC2_4_H1
--operation mode is normal

J1L952 = KE1L83Q & J1L852 & J1L722 & !J1_i1654;


--J1L062 is slaveregister:inst_slaveregister|i3262~960 at LC9_4_H1
--operation mode is normal

J1L062 = J1_i2298 & (J1L952 # J1L232) # !J1_i2298 & J1L752;


--J1L613 is slaveregister:inst_slaveregister|i3454~351 at LC5_9_H1
--operation mode is normal

J1L613 = J1L623 & (J1L652 # J1L062 & J1L862);


--G1_RM_sn_data[10] is rate_meters:inst_rate_meters|RM_sn_data[10] at LC10_10_J1
--operation mode is normal

G1_RM_sn_data[10]_lut_out = G1_RM_sn_data_int[10];
G1_RM_sn_data[10] = DFFE(G1_RM_sn_data[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--G1_RM_rate_MPE[10] is rate_meters:inst_rate_meters|RM_rate_MPE[10] at LC7_10_Z1
--operation mode is normal

G1_RM_rate_MPE[10]_lut_out = N03_q[10];
G1_RM_rate_MPE[10] = DFFE(G1_RM_rate_MPE[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L713 is slaveregister:inst_slaveregister|i3454~352 at LC3_14_J1
--operation mode is normal

J1L713 = G1_RM_rate_MPE[10] & (J1L133 # G1_RM_sn_data[10] & J1L223) # !G1_RM_rate_MPE[10] & G1_RM_sn_data[10] & J1L223;


--G1_RM_rate_SPE[10] is rate_meters:inst_rate_meters|RM_rate_SPE[10] at LC2_10_V1
--operation mode is normal

G1_RM_rate_SPE[10]_lut_out = N13_q[10];
G1_RM_rate_SPE[10] = DFFE(G1_RM_rate_SPE[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L813 is slaveregister:inst_slaveregister|i3454~353 at LC5_13_B1
--operation mode is normal

J1L813 = J1L713 # G1_RM_rate_SPE[10] & KE1L53Q & !J1_i1238;


--J1L694 is slaveregister:inst_slaveregister|i3646~740 at LC9_13_B1
--operation mode is normal

J1L694 = J1L594 # J1L005 & (J1L613 # J1L813);


--J1_DAQ_ctrl_local.trigger_enable[11] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[11] at LC7_16_B1
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[11]_lut_out = SE1_MASTERHWDATA[11];
J1_DAQ_ctrl_local.trigger_enable[11] = DFFE(J1_DAQ_ctrl_local.trigger_enable[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1L826 is slaveregister:inst_slaveregister|i3837~358 at LC4_15_B1
--operation mode is normal

J1L826 = UD1_start_address[11] & (J1L886 # J1_DAQ_ctrl_local.trigger_enable[11] & J1L561) # !UD1_start_address[11] & J1_DAQ_ctrl_local.trigger_enable[11] & J1L561;


--QE1_q[11] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11] at EC8_1_B1
QE1_q[11]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[11]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[11] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[11]_write_address, QE1_q[11]_read_address);


--J1_DAQ_ctrl_local.trigger_enable[12] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[12] at LC6_4_B1
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[12]_lut_out = SE1_MASTERHWDATA[12];
J1_DAQ_ctrl_local.trigger_enable[12] = DFFE(J1_DAQ_ctrl_local.trigger_enable[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1L626 is slaveregister:inst_slaveregister|i3836~297 at LC10_13_B2
--operation mode is normal

J1L626 = J1L561 & (J1_DAQ_ctrl_local.trigger_enable[12] # UD1_start_address[12] & J1L886) # !J1L561 & UD1_start_address[12] & J1L886;


--QE1_q[12] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12] at EC12_1_B1
QE1_q[12]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[12]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[12] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[12]_write_address, QE1_q[12]_read_address);


--J1L726 is slaveregister:inst_slaveregister|i3836~298 at LC7_12_B2
--operation mode is normal

J1L726 = J1L626 # !KE1L34Q & J1L481 & QE1_q[12];


--J1L674 is slaveregister:inst_slaveregister|i3644~1107 at LC10_6_H1
--operation mode is normal

J1L674 = N7_sload_path[12] & (N9_pre_out[12] # KE1L53Q) # !N7_sload_path[12] & N9_pre_out[12] & !KE1L53Q;


--J1L774 is slaveregister:inst_slaveregister|i3644~1108 at LC5_6_H1
--operation mode is normal

J1L774 = !J1_i1654 & !J1L522 & !KE1L83Q & J1L674;


--J1_COMM_ctrl_local.id[44] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[44] at LC7_10_H1
--operation mode is normal

J1_COMM_ctrl_local.id[44]_lut_out = SE1_MASTERHWDATA[12];
J1_COMM_ctrl_local.id[44] = DFFE(J1_COMM_ctrl_local.id[44]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1_COMM_ctrl_local.id[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[12] at LC4_10_H1
--operation mode is normal

J1_COMM_ctrl_local.id[12]_lut_out = SE1_MASTERHWDATA[12];
J1_COMM_ctrl_local.id[12] = DFFE(J1_COMM_ctrl_local.id[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L874 is slaveregister:inst_slaveregister|i3644~1109 at LC3_9_H1
--operation mode is normal

J1L874 = J1_COMM_ctrl_local.id[44] & (KE1L53Q # J1_COMM_ctrl_local.id[12]) # !J1_COMM_ctrl_local.id[44] & !KE1L53Q & J1_COMM_ctrl_local.id[12];


--J1L974 is slaveregister:inst_slaveregister|i3644~1110 at LC7_5_H1
--operation mode is normal

J1L974 = J1L862 & (J1L774 # J1L962 & J1L874);


--S1_inst16[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[12] at LC5_4_A3
--operation mode is normal

S1_inst16[12]_lut_out = N91_q[12];
S1_inst16[12] = DFFE(S1_inst16[12]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1_COMM_ctrl_local.tx_head[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[12] at LC5_1_A1
--operation mode is normal

J1_COMM_ctrl_local.tx_head[12]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[12] # !J1L827 & J1_COMM_ctrl_local.tx_head[12]);
J1_COMM_ctrl_local.tx_head[12] = DFFE(J1_COMM_ctrl_local.tx_head[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L084 is slaveregister:inst_slaveregister|i3644~1111 at LC1_3_A3
--operation mode is normal

J1L084 = J1_COMM_ctrl_local.tx_head[12] & (S1_inst16[12] # !KE1L53Q) # !J1_COMM_ctrl_local.tx_head[12] & KE1L53Q & S1_inst16[12];


--J1_COMM_ctrl_local.rx_tail[12] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[12] at LC3_1_A1
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[12]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[12] # !J1L927 & J1_COMM_ctrl_local.rx_tail[12]);
J1_COMM_ctrl_local.rx_tail[12] = DFFE(J1_COMM_ctrl_local.rx_tail[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L184 is slaveregister:inst_slaveregister|i3644~1112 at LC10_1_A1
--operation mode is normal

J1L184 = J1_COMM_ctrl_local.rx_tail[12] & (N01_q[12] # !KE1L53Q) # !J1_COMM_ctrl_local.rx_tail[12] & N01_q[12] & KE1L53Q;


--J1L284 is slaveregister:inst_slaveregister|i3644~1113 at LC8_2_A1
--operation mode is normal

J1L284 = J1_i1945 & !J1_i2130 & J1L184 # !J1_i1945 & J1L084;


--J1L384 is slaveregister:inst_slaveregister|i3644~1114 at LC3_7_G1
--operation mode is normal

J1L384 = J1L583 & J1L574 & (J1L974 # J1L284);


--J1L484 is slaveregister:inst_slaveregister|i3644~1115 at LC6_8_G1
--operation mode is normal

J1L484 = !KE1L83Q & J1L981 & !J1_i908 & N33_sload_path[12];


--J1_CS_ctrl_local.CS_mode[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[0] at LC3_1_G1
--operation mode is normal

J1_CS_ctrl_local.CS_mode[0]_lut_out = SE1_MASTERHWDATA[12];
J1_CS_ctrl_local.CS_mode[0] = DFFE(J1_CS_ctrl_local.CS_mode[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--J1L584 is slaveregister:inst_slaveregister|i3644~1116 at LC1_8_G1
--operation mode is normal

J1L584 = !KE1L53Q & (J1L484 # J1L544 & J1_CS_ctrl_local.CS_mode[0]);


--G1_RM_rate_MPE[12] is rate_meters:inst_rate_meters|RM_rate_MPE[12] at LC3_14_Z1
--operation mode is normal

G1_RM_rate_MPE[12]_lut_out = N03_q[12];
G1_RM_rate_MPE[12] = DFFE(G1_RM_rate_MPE[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L684 is slaveregister:inst_slaveregister|i3644~1117 at LC3_13_Z1
--operation mode is normal

J1L684 = G1_RM_rate_MPE[12] & !J1_i1217 & !J1L112;


--G1_RM_sn_data[12] is rate_meters:inst_rate_meters|RM_sn_data[12] at LC4_9_G1
--operation mode is normal

G1_RM_sn_data[12]_lut_out = N23_q[0];
G1_RM_sn_data[12] = DFFE(G1_RM_sn_data[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L784 is slaveregister:inst_slaveregister|i3644~1118 at LC7_8_G1
--operation mode is normal

J1L784 = !J1L312 & KE1L53Q & !J1_i1217 & G1_RM_sn_data[12];


--J1L884 is slaveregister:inst_slaveregister|i3644~1119 at LC10_7_G1
--operation mode is normal

J1L884 = J1L584 # J1L574 & (J1L684 # J1L784);


--J1L984 is slaveregister:inst_slaveregister|i3644~1120 at LC6_7_G1
--operation mode is normal

J1L984 = J1L194 # J1L902 & !J1_i908 & N33_sload_path[44];


--J1L094 is slaveregister:inst_slaveregister|i3644~1121 at LC5_7_G1
--operation mode is normal

J1L094 = J1L384 # J1L884 # KE1L53Q & J1L984;


--J1_DAQ_ctrl_local.trigger_enable[13] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[13] at LC8_4_B1
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[13]_lut_out = SE1_MASTERHWDATA[13];
J1_DAQ_ctrl_local.trigger_enable[13] = DFFE(J1_DAQ_ctrl_local.trigger_enable[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1L426 is slaveregister:inst_slaveregister|i3835~407 at LC9_5_B1
--operation mode is normal

J1L426 = J1L561 & (J1_DAQ_ctrl_local.trigger_enable[13] # UD1_start_address[13] & J1L886) # !J1L561 & UD1_start_address[13] & J1L886;


--QE1_q[13] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13] at EC10_1_B1
QE1_q[13]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[13]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[13] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[13]_write_address, QE1_q[13]_read_address);


--J1L526 is slaveregister:inst_slaveregister|i3835~408 at LC10_4_B1
--operation mode is normal

J1L526 = J1L426 # QE1_q[13] & !KE1L34Q & J1L481;


--J1L064 is slaveregister:inst_slaveregister|i3643~916 at LC7_12_H1
--operation mode is normal

J1L064 = N9_pre_out[13] & (N7_sload_path[13] # !KE1L53Q) # !N9_pre_out[13] & KE1L53Q & N7_sload_path[13];


--J1L164 is slaveregister:inst_slaveregister|i3643~917 at LC2_11_H1
--operation mode is normal

J1L164 = !J1L522 & !J1_i1654 & !KE1L83Q & J1L064;


--J1L264 is slaveregister:inst_slaveregister|i3643~918 at LC2_4_L1
--operation mode is normal

J1L264 = J1_i1945 & J1_i2130 & (J1L164 # J1L474);


--S1_inst16[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[13] at LC6_4_A3
--operation mode is normal

S1_inst16[13]_lut_out = N91_q[13];
S1_inst16[13] = DFFE(S1_inst16[13]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1_COMM_ctrl_local.tx_head[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[13] at LC6_2_A3
--operation mode is normal

J1_COMM_ctrl_local.tx_head[13]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[13] # !J1L827 & J1_COMM_ctrl_local.tx_head[13]);
J1_COMM_ctrl_local.tx_head[13] = DFFE(J1_COMM_ctrl_local.tx_head[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L364 is slaveregister:inst_slaveregister|i3643~919 at LC10_3_A3
--operation mode is normal

J1L364 = KE1L53Q & S1_inst16[13] # !KE1L53Q & J1_COMM_ctrl_local.tx_head[13];


--J1_COMM_ctrl_local.rx_tail[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[13] at LC7_2_A3
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[13]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[13] # !J1L927 & J1_COMM_ctrl_local.rx_tail[13]);
J1_COMM_ctrl_local.rx_tail[13] = DFFE(J1_COMM_ctrl_local.rx_tail[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L464 is slaveregister:inst_slaveregister|i3643~920 at LC3_3_A3
--operation mode is normal

J1L464 = KE1L53Q & N01_q[13] # !KE1L53Q & J1_COMM_ctrl_local.rx_tail[13];


--J1L564 is slaveregister:inst_slaveregister|i3643~921 at LC4_2_A3
--operation mode is normal

J1L564 = J1_i1945 & J1L464 & !J1_i2130 # !J1_i1945 & J1L364;


--J1L664 is slaveregister:inst_slaveregister|i3643~922 at LC4_16_A1
--operation mode is normal

J1L664 = J1L574 & J1L583 & (J1L264 # J1L564);


--J1L125 is slaveregister:inst_slaveregister|i3651~817 at LC9_4_I1
--operation mode is normal

J1L125 = KE1L53Q & (J1_i908 # KE1L63Q # J1L202);


--G1_RM_rate_SPE[13] is rate_meters:inst_rate_meters|RM_rate_SPE[13] at LC8_3_I1
--operation mode is normal

G1_RM_rate_SPE[13]_lut_out = N13_q[13];
G1_RM_rate_SPE[13] = DFFE(G1_RM_rate_SPE[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L764 is slaveregister:inst_slaveregister|i3643~923 at LC4_3_I1
--operation mode is normal

J1L764 = !KE1L83Q & G1_RM_rate_SPE[13] & J1L981 & !J1_i1217;


--G1_RM_sn_data[13] is rate_meters:inst_rate_meters|RM_sn_data[13] at LC5_11_I1
--operation mode is normal

G1_RM_sn_data[13]_lut_out = N23_q[1];
G1_RM_sn_data[13] = DFFE(G1_RM_sn_data[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L864 is slaveregister:inst_slaveregister|i3643~924 at LC3_3_I1
--operation mode is normal

J1L864 = KE1L83Q & !J1_i1217 & J1L981 & G1_RM_sn_data[13];


--J1L964 is slaveregister:inst_slaveregister|i3643~925 at LC7_4_I1
--operation mode is normal

J1L964 = J1_i761 & J1L125 & (J1L864 # J1L764);


--J1_CS_ctrl_local.CS_time[13] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[13] at LC9_6_L1
--operation mode is normal

J1_CS_ctrl_local.CS_time[13]_lut_out = SE1_MASTERHWDATA[13];
J1_CS_ctrl_local.CS_time[13] = DFFE(J1_CS_ctrl_local.CS_time[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1_CS_ctrl_local.CS_mode[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[1] at LC4_1_G1
--operation mode is normal

J1_CS_ctrl_local.CS_mode[1]_lut_out = SE1_MASTERHWDATA[13];
J1_CS_ctrl_local.CS_mode[1] = DFFE(J1_CS_ctrl_local.CS_mode[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--J1L074 is slaveregister:inst_slaveregister|i3643~926 at LC8_4_E1
--operation mode is normal

J1L074 = J1_CS_ctrl_local.CS_time[13] & (KE1L53Q # J1_CS_ctrl_local.CS_mode[1]) # !J1_CS_ctrl_local.CS_time[13] & !KE1L53Q & J1_CS_ctrl_local.CS_mode[1];


--J1L174 is slaveregister:inst_slaveregister|i3643~927 at LC7_4_E1
--operation mode is normal

J1L174 = N33_sload_path[13] & (N33_sload_path[45] # !KE1L53Q) # !N33_sload_path[13] & KE1L53Q & N33_sload_path[45];


--J1L274 is slaveregister:inst_slaveregister|i3643~928 at LC9_4_E1
--operation mode is normal

J1L274 = J1_i761 & J1L385 & J1L074 # !J1_i761 & J1L174;


--G1_RM_rate_MPE[13] is rate_meters:inst_rate_meters|RM_rate_MPE[13] at LC5_8_Z1
--operation mode is normal

G1_RM_rate_MPE[13]_lut_out = N03_q[13];
G1_RM_rate_MPE[13] = DFFE(G1_RM_rate_MPE[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L054 is slaveregister:inst_slaveregister|i3642~760 at LC9_7_C1
--operation mode is normal

J1L054 = J1L383 & J1L855 & (J1_i908 # !J1L902);


--J1L374 is slaveregister:inst_slaveregister|i3643~929 at LC3_3_E1
--operation mode is normal

J1L374 = J1L964 # J1L274 # G1_RM_rate_MPE[13] & J1L054;


--J1_DAQ_ctrl_local.trigger_enable[14] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[14] at LC2_4_B1
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[14]_lut_out = SE1_MASTERHWDATA[14];
J1_DAQ_ctrl_local.trigger_enable[14] = DFFE(J1_DAQ_ctrl_local.trigger_enable[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1L226 is slaveregister:inst_slaveregister|i3834~293 at LC3_5_B1
--operation mode is normal

J1L226 = J1L561 & (J1_DAQ_ctrl_local.trigger_enable[14] # UD1_start_address[14] & J1L886) # !J1L561 & UD1_start_address[14] & J1L886;


--QE1_q[14] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14] at EC9_1_B1
QE1_q[14]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[14]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[14] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[14]_write_address, QE1_q[14]_read_address);


--J1L326 is slaveregister:inst_slaveregister|i3834~294 at LC7_5_B1
--operation mode is normal

J1L326 = J1L226 # QE1_q[14] & J1L481 & !KE1L34Q;


--S1_inst16[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[14] at LC3_5_A3
--operation mode is normal

S1_inst16[14]_lut_out = N91_q[14];
S1_inst16[14] = DFFE(S1_inst16[14]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1_COMM_ctrl_local.tx_head[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[14] at LC5_2_A3
--operation mode is normal

J1_COMM_ctrl_local.tx_head[14]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[14] # !J1L827 & J1_COMM_ctrl_local.tx_head[14]);
J1_COMM_ctrl_local.tx_head[14] = DFFE(J1_COMM_ctrl_local.tx_head[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L042 is slaveregister:inst_slaveregister|i3258~975 at LC9_4_A3
--operation mode is normal

J1L042 = KE1L53Q & S1_inst16[14] # !KE1L53Q & J1_COMM_ctrl_local.tx_head[14];


--J1L142 is slaveregister:inst_slaveregister|i3258~976 at LC10_4_A3
--operation mode is normal

J1L142 = J1L642 # !J1_i1945 & J1L042;


--J1L154 is slaveregister:inst_slaveregister|i3642~761 at LC5_4_E1
--operation mode is normal

J1L154 = J1L574 & J1L583 & (J1L542 # J1L142);


--J1L254 is slaveregister:inst_slaveregister|i3642~762 at LC9_5_E1
--operation mode is normal

J1L254 = N33_sload_path[14] & (N33_sload_path[46] # !KE1L53Q) # !N33_sload_path[14] & KE1L53Q & N33_sload_path[46];


--J1L354 is slaveregister:inst_slaveregister|i3642~763 at LC4_4_E1
--operation mode is normal

J1L354 = !J1_i908 & J1L981 & !KE1L83Q & J1L254;


--J1_CS_ctrl_local.CS_mode[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_mode[2] at LC7_1_G1
--operation mode is normal

J1_CS_ctrl_local.CS_mode[2]_lut_out = SE1_MASTERHWDATA[14];
J1_CS_ctrl_local.CS_mode[2] = DFFE(J1_CS_ctrl_local.CS_mode[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--J1L454 is slaveregister:inst_slaveregister|i3642~764 at LC7_3_E1
--operation mode is normal

J1L454 = J1L354 # J1L544 & !KE1L53Q & J1_CS_ctrl_local.CS_mode[2];


--G1_RM_rate_MPE[14] is rate_meters:inst_rate_meters|RM_rate_MPE[14] at LC5_11_Z1
--operation mode is normal

G1_RM_rate_MPE[14]_lut_out = N03_q[14];
G1_RM_rate_MPE[14] = DFFE(G1_RM_rate_MPE[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L554 is slaveregister:inst_slaveregister|i3642~765 at LC6_3_E1
--operation mode is normal

J1L554 = J1L954 # J1L454 # J1L054 & G1_RM_rate_MPE[14];


--G1_RM_rate_SPE[15] is rate_meters:inst_rate_meters|RM_rate_SPE[15] at LC4_5_V1
--operation mode is normal

G1_RM_rate_SPE[15]_lut_out = N13_q[15];
G1_RM_rate_SPE[15] = DFFE(G1_RM_rate_SPE[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L606 is slaveregister:inst_slaveregister|i3833~1175 at LC2_5_J1
--operation mode is normal

J1L606 = G1_RM_rate_SPE[15] & J1L005 & J1L266 & J1L993;


--J1L706 is slaveregister:inst_slaveregister|i3833~1176 at LC4_4_H1
--operation mode is normal

J1L706 = !J1L522 & !J1_i1654 & N7_sload_path[15] & !KE1L83Q;


--J1_COMM_ctrl_local.id[47] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[47] at LC9_2_H1
--operation mode is normal

J1_COMM_ctrl_local.id[47]_lut_out = SE1_MASTERHWDATA[15];
J1_COMM_ctrl_local.id[47] = DFFE(J1_COMM_ctrl_local.id[47]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1L806 is slaveregister:inst_slaveregister|i3833~1177 at LC8_3_H1
--operation mode is normal

J1L806 = J1L862 & (J1L706 # J1L962 & J1_COMM_ctrl_local.id[47]);


--S1_inst16[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[15] at LC7_1_A3
--operation mode is normal

S1_inst16[15]_lut_out = N91_q[15];
S1_inst16[15] = DFFE(S1_inst16[15]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1L906 is slaveregister:inst_slaveregister|i3833~1178 at LC6_9_A1
--operation mode is normal

J1L906 = J1_i1945 & !J1_i2130 & N01_q[15] # !J1_i1945 & S1_inst16[15];


--J1L016 is slaveregister:inst_slaveregister|i3833~1179 at LC3_5_J1
--operation mode is normal

J1L016 = !J1L385 & KE1L53Q & (J1L906 # J1L806);


--J1L116 is slaveregister:inst_slaveregister|i3833~1180 at LC8_15_H1
--operation mode is normal

J1L116 = !J1_i1654 & N9_pre_out[15] & !KE1L83Q & !J1L522;


--J1_COMM_ctrl_local.id[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[15] at LC3_1_L1
--operation mode is normal

J1_COMM_ctrl_local.id[15]_lut_out = SE1_MASTERHWDATA[15];
J1_COMM_ctrl_local.id[15] = DFFE(J1_COMM_ctrl_local.id[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L216 is slaveregister:inst_slaveregister|i3833~1181 at LC5_3_L1
--operation mode is normal

J1L216 = J1L862 & (J1L116 # J1_COMM_ctrl_local.id[15] & J1L962);


--J1_COMM_ctrl_local.tx_head[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[15] at LC6_1_A1
--operation mode is normal

J1_COMM_ctrl_local.tx_head[15]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[15] # !J1L827 & J1_COMM_ctrl_local.tx_head[15]);
J1_COMM_ctrl_local.tx_head[15] = DFFE(J1_COMM_ctrl_local.tx_head[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1_COMM_ctrl_local.rx_tail[15] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[15] at LC7_1_A1
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[15]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[15] # !J1L927 & J1_COMM_ctrl_local.rx_tail[15]);
J1_COMM_ctrl_local.rx_tail[15] = DFFE(J1_COMM_ctrl_local.rx_tail[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L316 is slaveregister:inst_slaveregister|i3833~1182 at LC9_2_A1
--operation mode is normal

J1L316 = J1_i1945 & J1_COMM_ctrl_local.rx_tail[15] & !J1_i2130 # !J1_i1945 & J1_COMM_ctrl_local.tx_head[15];


--J1L416 is slaveregister:inst_slaveregister|i3833~1183 at LC5_5_J1
--operation mode is normal

J1L416 = J1L705 & !KE1L53Q & (J1L316 # J1L216);


--J1L516 is slaveregister:inst_slaveregister|i3833~1184 at LC1_5_J1
--operation mode is normal

J1L516 = J1L606 # J1L246 & (J1L416 # J1L016);


--G1_RM_sn_data[15] is rate_meters:inst_rate_meters|RM_sn_data[15] at LC2_10_J1
--operation mode is normal

G1_RM_sn_data[15]_lut_out = N23_q[3];
G1_RM_sn_data[15] = DFFE(G1_RM_sn_data[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--G1_RM_rate_MPE[15] is rate_meters:inst_rate_meters|RM_rate_MPE[15] at LC6_12_Z1
--operation mode is normal

G1_RM_rate_MPE[15]_lut_out = N03_q[15];
G1_RM_rate_MPE[15] = DFFE(G1_RM_rate_MPE[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L616 is slaveregister:inst_slaveregister|i3833~1185 at LC6_4_J1
--operation mode is normal

J1L616 = G1_RM_rate_MPE[15] & (J1L223 & G1_RM_sn_data[15] # !J1_i1425) # !G1_RM_rate_MPE[15] & J1L223 & G1_RM_sn_data[15];


--J1L716 is slaveregister:inst_slaveregister|i3833~1186 at LC7_5_J1
--operation mode is normal

J1L716 = J1L266 & J1_i761 & J1L616 & J1L506;


--QE1_q[15] is slaveregister:inst_slaveregister|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15] at EC11_1_B1
QE1_q[15]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[15]_read_address = RD_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q);
QE1_q[15] = MEMORY_SEGMENT(, , , , , , , , , QE1_q[15]_write_address, QE1_q[15]_read_address);


--J1_DAQ_ctrl_local.trigger_enable[15] is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[15] at LC3_15_B1
--operation mode is normal

J1_DAQ_ctrl_local.trigger_enable[15]_lut_out = SE1_MASTERHWDATA[15];
J1_DAQ_ctrl_local.trigger_enable[15] = DFFE(J1_DAQ_ctrl_local.trigger_enable[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L461);


--J1L816 is slaveregister:inst_slaveregister|i3833~1187 at LC8_16_B1
--operation mode is normal

J1L816 = J1_i38 & !J1_i150 & J1_DAQ_ctrl_local.trigger_enable[15] # !J1_i38 & QE1_q[15];


--J1L916 is slaveregister:inst_slaveregister|i3833~1188 at LC9_6_J1
--operation mode is normal

J1L916 = KE1L53Q & N33_sload_path[47] # !KE1L53Q & N33_sload_path[15];


--J1L026 is slaveregister:inst_slaveregister|i3833~1189 at LC8_5_J1
--operation mode is normal

J1L026 = J1L816 # !J1_i761 & J1L266 & J1L916;


--J1_DAQ_ctrl_local.LC_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LC_mode[0] at LC6_11_F2
--operation mode is normal

J1_DAQ_ctrl_local.LC_mode[0]_lut_out = SE1_MASTERHWDATA[16];
J1_DAQ_ctrl_local.LC_mode[0] = DFFE(J1_DAQ_ctrl_local.LC_mode[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L651);


--J1_i410 is slaveregister:inst_slaveregister|i410 at LC10_3_B1
--operation mode is normal

J1_i410 = KE1L14Q # !J1L712 # !KE1L83Q;


--J1L306 is slaveregister:inst_slaveregister|i3832~100 at LC5_4_B1
--operation mode is normal

J1L306 = !J1_i410 & KE1L53Q & J1L981 & J1L206;


--J1L327 is slaveregister:inst_slaveregister|i3848~124 at LC3_11_B2
--operation mode is normal

J1L327 = !J1_i334 & J1_i150 & (KE1L34Q # !J1L481);


--J1L406 is slaveregister:inst_slaveregister|i3832~101 at LC5_11_B2
--operation mode is normal

J1L406 = J1_DAQ_ctrl_local.LC_mode[0] & (J1L327 # UD1_start_address[16] & J1L306) # !J1_DAQ_ctrl_local.LC_mode[0] & UD1_start_address[16] & J1L306;


--G1_RM_rate_MPE[16] is rate_meters:inst_rate_meters|RM_rate_MPE[16] at LC3_9_Z1
--operation mode is normal

G1_RM_rate_MPE[16]_lut_out = N03_q[16];
G1_RM_rate_MPE[16] = DFFE(G1_RM_rate_MPE[16]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L463 is slaveregister:inst_slaveregister|i3480~360 at LC3_15_Q1
--operation mode is normal

J1L463 = G1_RM_rate_MPE[16] & !J1_i1217 & !J1L902 & !J1L112;


--G1_RM_rate_SPE[16] is rate_meters:inst_rate_meters|RM_rate_SPE[16] at LC10_5_V1
--operation mode is normal

G1_RM_rate_SPE[16]_lut_out = N13_q[16];
G1_RM_rate_SPE[16] = DFFE(G1_RM_rate_SPE[16]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1_RM_ctrl_local.rm_rate_dead[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[0] at LC3_14_Q1
--operation mode is normal

J1_RM_ctrl_local.rm_rate_dead[0]_lut_out = SE1_MASTERHWDATA[16];
J1_RM_ctrl_local.rm_rate_dead[0] = DFFE(J1_RM_ctrl_local.rm_rate_dead[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L187);


--J1L563 is slaveregister:inst_slaveregister|i3480~361 at LC9_15_Q1
--operation mode is normal

J1L563 = KE1L53Q & G1_RM_rate_SPE[16] # !KE1L53Q & J1_RM_ctrl_local.rm_rate_dead[0];


--J1L663 is slaveregister:inst_slaveregister|i3480~362 at LC6_15_Q1
--operation mode is normal

J1L663 = J1L981 & !J1_i1217 & !KE1L83Q & J1L563;


--G1_RM_sn_data[16] is rate_meters:inst_rate_meters|RM_sn_data[16] at LC9_9_J1
--operation mode is normal

G1_RM_sn_data[16]_lut_out = G1_RM_sn_data_int[16];
G1_RM_sn_data[16] = DFFE(G1_RM_sn_data[16]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1_RM_ctrl_local.rm_sn_dead[0] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[0] at LC7_14_Q1
--operation mode is normal

J1_RM_ctrl_local.rm_sn_dead[0]_lut_out = SE1_MASTERHWDATA[16];
J1_RM_ctrl_local.rm_sn_dead[0] = DFFE(J1_RM_ctrl_local.rm_sn_dead[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L987);


--J1L763 is slaveregister:inst_slaveregister|i3480~363 at LC5_15_Q1
--operation mode is normal

J1L763 = KE1L53Q & G1_RM_sn_data[16] # !KE1L53Q & J1_RM_ctrl_local.rm_sn_dead[0];


--J1L863 is slaveregister:inst_slaveregister|i3480~364 at LC7_15_Q1
--operation mode is normal

J1L863 = J1L663 # J1L463 # J1L973 & J1L763;


--J1_i2499 is slaveregister:inst_slaveregister|i2499 at LC6_3_L1
--operation mode is normal

J1_i2499 = J1_i1654 # KE1L63Q # !KE1L83Q # !KE1L73Q;


--J1_COMM_ctrl_local.id[16] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[16] at LC6_2_L1
--operation mode is normal

J1_COMM_ctrl_local.id[16]_lut_out = SE1_MASTERHWDATA[16];
J1_COMM_ctrl_local.id[16] = DFFE(J1_COMM_ctrl_local.id[16]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L963 is slaveregister:inst_slaveregister|i3480~365 at LC1_7_B1
--operation mode is normal

J1L963 = J1_i2499 & J1L032 # !J1_i2499 & J1_COMM_ctrl_local.id[16] & !KE1L53Q;


--J1L644 is slaveregister:inst_slaveregister|i3640~425 at LC9_7_B1
--operation mode is normal

J1L644 = J1L135 & (J1L863 # J1L073 & J1L963);


--J1L114 is slaveregister:inst_slaveregister|i3630~410 at LC2_9_B1
--operation mode is normal

J1L114 = !KE1L83Q & J1L981 & !J1_i908 & !KE1L53Q;

--J1L814 is slaveregister:inst_slaveregister|i3630~418 at LC2_9_B1
--operation mode is normal

J1L814 = !KE1L83Q & J1L981 & !J1_i908 & !KE1L53Q;


--J1_CS_ctrl_local.CS_time[16] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[16] at LC4_13_G1
--operation mode is normal

J1_CS_ctrl_local.CS_time[16]_lut_out = SE1_MASTERHWDATA[16];
J1_CS_ctrl_local.CS_time[16] = DFFE(J1_CS_ctrl_local.CS_time[16]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1_CS_ctrl_local.CS_offset[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[0] at LC6_13_G1
--operation mode is normal

J1_CS_ctrl_local.CS_offset[0]_lut_out = SE1_MASTERHWDATA[16];
J1_CS_ctrl_local.CS_offset[0] = DFFE(J1_CS_ctrl_local.CS_offset[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--J1L744 is slaveregister:inst_slaveregister|i3640~426 at LC9_12_G1
--operation mode is normal

J1L744 = J1_CS_ctrl_local.CS_offset[0] & (J1_CS_ctrl_local.CS_time[16] # !KE1L53Q) # !J1_CS_ctrl_local.CS_offset[0] & KE1L53Q & J1_CS_ctrl_local.CS_time[16];


--J1L844 is slaveregister:inst_slaveregister|i3640~427 at LC3_11_G1
--operation mode is normal

J1L844 = J1L544 & (J1L744 # J1L114 & N33_sload_path[16]) # !J1L544 & J1L114 & N33_sload_path[16];


--J1_DAQ_ctrl_local.LC_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LC_mode[1] at LC9_10_F2
--operation mode is normal

J1_DAQ_ctrl_local.LC_mode[1]_lut_out = SE1_MASTERHWDATA[17];
J1_DAQ_ctrl_local.LC_mode[1] = DFFE(J1_DAQ_ctrl_local.LC_mode[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L651);


--J1L106 is slaveregister:inst_slaveregister|i3831~54 at LC8_11_B2
--operation mode is normal

J1L106 = J1_DAQ_ctrl_local.LC_mode[1] & (J1L327 # UD1_start_address[17] & J1L306) # !J1_DAQ_ctrl_local.LC_mode[1] & UD1_start_address[17] & J1L306;


--G1_RM_rate_MPE[17] is rate_meters:inst_rate_meters|RM_rate_MPE[17] at LC7_14_Z1
--operation mode is normal

G1_RM_rate_MPE[17]_lut_out = N03_q[17];
G1_RM_rate_MPE[17] = DFFE(G1_RM_rate_MPE[17]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L853 is slaveregister:inst_slaveregister|i3479~348 at LC4_13_Z1
--operation mode is normal

J1L853 = !J1_i1217 & !J1L112 & !J1L902 & G1_RM_rate_MPE[17];


--G1_RM_rate_SPE[17] is rate_meters:inst_rate_meters|RM_rate_SPE[17] at LC10_3_I1
--operation mode is normal

G1_RM_rate_SPE[17]_lut_out = N13_q[17];
G1_RM_rate_SPE[17] = DFFE(G1_RM_rate_SPE[17]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1_RM_ctrl_local.rm_rate_dead[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[1] at LC10_13_L1
--operation mode is normal

J1_RM_ctrl_local.rm_rate_dead[1]_lut_out = SE1_MASTERHWDATA[17];
J1_RM_ctrl_local.rm_rate_dead[1] = DFFE(J1_RM_ctrl_local.rm_rate_dead[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L187);


--J1L953 is slaveregister:inst_slaveregister|i3479~349 at LC6_3_I1
--operation mode is normal

J1L953 = KE1L53Q & G1_RM_rate_SPE[17] # !KE1L53Q & J1_RM_ctrl_local.rm_rate_dead[1];


--J1L063 is slaveregister:inst_slaveregister|i3479~350 at LC9_3_I1
--operation mode is normal

J1L063 = !KE1L83Q & !J1_i1217 & J1L981 & J1L953;


--G1_RM_sn_data[17] is rate_meters:inst_rate_meters|RM_sn_data[17] at LC3_7_I1
--operation mode is normal

G1_RM_sn_data[17]_lut_out = G1_RM_sn_data_int[17];
G1_RM_sn_data[17] = DFFE(G1_RM_sn_data[17]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1_RM_ctrl_local.rm_sn_dead[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[1] at LC5_13_L1
--operation mode is normal

J1_RM_ctrl_local.rm_sn_dead[1]_lut_out = SE1_MASTERHWDATA[17];
J1_RM_ctrl_local.rm_sn_dead[1] = DFFE(J1_RM_ctrl_local.rm_sn_dead[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L987);


--J1L163 is slaveregister:inst_slaveregister|i3479~351 at LC10_7_I1
--operation mode is normal

J1L163 = J1_RM_ctrl_local.rm_sn_dead[1] & (G1_RM_sn_data[17] # !KE1L53Q) # !J1_RM_ctrl_local.rm_sn_dead[1] & KE1L53Q & G1_RM_sn_data[17];


--J1L263 is slaveregister:inst_slaveregister|i3479~352 at LC9_7_I1
--operation mode is normal

J1L263 = J1L063 # J1L853 # J1L163 & J1L973;


--J1_COMM_ctrl_local.id[17] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[17] at LC7_3_L1
--operation mode is normal

J1_COMM_ctrl_local.id[17]_lut_out = SE1_MASTERHWDATA[17];
J1_COMM_ctrl_local.id[17] = DFFE(J1_COMM_ctrl_local.id[17]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L363 is slaveregister:inst_slaveregister|i3479~353 at LC7_2_L1
--operation mode is normal

J1L363 = J1_i2499 & J1L032 # !J1_i2499 & !KE1L53Q & J1_COMM_ctrl_local.id[17];


--J1L244 is slaveregister:inst_slaveregister|i3639~417 at LC3_6_I1
--operation mode is normal

J1L244 = J1L135 & (J1L263 # J1L073 & J1L363);


--J1_CS_ctrl_local.CS_time[17] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[17] at LC6_9_I1
--operation mode is normal

J1_CS_ctrl_local.CS_time[17]_lut_out = SE1_MASTERHWDATA[17];
J1_CS_ctrl_local.CS_time[17] = DFFE(J1_CS_ctrl_local.CS_time[17]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1_CS_ctrl_local.CS_offset[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[1] at LC1_6_I1
--operation mode is normal

J1_CS_ctrl_local.CS_offset[1]_lut_out = SE1_MASTERHWDATA[17];
J1_CS_ctrl_local.CS_offset[1] = DFFE(J1_CS_ctrl_local.CS_offset[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--J1L344 is slaveregister:inst_slaveregister|i3639~418 at LC7_6_I1
--operation mode is normal

J1L344 = KE1L53Q & J1_CS_ctrl_local.CS_time[17] # !KE1L53Q & J1_CS_ctrl_local.CS_offset[1];


--J1L444 is slaveregister:inst_slaveregister|i3639~419 at LC6_7_I1
--operation mode is normal

J1L444 = J1L114 & (N33_sload_path[17] # J1L544 & J1L344) # !J1L114 & J1L544 & J1L344;


--J1_i431 is slaveregister:inst_slaveregister|i431 at LC5_9_B1
--operation mode is normal

J1_i431 = J1_i306 # KE1L53Q # !KE1L83Q # !J1L981;


--J1L895 is slaveregister:inst_slaveregister|i3830~0 at LC7_9_B1
--operation mode is normal

J1L895 = J1_i431 & J1L206 & (J1_i306 # !J1L791);


--J1L995 is slaveregister:inst_slaveregister|i3830~437 at LC3_6_B1
--operation mode is normal

J1L995 = UD1_start_address[18] & J1L895 & KE1L53Q & J1L091;


--J1L006 is slaveregister:inst_slaveregister|i3830~438 at LC6_8_B1
--operation mode is normal

J1L006 = !J1L017 & J1L895 & (J1_i410 # !J1L691);


--G1_RM_rate_SPE[18] is rate_meters:inst_rate_meters|RM_rate_SPE[18] at LC4_11_V1
--operation mode is normal

G1_RM_rate_SPE[18]_lut_out = N13_q[18];
G1_RM_rate_SPE[18] = DFFE(G1_RM_rate_SPE[18]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1_RM_ctrl_local.rm_rate_dead[2] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[2] at LC6_8_Q1
--operation mode is normal

J1_RM_ctrl_local.rm_rate_dead[2]_lut_out = SE1_MASTERHWDATA[18];
J1_RM_ctrl_local.rm_rate_dead[2] = DFFE(J1_RM_ctrl_local.rm_rate_dead[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L187);


--J1L353 is slaveregister:inst_slaveregister|i3478~407 at LC6_10_V1
--operation mode is normal

J1L353 = J1_RM_ctrl_local.rm_rate_dead[2] & (G1_RM_rate_SPE[18] # !KE1L53Q) # !J1_RM_ctrl_local.rm_rate_dead[2] & KE1L53Q & G1_RM_rate_SPE[18];


--J1L453 is slaveregister:inst_slaveregister|i3478~408 at LC9_9_V1
--operation mode is normal

J1L453 = J1L981 & !J1_i1217 & !KE1L83Q & J1L353;


--G1_RM_rate_MPE[18] is rate_meters:inst_rate_meters|RM_rate_MPE[18] at LC8_4_Z1
--operation mode is normal

G1_RM_rate_MPE[18]_lut_out = N03_q[18];
G1_RM_rate_MPE[18] = DFFE(G1_RM_rate_MPE[18]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L553 is slaveregister:inst_slaveregister|i3478~409 at LC5_8_V1
--operation mode is normal

J1L553 = J1L453 # J1L753 # J1L383 & G1_RM_rate_MPE[18];


--J1_COMM_ctrl_local.id[18] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[18] at LC5_7_F1
--operation mode is normal

J1_COMM_ctrl_local.id[18]_lut_out = SE1_MASTERHWDATA[18];
J1_COMM_ctrl_local.id[18] = DFFE(J1_COMM_ctrl_local.id[18]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L653 is slaveregister:inst_slaveregister|i3478~410 at LC10_7_B1
--operation mode is normal

J1L653 = J1_i2499 & J1L032 # !J1_i2499 & J1_COMM_ctrl_local.id[18] & !KE1L53Q;


--J1L934 is slaveregister:inst_slaveregister|i3638~420 at LC7_7_B1
--operation mode is normal

J1L934 = J1L135 & (J1L553 # J1L073 & J1L653);


--J1_CS_ctrl_local.CS_time[18] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[18] at LC7_7_F1
--operation mode is normal

J1_CS_ctrl_local.CS_time[18]_lut_out = SE1_MASTERHWDATA[18];
J1_CS_ctrl_local.CS_time[18] = DFFE(J1_CS_ctrl_local.CS_time[18]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1_CS_ctrl_local.CS_offset[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[2] at LC5_7_B1
--operation mode is normal

J1_CS_ctrl_local.CS_offset[2]_lut_out = SE1_MASTERHWDATA[18];
J1_CS_ctrl_local.CS_offset[2] = DFFE(J1_CS_ctrl_local.CS_offset[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--J1L044 is slaveregister:inst_slaveregister|i3638~421 at LC8_7_B1
--operation mode is normal

J1L044 = J1_CS_ctrl_local.CS_offset[2] & (J1_CS_ctrl_local.CS_time[18] # !KE1L53Q) # !J1_CS_ctrl_local.CS_offset[2] & J1_CS_ctrl_local.CS_time[18] & KE1L53Q;


--J1L144 is slaveregister:inst_slaveregister|i3638~422 at LC6_7_B1
--operation mode is normal

J1L144 = J1L044 & (J1L544 # J1L114 & N33_sload_path[18]) # !J1L044 & J1L114 & N33_sload_path[18];


--J1L485 is slaveregister:inst_slaveregister|i3829~684 at LC8_9_B1
--operation mode is normal

J1L485 = J1L695 # J1L017 & UD1_start_address[19] & J1L895;


--J1L865 is slaveregister:inst_slaveregister|i3822~325 at LC9_8_B1
--operation mode is normal

J1L865 = J1_i410 # KE1L53Q & !J1L981 # !KE1L53Q & !J1L722;

--J1L075 is slaveregister:inst_slaveregister|i3822~329 at LC9_8_B1
--operation mode is normal

J1L075 = J1_i410 # KE1L53Q & !J1L981 # !KE1L53Q & !J1L722;


--J1L585 is slaveregister:inst_slaveregister|i3829~685 at LC6_9_B1
--operation mode is normal

J1L585 = J1L895 & J1L865 & (J1_i908 # !J1L902);


--J1_CS_ctrl_local.CS_time[19] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[19] at LC3_5_I1
--operation mode is normal

J1_CS_ctrl_local.CS_time[19]_lut_out = SE1_MASTERHWDATA[19];
J1_CS_ctrl_local.CS_time[19] = DFFE(J1_CS_ctrl_local.CS_time[19]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1_CS_ctrl_local.CS_offset[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_offset[3] at LC8_6_I1
--operation mode is normal

J1_CS_ctrl_local.CS_offset[3]_lut_out = SE1_MASTERHWDATA[19];
J1_CS_ctrl_local.CS_offset[3] = DFFE(J1_CS_ctrl_local.CS_offset[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--J1L685 is slaveregister:inst_slaveregister|i3829~686 at LC10_5_I1
--operation mode is normal

J1L685 = J1_CS_ctrl_local.CS_time[19] & (KE1L53Q # J1_CS_ctrl_local.CS_offset[3]) # !J1_CS_ctrl_local.CS_time[19] & !KE1L53Q & J1_CS_ctrl_local.CS_offset[3];


--J1L785 is slaveregister:inst_slaveregister|i3829~687 at LC10_4_I1
--operation mode is normal

J1L785 = !J1L202 & !KE1L63Q & !J1_i908 & J1L685;


--G1_RM_rate_SPE[19] is rate_meters:inst_rate_meters|RM_rate_SPE[19] at LC5_14_V1
--operation mode is normal

G1_RM_rate_SPE[19]_lut_out = N13_q[19];
G1_RM_rate_SPE[19] = DFFE(G1_RM_rate_SPE[19]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L885 is slaveregister:inst_slaveregister|i3829~688 at LC6_15_V1
--operation mode is normal

J1L885 = J1L981 & !KE1L83Q & G1_RM_rate_SPE[19] & !J1_i1217;


--G1_RM_sn_data[19] is rate_meters:inst_rate_meters|RM_sn_data[19] at LC3_9_C1
--operation mode is normal

G1_RM_sn_data[19]_lut_out = G1_RM_sn_data_int[19];
G1_RM_sn_data[19] = DFFE(G1_RM_sn_data[19]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L985 is slaveregister:inst_slaveregister|i3829~689 at LC5_9_C1
--operation mode is normal

J1L985 = J1L981 & !J1_i1217 & KE1L83Q & G1_RM_sn_data[19];


--J1L095 is slaveregister:inst_slaveregister|i3829~690 at LC6_4_I1
--operation mode is normal

J1L095 = J1L785 # J1L125 & (J1L985 # J1L885);


--J1_RM_ctrl_local.rm_rate_dead[3] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[3] at LC6_13_L1
--operation mode is normal

J1_RM_ctrl_local.rm_rate_dead[3]_lut_out = SE1_MASTERHWDATA[19];
J1_RM_ctrl_local.rm_rate_dead[3] = DFFE(J1_RM_ctrl_local.rm_rate_dead[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L187);


--J1L195 is slaveregister:inst_slaveregister|i3829~691 at LC1_10_B1
--operation mode is normal

J1L195 = J1L095 # J1_RM_ctrl_local.rm_rate_dead[3] & J1_i922 & J1L543;


--J1_DAQ_ctrl_local.LBM_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_mode[0] at LC3_16_B2
--operation mode is normal

J1_DAQ_ctrl_local.LBM_mode[0]_lut_out = SE1_MASTERHWDATA[20];
J1_DAQ_ctrl_local.LBM_mode[0] = DFFE(J1_DAQ_ctrl_local.LBM_mode[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L651);


--J1L285 is slaveregister:inst_slaveregister|i3828~442 at LC8_10_B2
--operation mode is normal

J1L285 = J1L306 & (UD1_start_address[20] # J1_DAQ_ctrl_local.LBM_mode[0] & J1L327) # !J1L306 & J1_DAQ_ctrl_local.LBM_mode[0] & J1L327;


--J1L234 is slaveregister:inst_slaveregister|i3636~394 at LC2_6_G1
--operation mode is normal

J1L234 = !KE1L53Q & J1L902 & !J1_i908 & N33_sload_path[20];


--J1_CS_ctrl_local.CS_time[20] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[20] at LC9_13_G1
--operation mode is normal

J1_CS_ctrl_local.CS_time[20]_lut_out = SE1_MASTERHWDATA[20];
J1_CS_ctrl_local.CS_time[20] = DFFE(J1_CS_ctrl_local.CS_time[20]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L334 is slaveregister:inst_slaveregister|i3636~395 at LC4_5_G1
--operation mode is normal

J1L334 = J1L234 # J1_CS_ctrl_local.CS_time[20] & J1L544 & KE1L53Q;


--J1L683 is slaveregister:inst_slaveregister|i3496~594 at LC9_8_G1
--operation mode is normal

J1L683 = J1_i1217 # J1L112 & (KE1L83Q # !J1L981);


--G1_RM_sn_data[20] is rate_meters:inst_rate_meters|RM_sn_data[20] at LC4_6_G1
--operation mode is normal

G1_RM_sn_data[20]_lut_out = G1_RM_sn_data_int[20];
G1_RM_sn_data[20] = DFFE(G1_RM_sn_data[20]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L434 is slaveregister:inst_slaveregister|i3636~396 at LC3_5_G1
--operation mode is normal

J1L434 = !J1L312 & !J1_i1217 & KE1L53Q & G1_RM_sn_data[20];


--J1_COMM_ctrl_local.id[20] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[20] at LC7_4_G1
--operation mode is normal

J1_COMM_ctrl_local.id[20]_lut_out = SE1_MASTERHWDATA[20];
J1_COMM_ctrl_local.id[20] = DFFE(J1_COMM_ctrl_local.id[20]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L534 is slaveregister:inst_slaveregister|i3636~397 at LC9_5_G1
--operation mode is normal

J1L534 = J1L683 & (J1L434 # J1L443 & J1_COMM_ctrl_local.id[20]);


--G1_RM_rate_SPE[20] is rate_meters:inst_rate_meters|RM_rate_SPE[20] at LC10_2_I1
--operation mode is normal

G1_RM_rate_SPE[20]_lut_out = N13_q[20];
G1_RM_rate_SPE[20] = DFFE(G1_RM_rate_SPE[20]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1_RM_ctrl_local.rm_rate_dead[4] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[4] at LC7_13_L1
--operation mode is normal

J1_RM_ctrl_local.rm_rate_dead[4]_lut_out = SE1_MASTERHWDATA[20];
J1_RM_ctrl_local.rm_rate_dead[4] = DFFE(J1_RM_ctrl_local.rm_rate_dead[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L187);


--J1L634 is slaveregister:inst_slaveregister|i3636~398 at LC3_1_I1
--operation mode is normal

J1L634 = G1_RM_rate_SPE[20] & (KE1L53Q # J1_RM_ctrl_local.rm_rate_dead[4]) # !G1_RM_rate_SPE[20] & !KE1L53Q & J1_RM_ctrl_local.rm_rate_dead[4];


--G1_RM_rate_MPE[20] is rate_meters:inst_rate_meters|RM_rate_MPE[20] at LC5_1_I1
--operation mode is normal

G1_RM_rate_MPE[20]_lut_out = N03_q[20];
G1_RM_rate_MPE[20] = DFFE(G1_RM_rate_MPE[20]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L734 is slaveregister:inst_slaveregister|i3636~399 at LC10_1_I1
--operation mode is normal

J1L734 = J1_i1238 & G1_RM_rate_MPE[20] & !J1_i1425 # !J1_i1238 & J1L634;


--J1L834 is slaveregister:inst_slaveregister|i3636~400 at LC8_4_G1
--operation mode is normal

J1L834 = J1L334 # J1L525 & (J1L734 # J1L534);


--J1_DAQ_ctrl_local.LBM_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_mode[1] at LC9_11_B2
--operation mode is normal

J1_DAQ_ctrl_local.LBM_mode[1]_lut_out = SE1_MASTERHWDATA[21];
J1_DAQ_ctrl_local.LBM_mode[1] = DFFE(J1_DAQ_ctrl_local.LBM_mode[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L651);


--J1L185 is slaveregister:inst_slaveregister|i3827~440 at LC7_10_B2
--operation mode is normal

J1L185 = J1L306 & (UD1_start_address[21] # J1_DAQ_ctrl_local.LBM_mode[1] & J1L327) # !J1L306 & J1_DAQ_ctrl_local.LBM_mode[1] & J1L327;


--J1L424 is slaveregister:inst_slaveregister|i3635~394 at LC4_7_C1
--operation mode is normal

J1L424 = !KE1L53Q & J1L902 & !J1_i908 & N33_sload_path[21];


--J1_CS_ctrl_local.CS_time[21] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[21] at LC3_5_C1
--operation mode is normal

J1_CS_ctrl_local.CS_time[21]_lut_out = SE1_MASTERHWDATA[21];
J1_CS_ctrl_local.CS_time[21] = DFFE(J1_CS_ctrl_local.CS_time[21]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L524 is slaveregister:inst_slaveregister|i3635~395 at LC3_6_C1
--operation mode is normal

J1L524 = J1L424 # J1L544 & KE1L53Q & J1_CS_ctrl_local.CS_time[21];


--G1_RM_sn_data[21] is rate_meters:inst_rate_meters|RM_sn_data[21] at LC1_8_C1
--operation mode is normal

G1_RM_sn_data[21]_lut_out = G1_RM_sn_data_int[21];
G1_RM_sn_data[21] = DFFE(G1_RM_sn_data[21]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L624 is slaveregister:inst_slaveregister|i3635~396 at LC8_7_C1
--operation mode is normal

J1L624 = KE1L53Q & !J1_i1217 & !J1L312 & G1_RM_sn_data[21];


--J1_COMM_ctrl_local.id[21] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[21] at LC6_5_C1
--operation mode is normal

J1_COMM_ctrl_local.id[21]_lut_out = SE1_MASTERHWDATA[21];
J1_COMM_ctrl_local.id[21] = DFFE(J1_COMM_ctrl_local.id[21]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L724 is slaveregister:inst_slaveregister|i3635~397 at LC7_6_C1
--operation mode is normal

J1L724 = J1L683 & (J1L624 # J1L443 & J1_COMM_ctrl_local.id[21]);


--G1_RM_rate_SPE[21] is rate_meters:inst_rate_meters|RM_rate_SPE[21] at LC3_15_V1
--operation mode is normal

G1_RM_rate_SPE[21]_lut_out = N13_q[21];
G1_RM_rate_SPE[21] = DFFE(G1_RM_rate_SPE[21]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1_RM_ctrl_local.rm_rate_dead[5] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[5] at LC3_8_Q1
--operation mode is normal

J1_RM_ctrl_local.rm_rate_dead[5]_lut_out = SE1_MASTERHWDATA[21];
J1_RM_ctrl_local.rm_rate_dead[5] = DFFE(J1_RM_ctrl_local.rm_rate_dead[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L187);


--J1L824 is slaveregister:inst_slaveregister|i3635~398 at LC10_15_V1
--operation mode is normal

J1L824 = J1_RM_ctrl_local.rm_rate_dead[5] & (G1_RM_rate_SPE[21] # !KE1L53Q) # !J1_RM_ctrl_local.rm_rate_dead[5] & KE1L53Q & G1_RM_rate_SPE[21];


--J1L924 is slaveregister:inst_slaveregister|i3635~399 at LC5_15_V1
--operation mode is normal

J1L924 = J1L824 & !J1_i1217 & J1L981 & !KE1L83Q;


--G1_RM_rate_MPE[21] is rate_meters:inst_rate_meters|RM_rate_MPE[21] at LC5_4_Z1
--operation mode is normal

G1_RM_rate_MPE[21]_lut_out = N03_q[21];
G1_RM_rate_MPE[21] = DFFE(G1_RM_rate_MPE[21]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L034 is slaveregister:inst_slaveregister|i3635~400 at LC8_15_V1
--operation mode is normal

J1L034 = J1L924 # J1L383 & G1_RM_rate_MPE[21];


--J1L134 is slaveregister:inst_slaveregister|i3635~401 at LC5_6_C1
--operation mode is normal

J1L134 = J1L524 # J1L525 & (J1L034 # J1L724);


--J1L875 is slaveregister:inst_slaveregister|i3826~445 at LC9_4_B1
--operation mode is normal

J1L875 = !J1_i908 & !KE1L53Q & J1L902 & N33_sload_path[22];


--J1_CS_ctrl_local.CS_time[22] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[22] at LC3_6_L1
--operation mode is normal

J1_CS_ctrl_local.CS_time[22]_lut_out = SE1_MASTERHWDATA[22];
J1_CS_ctrl_local.CS_time[22] = DFFE(J1_CS_ctrl_local.CS_time[22]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L975 is slaveregister:inst_slaveregister|i3826~446 at LC4_3_B1
--operation mode is normal

J1L975 = J1L875 # J1_CS_ctrl_local.CS_time[22] & J1L544 & KE1L53Q;


--G1_RM_rate_MPE[22] is rate_meters:inst_rate_meters|RM_rate_MPE[22] at LC6_9_Z1
--operation mode is normal

G1_RM_rate_MPE[22]_lut_out = N03_q[22];
G1_RM_rate_MPE[22] = DFFE(G1_RM_rate_MPE[22]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L643 is slaveregister:inst_slaveregister|i3474~284 at LC2_2_B1
--operation mode is normal

J1L643 = !J1L112 & !J1L902 & !J1_i1217 & G1_RM_rate_MPE[22];


--G1_RM_rate_SPE[22] is rate_meters:inst_rate_meters|RM_rate_SPE[22] at LC5_3_I1
--operation mode is normal

G1_RM_rate_SPE[22]_lut_out = N13_q[22];
G1_RM_rate_SPE[22] = DFFE(G1_RM_rate_SPE[22]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L743 is slaveregister:inst_slaveregister|i3474~285 at LC2_3_I1
--operation mode is normal

J1L743 = !KE1L83Q & !J1_i1217 & J1L981 & G1_RM_rate_SPE[22];


--G1_RM_sn_data[22] is rate_meters:inst_rate_meters|RM_sn_data[22] at LC4_10_J1
--operation mode is normal

G1_RM_sn_data[22]_lut_out = G1_RM_sn_data_int[22];
G1_RM_sn_data[22] = DFFE(G1_RM_sn_data[22]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L843 is slaveregister:inst_slaveregister|i3474~286 at LC9_7_J1
--operation mode is normal

J1L843 = KE1L83Q & J1L981 & G1_RM_sn_data[22] & !J1_i1217;


--J1L943 is slaveregister:inst_slaveregister|i3474~287 at LC5_2_B1
--operation mode is normal

J1L943 = J1L643 # KE1L53Q & (J1L743 # J1L843);


--J1_RM_ctrl_local.rm_rate_dead[6] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[6] at LC3_13_L1
--operation mode is normal

J1_RM_ctrl_local.rm_rate_dead[6]_lut_out = SE1_MASTERHWDATA[22];
J1_RM_ctrl_local.rm_rate_dead[6] = DFFE(J1_RM_ctrl_local.rm_rate_dead[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L187);


--J1L053 is slaveregister:inst_slaveregister|i3474~288 at LC3_2_B1
--operation mode is normal

J1L053 = !J1_i1217 & !KE1L53Q & J1_RM_ctrl_local.rm_rate_dead[6] & J1L902;


--J1_COMM_ctrl_local.id[22] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[22] at LC7_6_L1
--operation mode is normal

J1_COMM_ctrl_local.id[22]_lut_out = SE1_MASTERHWDATA[22];
J1_COMM_ctrl_local.id[22] = DFFE(J1_COMM_ctrl_local.id[22]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L153 is slaveregister:inst_slaveregister|i3474~289 at LC7_5_L1
--operation mode is normal

J1L153 = J1_i2499 & J1L032 # !J1_i2499 & !KE1L53Q & J1_COMM_ctrl_local.id[22];


--J1L253 is slaveregister:inst_slaveregister|i3474~290 at LC9_2_B1
--operation mode is normal

J1L253 = J1L053 # J1L943 # J1L153 & J1L073;


--J1L085 is slaveregister:inst_slaveregister|i3826~447 at LC8_2_B1
--operation mode is normal

J1L085 = J1L006 & (J1L975 # J1L253 & J1L525);


--UD1_start_address[23] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[23] at LC9_4_B2
--operation mode is normal

UD1_start_address[23]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L51 # UD1L754Q & UD1L383);
UD1_start_address[23] = DFFE(UD1_start_address[23]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L475 is slaveregister:inst_slaveregister|i3825~403 at LC8_6_B1
--operation mode is normal

J1L475 = UD1_start_address[23] & J1L091 & KE1L53Q & J1L895;


--G1_RM_rate_SPE[23] is rate_meters:inst_rate_meters|RM_rate_SPE[23] at LC9_5_V1
--operation mode is normal

G1_RM_rate_SPE[23]_lut_out = N13_q[23];
G1_RM_rate_SPE[23] = DFFE(G1_RM_rate_SPE[23]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1_RM_ctrl_local.rm_rate_dead[7] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[7] at LC4_13_L1
--operation mode is normal

J1_RM_ctrl_local.rm_rate_dead[7]_lut_out = SE1_MASTERHWDATA[23];
J1_RM_ctrl_local.rm_rate_dead[7] = DFFE(J1_RM_ctrl_local.rm_rate_dead[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L187);


--J1L143 is slaveregister:inst_slaveregister|i3473~322 at LC2_7_B1
--operation mode is normal

J1L143 = J1_RM_ctrl_local.rm_rate_dead[7] & (G1_RM_rate_SPE[23] # !KE1L53Q) # !J1_RM_ctrl_local.rm_rate_dead[7] & G1_RM_rate_SPE[23] & KE1L53Q;


--G1_RM_rate_MPE[23] is rate_meters:inst_rate_meters|RM_rate_MPE[23] at LC9_4_Z1
--operation mode is normal

G1_RM_rate_MPE[23]_lut_out = N03_q[23];
G1_RM_rate_MPE[23] = DFFE(G1_RM_rate_MPE[23]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L243 is slaveregister:inst_slaveregister|i3473~323 at LC10_6_B1
--operation mode is normal

J1L243 = J1_i1238 & G1_RM_rate_MPE[23] & !J1_i1425 # !J1_i1238 & J1L143;


--G1_RM_sn_data[23] is rate_meters:inst_rate_meters|RM_sn_data[23] at LC5_7_J1
--operation mode is normal

G1_RM_sn_data[23]_lut_out = G1_RM_sn_data_int[23];
G1_RM_sn_data[23] = DFFE(G1_RM_sn_data[23]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1_COMM_ctrl_local.id[23] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[23] at LC5_4_G1
--operation mode is normal

J1_COMM_ctrl_local.id[23]_lut_out = SE1_MASTERHWDATA[23];
J1_COMM_ctrl_local.id[23] = DFFE(J1_COMM_ctrl_local.id[23]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L343 is slaveregister:inst_slaveregister|i3473~324 at LC7_6_J1
--operation mode is normal

J1L343 = J1_COMM_ctrl_local.id[23] & (J1L443 # G1_RM_sn_data[23] & J1L223) # !J1_COMM_ctrl_local.id[23] & G1_RM_sn_data[23] & J1L223;


--J1L575 is slaveregister:inst_slaveregister|i3825~404 at LC5_6_B1
--operation mode is normal

J1L575 = J1L525 & (J1L243 # J1L683 & J1L343);


--J1L675 is slaveregister:inst_slaveregister|i3825~405 at LC6_6_B1
--operation mode is normal

J1L675 = !KE1L53Q & J1L902 & !J1_i908 & N33_sload_path[23];


--J1_CS_ctrl_local.CS_time[23] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[23] at LC5_6_L1
--operation mode is normal

J1_CS_ctrl_local.CS_time[23]_lut_out = SE1_MASTERHWDATA[23];
J1_CS_ctrl_local.CS_time[23] = DFFE(J1_CS_ctrl_local.CS_time[23]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L775 is slaveregister:inst_slaveregister|i3825~406 at LC4_6_B1
--operation mode is normal

J1L775 = J1L675 # KE1L53Q & J1_CS_ctrl_local.CS_time[23] & J1L544;


--J1_DAQ_ctrl_local.COMPR_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.COMPR_mode[0] at LC3_16_G1
--operation mode is normal

J1_DAQ_ctrl_local.COMPR_mode[0]_lut_out = SE1_MASTERHWDATA[24];
J1_DAQ_ctrl_local.COMPR_mode[0] = DFFE(J1_DAQ_ctrl_local.COMPR_mode[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L651);


--UD1_start_address[24] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[24] at LC1_4_B2
--operation mode is normal

UD1_start_address[24]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L41 # UD1L754Q & UD1L583);
UD1_start_address[24] = DFFE(UD1_start_address[24]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L375 is slaveregister:inst_slaveregister|i3824~572 at LC9_16_G1
--operation mode is normal

J1L375 = J1L306 & (UD1_start_address[24] # J1L327 & J1_DAQ_ctrl_local.COMPR_mode[0]) # !J1L306 & J1L327 & J1_DAQ_ctrl_local.COMPR_mode[0];


--J1_CS_ctrl_local.CS_time[24] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[24] at LC5_13_G1
--operation mode is normal

J1_CS_ctrl_local.CS_time[24]_lut_out = SE1_MASTERHWDATA[24];
J1_CS_ctrl_local.CS_time[24] = DFFE(J1_CS_ctrl_local.CS_time[24]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1_CS_ctrl_local.CS_rate[0] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[0] at LC10_14_G1
--operation mode is normal

J1_CS_ctrl_local.CS_rate[0]_lut_out = SE1_MASTERHWDATA[24];
J1_CS_ctrl_local.CS_rate[0] = DFFE(J1_CS_ctrl_local.CS_rate[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--J1L124 is slaveregister:inst_slaveregister|i3632~370 at LC4_14_G1
--operation mode is normal

J1L124 = KE1L53Q & J1_CS_ctrl_local.CS_time[24] # !KE1L53Q & J1_CS_ctrl_local.CS_rate[0];


--J1L224 is slaveregister:inst_slaveregister|i3632~371 at LC7_16_G1
--operation mode is normal

J1L224 = J1L114 & (N33_sload_path[24] # J1L124 & J1L544) # !J1L114 & J1L124 & J1L544;


--G1_RM_sn_data[24] is rate_meters:inst_rate_meters|RM_sn_data[24] at LC8_10_G1
--operation mode is normal

G1_RM_sn_data[24]_lut_out = G1_RM_sn_data_int[24];
G1_RM_sn_data[24] = DFFE(G1_RM_sn_data[24]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L733 is slaveregister:inst_slaveregister|i3472~309 at LC4_10_G1
--operation mode is normal

J1L733 = G1_RM_sn_data[24] & KE1L53Q & !J1_i1217 & !J1L312;


--J1_COMM_ctrl_local.id[24] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[24] at LC7_14_G1
--operation mode is normal

J1_COMM_ctrl_local.id[24]_lut_out = SE1_MASTERHWDATA[24];
J1_COMM_ctrl_local.id[24] = DFFE(J1_COMM_ctrl_local.id[24]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L833 is slaveregister:inst_slaveregister|i3472~310 at LC9_9_G1
--operation mode is normal

J1L833 = J1L683 & (J1L733 # J1L443 & J1_COMM_ctrl_local.id[24]);


--G1_RM_rate_SPE[24] is rate_meters:inst_rate_meters|RM_rate_SPE[24] at LC3_11_V1
--operation mode is normal

G1_RM_rate_SPE[24]_lut_out = N13_q[24];
G1_RM_rate_SPE[24] = DFFE(G1_RM_rate_SPE[24]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1_RM_ctrl_local.rm_rate_dead[8] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[8] at LC4_14_Q1
--operation mode is normal

J1_RM_ctrl_local.rm_rate_dead[8]_lut_out = SE1_MASTERHWDATA[24];
J1_RM_ctrl_local.rm_rate_dead[8] = DFFE(J1_RM_ctrl_local.rm_rate_dead[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L187);


--J1L933 is slaveregister:inst_slaveregister|i3472~311 at LC5_10_V1
--operation mode is normal

J1L933 = J1_RM_ctrl_local.rm_rate_dead[8] & (G1_RM_rate_SPE[24] # !KE1L53Q) # !J1_RM_ctrl_local.rm_rate_dead[8] & KE1L53Q & G1_RM_rate_SPE[24];


--G1_RM_rate_MPE[24] is rate_meters:inst_rate_meters|RM_rate_MPE[24] at LC5_6_Z1
--operation mode is normal

G1_RM_rate_MPE[24]_lut_out = N03_q[24];
G1_RM_rate_MPE[24] = DFFE(G1_RM_rate_MPE[24]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L043 is slaveregister:inst_slaveregister|i3472~312 at LC2_11_V1
--operation mode is normal

J1L043 = J1_i1238 & !J1_i1425 & G1_RM_rate_MPE[24] # !J1_i1238 & J1L933;


--J1L324 is slaveregister:inst_slaveregister|i3632~372 at LC5_16_G1
--operation mode is normal

J1L324 = J1L224 # J1L135 & (J1L043 # J1L833);


--J1_DAQ_ctrl_local.COMPR_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.COMPR_mode[1] at LC3_12_G1
--operation mode is normal

J1_DAQ_ctrl_local.COMPR_mode[1]_lut_out = SE1_MASTERHWDATA[25];
J1_DAQ_ctrl_local.COMPR_mode[1] = DFFE(J1_DAQ_ctrl_local.COMPR_mode[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L651);


--J1L175 is slaveregister:inst_slaveregister|i3823~557 at LC5_12_G1
--operation mode is normal

J1L175 = J1L791 & !J1_i306 & J1L206 & J1_DAQ_ctrl_local.COMPR_mode[1];


--UD1_start_address[25] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[25] at LC5_2_B2
--operation mode is normal

UD1_start_address[25]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L31 # UD1L754Q & UD1L783);
UD1_start_address[25] = DFFE(UD1_start_address[25]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1_start_address[26] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[26] at LC10_7_B2
--operation mode is normal

UD1_start_address[26]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L21 # UD1L754Q & UD1L983);
UD1_start_address[26] = DFFE(UD1_start_address[26]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L965 is slaveregister:inst_slaveregister|i3822~326 at LC5_3_B1
--operation mode is normal

J1L965 = KE1L53Q & J1L981 & UD1_start_address[26] & !J1_i410;


--J1_CS_ctrl_local.CS_time[26] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[26] at LC10_4_G1
--operation mode is normal

J1_CS_ctrl_local.CS_time[26]_lut_out = SE1_MASTERHWDATA[26];
J1_CS_ctrl_local.CS_time[26] = DFFE(J1_CS_ctrl_local.CS_time[26]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1_CS_ctrl_local.CS_rate[2] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[2] at LC10_1_G1
--operation mode is normal

J1_CS_ctrl_local.CS_rate[2]_lut_out = SE1_MASTERHWDATA[26];
J1_CS_ctrl_local.CS_rate[2] = DFFE(J1_CS_ctrl_local.CS_rate[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--J1L214 is slaveregister:inst_slaveregister|i3630~411 at LC5_9_G1
--operation mode is normal

J1L214 = J1_CS_ctrl_local.CS_rate[2] & (J1_CS_ctrl_local.CS_time[26] # !KE1L53Q) # !J1_CS_ctrl_local.CS_rate[2] & KE1L53Q & J1_CS_ctrl_local.CS_time[26];


--J1L314 is slaveregister:inst_slaveregister|i3630~412 at LC1_9_G1
--operation mode is normal

J1L314 = J1L544 & (J1L214 # J1L114 & N33_sload_path[26]) # !J1L544 & J1L114 & N33_sload_path[26];


--G1_RM_sn_data[26] is rate_meters:inst_rate_meters|RM_sn_data[26] at LC7_9_G1
--operation mode is normal

G1_RM_sn_data[26]_lut_out = G1_RM_sn_data_int[26];
G1_RM_sn_data[26] = DFFE(G1_RM_sn_data[26]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L414 is slaveregister:inst_slaveregister|i3630~413 at LC8_8_G1
--operation mode is normal

J1L414 = !J1L312 & KE1L53Q & !J1_i1217 & G1_RM_sn_data[26];


--J1_COMM_ctrl_local.id[26] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[26] at LC3_4_G1
--operation mode is normal

J1_COMM_ctrl_local.id[26]_lut_out = SE1_MASTERHWDATA[26];
J1_COMM_ctrl_local.id[26] = DFFE(J1_COMM_ctrl_local.id[26]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L514 is slaveregister:inst_slaveregister|i3630~414 at LC5_8_G1
--operation mode is normal

J1L514 = J1L683 & (J1L414 # J1_COMM_ctrl_local.id[26] & J1L443);


--G1_RM_rate_MPE[26] is rate_meters:inst_rate_meters|RM_rate_MPE[26] at LC8_6_Z1
--operation mode is normal

G1_RM_rate_MPE[26]_lut_out = N03_q[26];
G1_RM_rate_MPE[26] = DFFE(G1_RM_rate_MPE[26]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--G1_RM_rate_SPE[26] is rate_meters:inst_rate_meters|RM_rate_SPE[26] at LC8_5_V1
--operation mode is normal

G1_RM_rate_SPE[26]_lut_out = N13_q[26];
G1_RM_rate_SPE[26] = DFFE(G1_RM_rate_SPE[26]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L614 is slaveregister:inst_slaveregister|i3630~415 at LC5_7_Z1
--operation mode is normal

J1L614 = G1_RM_rate_SPE[26] & (J1L993 # G1_RM_rate_MPE[26] & J1L383) # !G1_RM_rate_SPE[26] & G1_RM_rate_MPE[26] & J1L383;


--J1L714 is slaveregister:inst_slaveregister|i3630~416 at LC2_8_G1
--operation mode is normal

J1L714 = J1L314 # J1L525 & (J1L614 # J1L514);


--UD1_start_address[27] is daq:inst_daq|mem_interface:inst_mem_interface|start_address[27] at LC4_2_B2
--operation mode is normal

UD1_start_address[27]_lut_out = !J1_DAQ_ctrl_local.LBM_ptr_RST & (UD1L11 # UD1L754Q & UD1L193);
UD1_start_address[27] = DFFE(UD1_start_address[27]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L065 is slaveregister:inst_slaveregister|i3820~514 at LC1_9_B1
--operation mode is normal

J1L065 = J1_i431 & J1_i600 & J1L206 & J1_i334;


--J1L165 is slaveregister:inst_slaveregister|i3820~515 at LC3_10_C1
--operation mode is normal

J1L165 = !J1L017 & J1L065 & J1L114 & N33_sload_path[28];


--J1L265 is slaveregister:inst_slaveregister|i3820~516 at LC8_10_C1
--operation mode is normal

J1L265 = !J1L017 & J1L065 & (J1_i908 # !J1L902);


--G1_RM_rate_MPE[28] is rate_meters:inst_rate_meters|RM_rate_MPE[28] at LC3_6_Z1
--operation mode is normal

G1_RM_rate_MPE[28]_lut_out = N03_q[28];
G1_RM_rate_MPE[28] = DFFE(G1_RM_rate_MPE[28]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L393 is slaveregister:inst_slaveregister|i3500~241 at LC10_10_C1
--operation mode is normal

J1L393 = !J1L902 & !J1L112 & !J1_i1217 & G1_RM_rate_MPE[28];


--G1_RM_rate_SPE[28] is rate_meters:inst_rate_meters|RM_rate_SPE[28] at LC9_15_V1
--operation mode is normal

G1_RM_rate_SPE[28]_lut_out = N13_q[28];
G1_RM_rate_SPE[28] = DFFE(G1_RM_rate_SPE[28]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L493 is slaveregister:inst_slaveregister|i3500~242 at LC9_9_C1
--operation mode is normal

J1L493 = J1L981 & !J1_i1217 & !KE1L83Q & G1_RM_rate_SPE[28];


--G1_RM_sn_data[28] is rate_meters:inst_rate_meters|RM_sn_data[28] at LC5_9_J1
--operation mode is normal

G1_RM_sn_data[28]_lut_out = G1_RM_sn_data_int[28];
G1_RM_sn_data[28] = DFFE(G1_RM_sn_data[28]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L593 is slaveregister:inst_slaveregister|i3500~243 at LC8_7_J1
--operation mode is normal

J1L593 = KE1L83Q & !J1_i1217 & G1_RM_sn_data[28] & J1L981;


--J1L693 is slaveregister:inst_slaveregister|i3500~244 at LC5_10_C1
--operation mode is normal

J1L693 = J1L393 # KE1L53Q & (J1L593 # J1L493);


--J1_COMM_ctrl_local.id[28] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[28] at LC9_3_L1
--operation mode is normal

J1_COMM_ctrl_local.id[28]_lut_out = SE1_MASTERHWDATA[28];
J1_COMM_ctrl_local.id[28] = DFFE(J1_COMM_ctrl_local.id[28]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L793 is slaveregister:inst_slaveregister|i3500~245 at LC10_2_L1
--operation mode is normal

J1L793 = J1_i2499 & J1L032 # !J1_i2499 & !KE1L53Q & J1_COMM_ctrl_local.id[28];


--J1L365 is slaveregister:inst_slaveregister|i3820~517 at LC7_10_C1
--operation mode is normal

J1L365 = J1L855 & (J1L693 # J1L793 & J1L073);


--J1_CS_ctrl_local.CS_time[28] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[28] at LC6_10_C1
--operation mode is normal

J1_CS_ctrl_local.CS_time[28]_lut_out = SE1_MASTERHWDATA[28];
J1_CS_ctrl_local.CS_time[28] = DFFE(J1_CS_ctrl_local.CS_time[28]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1_CS_ctrl_local.CS_rate[4] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[4] at LC5_1_G1
--operation mode is normal

J1_CS_ctrl_local.CS_rate[4]_lut_out = SE1_MASTERHWDATA[28];
J1_CS_ctrl_local.CS_rate[4] = DFFE(J1_CS_ctrl_local.CS_rate[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--J1L465 is slaveregister:inst_slaveregister|i3820~518 at LC10_9_C1
--operation mode is normal

J1L465 = J1_CS_ctrl_local.CS_time[28] & (KE1L53Q # J1_CS_ctrl_local.CS_rate[4]) # !J1_CS_ctrl_local.CS_time[28] & !KE1L53Q & J1_CS_ctrl_local.CS_rate[4];


--J1L565 is slaveregister:inst_slaveregister|i3820~519 at LC4_9_C1
--operation mode is normal

J1L565 = !J1L202 & J1L465 & !J1_i908 & !KE1L63Q;


--J1L155 is slaveregister:inst_slaveregister|i3819~498 at LC3_2_I1
--operation mode is normal

J1L155 = J1L902 & !KE1L53Q & !J1_i908 & N33_sload_path[29];


--J1_CS_ctrl_local.CS_time[29] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[29] at LC9_2_F1
--operation mode is normal

J1_CS_ctrl_local.CS_time[29]_lut_out = SE1_MASTERHWDATA[29];
J1_CS_ctrl_local.CS_time[29] = DFFE(J1_CS_ctrl_local.CS_time[29]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L255 is slaveregister:inst_slaveregister|i3819~499 at LC2_2_I1
--operation mode is normal

J1L255 = J1L155 # J1_CS_ctrl_local.CS_time[29] & KE1L53Q & J1L544;


--G1_RM_rate_SPE[29] is rate_meters:inst_rate_meters|RM_rate_SPE[29] at LC3_9_V1
--operation mode is normal

G1_RM_rate_SPE[29]_lut_out = N13_q[29];
G1_RM_rate_SPE[29] = DFFE(G1_RM_rate_SPE[29]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L355 is slaveregister:inst_slaveregister|i3819~500 at LC6_2_I1
--operation mode is normal

J1L355 = J1L902 & KE1L53Q & !J1_i1217 & G1_RM_rate_SPE[29];


--G1_RM_rate_MPE[29] is rate_meters:inst_rate_meters|RM_rate_MPE[29] at LC3_8_Z1
--operation mode is normal

G1_RM_rate_MPE[29]_lut_out = N03_q[29];
G1_RM_rate_MPE[29] = DFFE(G1_RM_rate_MPE[29]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L455 is slaveregister:inst_slaveregister|i3819~501 at LC5_2_I1
--operation mode is normal

J1L455 = !J1L112 & !J1_i1217 & G1_RM_rate_MPE[29];


--G1_RM_sn_data[29] is rate_meters:inst_rate_meters|RM_sn_data[29] at LC6_11_I1
--operation mode is normal

G1_RM_sn_data[29]_lut_out = G1_RM_sn_data_int[29];
G1_RM_sn_data[29] = DFFE(G1_RM_sn_data[29]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L555 is slaveregister:inst_slaveregister|i3819~502 at LC7_1_I1
--operation mode is normal

J1L555 = G1_RM_sn_data[29] & !J1_i1217 & KE1L53Q & !J1L312;


--J1_COMM_ctrl_local.id[29] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[29] at LC3_15_F1
--operation mode is normal

J1_COMM_ctrl_local.id[29]_lut_out = SE1_MASTERHWDATA[29];
J1_COMM_ctrl_local.id[29] = DFFE(J1_COMM_ctrl_local.id[29]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L655 is slaveregister:inst_slaveregister|i3819~503 at LC8_1_I1
--operation mode is normal

J1L655 = J1_i1425 & (J1L555 # J1_COMM_ctrl_local.id[29] & J1L443);


--J1L755 is slaveregister:inst_slaveregister|i3819~504 at LC9_1_I1
--operation mode is normal

J1L755 = J1L355 # J1_i1238 & (J1L655 # J1L455);


--J1L245 is slaveregister:inst_slaveregister|i3817~500 at LC10_15_C1
--operation mode is normal

J1L245 = !J1_i908 & J1L902 & !KE1L53Q & N33_sload_path[31];


--J1_CS_ctrl_local.CS_time[31] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[31] at LC7_5_C1
--operation mode is normal

J1_CS_ctrl_local.CS_time[31]_lut_out = SE1_MASTERHWDATA[31];
J1_CS_ctrl_local.CS_time[31] = DFFE(J1_CS_ctrl_local.CS_time[31]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L345 is slaveregister:inst_slaveregister|i3817~501 at LC9_15_C1
--operation mode is normal

J1L345 = J1L245 # J1L544 & J1_CS_ctrl_local.CS_time[31] & KE1L53Q;


--KE1L43Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|masterhresp[0]~reg0 at LC3_7_M1
--operation mode is normal

KE1L43Q_lut_out = KE1L25Q # KE1L52 & (KE1L62 # !KE1L1);
KE1L43Q = DFFE(KE1L43Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--Y1L2Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[0]~reg at LC8_15_F4
--operation mode is normal

Y1L2Q_lut_out = NB1_dffs[0];
Y1L2Q = DFFE(Y1L2Q_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , Y1L5);


--Y1L4Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[2]~reg at LC3_15_F4
--operation mode is normal

Y1L4Q_lut_out = NB1_dffs[2];
Y1L4Q = DFFE(Y1L4Q_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , Y1L5);


--Y1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~reg at LC9_15_F4
--operation mode is normal

Y1L6Q_lut_out = NB1_dffs[3];
Y1L6Q = DFFE(Y1L6Q_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , Y1L5);


--Y1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~reg at LC3_14_J4
--operation mode is normal

Y1L01Q_lut_out = VCC;
Y1L01Q = DFFE(Y1L01Q_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , Y1L9);


--BB1_CTRL_OK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CTRL_OK at LC7_15_H4
--operation mode is normal

BB1_CTRL_OK_lut_out = JB1L11Q & BB1_EOF_WAIT & !JB1L92Q & !DB1L7;
BB1_CTRL_OK = DFFE(BB1_CTRL_OK_lut_out, GLOBAL(JE1_outclock0), , , );


--Y1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~24 at LC4_15_F4
--operation mode is normal

Y1L81 = Y1L6Q & BB1_CTRL_OK & Y1L01Q & Y1L4Q;


--Y1L3Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[1]~reg at LC6_15_F4
--operation mode is normal

Y1L3Q_lut_out = NB1_dffs[1];
Y1L3Q = DFFE(Y1L3Q_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , Y1L5);


--Q1_REC_PULSE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|REC_PULSE at LC4_1_D3
--operation mode is normal

Q1_REC_PULSE_lut_out = !T1L81Q & (Q1L13 # Q1_REC_WT & T1L31Q);
Q1_REC_PULSE = DFFE(Q1_REC_PULSE_lut_out, GLOBAL(JE1_outclock0), , , );


--Q1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT~147 at LC3_3_J3
--operation mode is normal

Q1L11 = Q1_REC_PULSE & JB1L92Q;


--ED1L26Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|msg_sent~reg at LC10_13_J3
--operation mode is normal

ED1L26Q_lut_out = ED1_EOF_WAIT & !KD1L01Q;
ED1L26Q = DFFE(ED1L26Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--Q1_SND_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_IDLE at LC5_14_F3
--operation mode is normal

Q1_SND_IDLE_lut_out = !T1L81Q & (Q1L44 # Q1_CLR_BUF);
Q1_SND_IDLE = DFFE(Q1_SND_IDLE_lut_out, GLOBAL(JE1_outclock0), , , );


--Q1_SND_MRNB is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_MRNB at LC1_13_F3
--operation mode is normal

Q1_SND_MRNB_lut_out = Q1L5 # Q1L74 & (W1L421 # W1L321);
Q1_SND_MRNB = DFFE(Q1_SND_MRNB_lut_out, GLOBAL(JE1_outclock0), , , );


--Q1_SND_MRWB is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_MRWB at LC5_13_F3
--operation mode is normal

Q1_SND_MRWB_lut_out = Q1L6 # Q1L74 & !W1L421 & !W1L321;
Q1_SND_MRWB = DFFE(Q1_SND_MRWB_lut_out, GLOBAL(JE1_outclock0), , , );


--Q1_SND_DRAND is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_DRAND at LC4_11_I3
--operation mode is normal

Q1_SND_DRAND_lut_out = Q1L1 # Q1L8 & !UB6L1 & !J1_COMM_ctrl_local.reboot_req;
Q1_SND_DRAND = DFFE(Q1_SND_DRAND_lut_out, GLOBAL(JE1_outclock0), , , );


--Q1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|send_ctrl~26 at LC2_4_J3
--operation mode is normal

Q1L53 = !Q1_SND_MRWB & !Q1_SND_DRAND & !Q1_SND_IDLE & !Q1_SND_MRNB;


--Q1_SND_ID is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_ID at LC3_13_F3
--operation mode is normal

Q1_SND_ID_lut_out = Q1L3 # !T1L81Q & !ED1L26Q & Q1_SND_ID;
Q1_SND_ID = DFFE(Q1_SND_ID_lut_out, GLOBAL(JE1_outclock0), , , );


--Q1_SND_TC_DAT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_TC_DAT at LC5_6_F3
--operation mode is normal

Q1_SND_TC_DAT_lut_out = Q1L7 # !T1L81Q & Q1_DRREQ_WT & Y1L71Q;
Q1_SND_TC_DAT = DFFE(Q1_SND_TC_DAT_lut_out, GLOBAL(JE1_outclock0), , , );


--Q1_SND_DAT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_DAT at LC7_11_I3
--operation mode is normal

Q1_SND_DAT_lut_out = Q1_SND_DAT & (UB6L1 & Q1L8 # !Q1L4) # !Q1_SND_DAT & UB6L1 & Q1L8;
Q1_SND_DAT = DFFE(Q1_SND_DAT_lut_out, GLOBAL(JE1_outclock0), , , );


--ED1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1868 at LC8_4_J3
--operation mode is normal

ED1L2 = !Q1_SND_TC_DAT & !Q1_SND_ID & !Q1_SND_DAT;


--Q1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT~148 at LC6_3_J3
--operation mode is normal

Q1L21 = Q1L11 # ED1L26Q & (!ED1L2 # !Q1L53);


--KD1L4Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~reg at LC10_12_L3
--operation mode is normal

KD1L4Q_lut_out = !KD1L3 & (!KD1_TXSHFT & KD1L01Q # !KD1L8);
KD1L4Q = DFFE(KD1L4Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--KD1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txidle~reg at LC8_12_L3
--operation mode is normal

KD1L01Q_lut_out = KD1L01Q & (!N71L11 # !KD1_TXSHFT) # !KD1L8;
KD1L01Q = DFFE(KD1L01Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--N61_pre_sclr is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr at LC9_11_L3
--operation mode is normal

N61_pre_sclr = TB51_aeb_out # !KD1L01Q;


--Y1L51Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_up_rq~reg at LC3_14_B4
--operation mode is normal

Y1L51Q_lut_out = NB1_dffs[7] & BB1_DCMD_SEQ1 & JB1L01Q & Y1L01Q;
Y1L51Q = DFFE(Y1L51Q_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , );


--AD1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_up~0 at LC10_6_B3
--operation mode is normal

AD1L7 = !AD1L2 & Y1L51Q;


--Y1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_dn_rq~reg at LC3_6_B4
--operation mode is normal

Y1L41Q_lut_out = NB1_dffs[6] & BB1_DCMD_SEQ1 & JB1L01Q & Y1L01Q;
Y1L41Q = DFFE(Y1L41Q_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , );


--AD1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_1~76 at LC7_5_B3
--operation mode is normal

AD1L8 = !N51_pre_out[3] # !N51_pre_out[4] # !N51_pre_out[1] # !N51_pre_out[2];


--AD1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_1~77 at LC10_5_B3
--operation mode is normal

AD1L9 = !N51_pre_out[5] & (AD1L8 # !N51_lsb) # !N51_pre_out[6];


--AD1_daclev_adj is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_adj at LC9_6_B3
--operation mode is normal

AD1_daclev_adj = AD1L7 # !N51_pre_out[7] & Y1L41Q & AD1L9;


--NB4_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC9_4_L3
--operation mode is normal

NB4_dffs[1]_lut_out = NB4_dffs[2] & (YC1L21 # !KD1L6Q) # !NB4_dffs[2] & KD1L6Q & YC1L21;
NB4_dffs[1] = DFFE(NB4_dffs[1]_lut_out, GLOBAL(JE1_outclock0), KD1L01Q, , KD1L5Q);


--KD1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_load~reg at LC1_13_L3
--operation mode is normal

KD1L6Q_lut_out = !KD1L8 & (KD1_TXSHFT & N71L11 # !KD1L01Q);
KD1L6Q = DFFE(KD1L6Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--KD1L5Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_ena~reg at LC5_13_L3
--operation mode is normal

KD1L5Q_lut_out = KD1L1 # KD1L9 & (ED1L93Q # ED1L94Q);
KD1L5Q = DFFE(KD1L5Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--Q1_SND_PULSE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_PULSE at LC10_1_D3
--operation mode is normal

Q1_SND_PULSE_lut_out = !T1L81Q & (Q1L94 # !T1L61Q & Q1_SND_PULSE);
Q1_SND_PULSE = DFFE(Q1_SND_PULSE_lut_out, GLOBAL(JE1_outclock0), , , );


--T1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~93 at LC9_7_L3
--operation mode is normal

T1L7 = !N42_sload_path[12] & !N42_sload_path[13] & !N42_sload_path[14] & !N42_sload_path[11];


--T1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~94 at LC4_7_L3
--operation mode is normal

T1L8 = N42_sload_path[8] & !N42_sload_path[9] & !N42_sload_path[7] & !N42_sload_path[10];


--T1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~95 at LC5_7_L3
--operation mode is normal

T1L9 = N42_sload_path[5] & N42_sload_path[3] & !N42_sload_path[6];


--T1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~96 at LC4_5_L3
--operation mode is normal

T1L01 = T1L9 & T1L7 & T1L8 & !N42_sload_path[0];

--T1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~104 at LC4_5_L3
--operation mode is normal

T1L21 = T1L9 & T1L7 & T1L8 & !N42_sload_path[0];


--T1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~99 at LC3_5_L3
--operation mode is normal

T1L1 = N42_sload_path[4] & !N42_sload_path[1] & T1L01 & !N42_sload_path[2];


--Q1_SEND_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SEND_WT at LC8_1_D3
--operation mode is normal

Q1_SEND_WT_lut_out = !T1L81Q & (Q1L83 # !T1L31Q & Q1_SEND_WT);
Q1_SEND_WT = DFFE(Q1_SEND_WT_lut_out, GLOBAL(JE1_outclock0), , , );


--Q1_REC_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|REC_WT at LC8_3_F3
--operation mode is normal

Q1_REC_WT_lut_out = !T1L81Q & (Q1L33 # !T1L31Q & Q1_REC_WT);
Q1_REC_WT = DFFE(Q1_REC_WT_lut_out, GLOBAL(JE1_outclock0), , , );


--Q1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|timer_clrn~21 at LC5_2_D3
--operation mode is normal

Q1L25 = !Q1_SND_PULSE & !Q1_SEND_WT & !Q1_REC_WT;


--T1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~100 at LC10_5_L3
--operation mode is normal

T1L2 = !N42_sload_path[2] & N42_sload_path[4] & !N42_sload_path[1];


--AE1L76Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~22 at LC1_10_O2
--operation mode is normal

AE1L76Q_lut_out = AE1L96Q & (ZD1L921 # ZD1_rd_ptr[0] $ ZD1_wr_ptr[0]);
AE1L76Q = DFFE(AE1L76Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--B1L5Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[2]~reg0 at LC6_7_O2
--operation mode is normal

B1L5Q_lut_out = J1_CS_ctrl_local.CS_enable[2] & J1_CS_ctrl_local.CS_enable[0] & B1_now_action;
B1L5Q = DFFE(B1L5Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--B1L8Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[5]~reg0 at LC7_7_O2
--operation mode is normal

B1L8Q_lut_out = J1_CS_ctrl_local.CS_enable[5] & J1_CS_ctrl_local.CS_enable[0] & B1_now_action;
B1L8Q = DFFE(B1L8Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--VD1L52 is daq:inst_daq|trigger:inst_trigger|i~45 at LC7_8_O2
--operation mode is normal

VD1L52 = B1L8Q & (J1_DAQ_ctrl_local.trigger_enable[7] # B1L5Q & J1_DAQ_ctrl_local.trigger_enable[4]) # !B1L8Q & B1L5Q & J1_DAQ_ctrl_local.trigger_enable[4];


--B1L4Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[1]~reg0 at LC5_7_O2
--operation mode is normal

B1L4Q_lut_out = J1_CS_ctrl_local.CS_enable[1] & J1_CS_ctrl_local.CS_enable[0] & B1_now_action;
B1L4Q = DFFE(B1L4Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--B1L3Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[0]~reg0 at LC3_7_O2
--operation mode is normal

B1L3Q_lut_out = B1_now_action & J1_CS_ctrl_local.CS_enable[0];
B1L3Q = DFFE(B1L3Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--VD1L62 is daq:inst_daq|trigger:inst_trigger|i~46 at LC9_7_O2
--operation mode is normal

VD1L62 = B1L4Q & (J1_DAQ_ctrl_local.trigger_enable[3] # B1L3Q & J1_DAQ_ctrl_local.trigger_enable[2]) # !B1L4Q & B1L3Q & J1_DAQ_ctrl_local.trigger_enable[2];


--B1L6Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[3]~reg0 at LC6_6_P2
--operation mode is normal

B1L6Q_lut_out = J1_CS_ctrl_local.CS_enable[0] & J1_CS_ctrl_local.CS_enable[3] & B1_now_action;
B1L6Q = DFFE(B1L6Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--B1L7Q is calibration_sources:inst_calibration_sources|cs_daq_trigger[4]~reg0 at LC7_6_P2
--operation mode is normal

B1L7Q_lut_out = J1_CS_ctrl_local.CS_enable[0] & J1_CS_ctrl_local.CS_enable[4] & B1_now_action;
B1L7Q = DFFE(B1L7Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--VD1L72 is daq:inst_daq|trigger:inst_trigger|i~47 at LC10_6_P2
--operation mode is normal

VD1L72 = J1_DAQ_ctrl_local.trigger_enable[5] & (B1L6Q # B1L7Q & J1_DAQ_ctrl_local.trigger_enable[6]) # !J1_DAQ_ctrl_local.trigger_enable[5] & B1L7Q & J1_DAQ_ctrl_local.trigger_enable[6];


--VD1L12 is daq:inst_daq|trigger:inst_trigger|i118~16 at LC2_9_O2
--operation mode is normal

VD1L12 = !J1_DAQ_ctrl_local.trigger_enable[0] & !VD1L62 & !VD1L52 & !VD1L72;


--VD1L22 is daq:inst_daq|trigger:inst_trigger|i119~47 at LC2_8_O2
--operation mode is normal

VD1L22 = !J1_DAQ_ctrl_local.trigger_enable[0] & J1_DAQ_ctrl_local.trigger_enable[1];


--VD1L32 is daq:inst_daq|trigger:inst_trigger|i131~43 at LC1_8_O2
--operation mode is normal

VD1L32 = VD1L62 # VD1L52 # VD1L22 # VD1L72;


--VD1_discMPE_pulse is daq:inst_daq|trigger:inst_trigger|discMPE_pulse at LC6_9_Y1
--operation mode is normal

VD1_discMPE_pulse_lut_out = !VD1_discMPE_latch;
VD1_discMPE_pulse = DFFE(VD1_discMPE_pulse_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--VD1_discMPE_latch is daq:inst_daq|trigger:inst_trigger|discMPE_latch at LC5_9_Y1
--operation mode is normal

VD1_discMPE_latch_lut_out = !VD1_discMPE;
VD1_discMPE_latch = DFFE(VD1_discMPE_latch_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--VD1_i78 is daq:inst_daq|trigger:inst_trigger|i78 at LC7_9_Y1
--operation mode is normal

VD1_i78 = !VD1_discMPE_pulse & !VD1_discMPE_latch;


--VD1_discSPE_pulse is daq:inst_daq|trigger:inst_trigger|discSPE_pulse at LC6_6_Q1
--operation mode is normal

VD1_discSPE_pulse_lut_out = !VD1_discSPE_latch;
VD1_discSPE_pulse = DFFE(VD1_discSPE_pulse_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--VD1_discSPE_latch is daq:inst_daq|trigger:inst_trigger|discSPE_latch at LC5_6_Q1
--operation mode is normal

VD1_discSPE_latch_lut_out = !VD1_discSPE;
VD1_discSPE_latch = DFFE(VD1_discSPE_latch_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--VD1_i66 is daq:inst_daq|trigger:inst_trigger|i66 at LC4_6_Q1
--operation mode is normal

VD1_i66 = !VD1_discSPE_latch & !VD1_discSPE_pulse;


--H1L3Q is ROC:inst_ROC|RST_state~12 at LC8_12_O2
--operation mode is normal

H1L3Q_lut_out = H1L3Q # H1L2Q;
H1L3Q = DFFE(H1L3Q_lut_out, GLOBAL(JE1_outclock0), , , );


--DE1_digitize_cnt[28] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[28] at LC9_11_H3
--operation mode is normal

DE1_digitize_cnt[28]_lut_out = DE1L76 & (DE1_digitize_cnt[28] # DE1L023Q & DE1L331) # !DE1L76 & DE1L023Q & DE1L331;
DE1_digitize_cnt[28] = DFFE(DE1_digitize_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[29] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[29] at LC7_11_H3
--operation mode is normal

DE1_digitize_cnt[29]_lut_out = DE1L76 & (DE1_digitize_cnt[29] # DE1L023Q & DE1L531) # !DE1L76 & DE1L023Q & DE1L531;
DE1_digitize_cnt[29] = DFFE(DE1_digitize_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[30] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[30] at LC8_11_H3
--operation mode is normal

DE1_digitize_cnt[30]_lut_out = DE1L76 & (DE1_digitize_cnt[30] # DE1L023Q & DE1L731) # !DE1L76 & DE1L023Q & DE1L731;
DE1_digitize_cnt[30] = DFFE(DE1_digitize_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[31] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[31] at LC10_11_H3
--operation mode is normal

DE1_digitize_cnt[31]_lut_out = DE1L76 & (DE1_digitize_cnt[31] # DE1L023Q & DE1L931) # !DE1L76 & DE1L023Q & DE1L931;
DE1_digitize_cnt[31] = DFFE(DE1_digitize_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L432 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7344 at LC2_10_H3
--operation mode is normal

DE1L432 = DE1_digitize_cnt[31] # DE1_digitize_cnt[29] # DE1_digitize_cnt[28] # DE1_digitize_cnt[30];


--DE1_digitize_cnt[24] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[24] at LC8_8_H3
--operation mode is normal

DE1_digitize_cnt[24]_lut_out = DE1L76 & (DE1_digitize_cnt[24] # DE1L023Q & DE1L521) # !DE1L76 & DE1L023Q & DE1L521;
DE1_digitize_cnt[24] = DFFE(DE1_digitize_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[25] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[25] at LC4_8_H3
--operation mode is normal

DE1_digitize_cnt[25]_lut_out = DE1L76 & (DE1_digitize_cnt[25] # DE1L023Q & DE1L721) # !DE1L76 & DE1L023Q & DE1L721;
DE1_digitize_cnt[25] = DFFE(DE1_digitize_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[26] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[26] at LC3_12_H3
--operation mode is normal

DE1_digitize_cnt[26]_lut_out = DE1_digitize_cnt[26] & (DE1L76 # DE1L023Q & DE1L921) # !DE1_digitize_cnt[26] & DE1L023Q & DE1L921;
DE1_digitize_cnt[26] = DFFE(DE1_digitize_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[27] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[27] at LC9_10_H3
--operation mode is normal

DE1_digitize_cnt[27]_lut_out = DE1L76 & (DE1_digitize_cnt[27] # DE1L023Q & DE1L131) # !DE1L76 & DE1L023Q & DE1L131;
DE1_digitize_cnt[27] = DFFE(DE1_digitize_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L532 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7345 at LC3_8_H3
--operation mode is normal

DE1L532 = DE1_digitize_cnt[27] # DE1_digitize_cnt[26] # DE1_digitize_cnt[25] # DE1_digitize_cnt[24];


--DE1_digitize_cnt[20] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[20] at LC3_10_H3
--operation mode is normal

DE1_digitize_cnt[20]_lut_out = DE1_digitize_cnt[20] & (DE1L76 # DE1L023Q & DE1L711) # !DE1_digitize_cnt[20] & DE1L023Q & DE1L711;
DE1_digitize_cnt[20] = DFFE(DE1_digitize_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[21] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[21] at LC1_10_H3
--operation mode is normal

DE1_digitize_cnt[21]_lut_out = DE1_digitize_cnt[21] & (DE1L76 # DE1L023Q & DE1L911) # !DE1_digitize_cnt[21] & DE1L023Q & DE1L911;
DE1_digitize_cnt[21] = DFFE(DE1_digitize_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[22] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[22] at LC4_10_H3
--operation mode is normal

DE1_digitize_cnt[22]_lut_out = DE1L023Q & (DE1L121 # DE1_digitize_cnt[22] & DE1L76) # !DE1L023Q & DE1_digitize_cnt[22] & DE1L76;
DE1_digitize_cnt[22] = DFFE(DE1_digitize_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[23] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[23] at LC6_10_H3
--operation mode is normal

DE1_digitize_cnt[23]_lut_out = DE1L023Q & (DE1L321 # DE1L76 & DE1_digitize_cnt[23]) # !DE1L023Q & DE1L76 & DE1_digitize_cnt[23];
DE1_digitize_cnt[23] = DFFE(DE1_digitize_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L632 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7346 at LC8_10_H3
--operation mode is normal

DE1L632 = DE1_digitize_cnt[21] # DE1_digitize_cnt[22] # DE1_digitize_cnt[20] # DE1_digitize_cnt[23];


--DE1_digitize_cnt[16] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[16] at LC7_8_H3
--operation mode is normal

DE1_digitize_cnt[16]_lut_out = DE1L76 & (DE1_digitize_cnt[16] # DE1L023Q & DE1L901) # !DE1L76 & DE1L023Q & DE1L901;
DE1_digitize_cnt[16] = DFFE(DE1_digitize_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[17] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[17] at LC5_8_H3
--operation mode is normal

DE1_digitize_cnt[17]_lut_out = DE1L76 & (DE1_digitize_cnt[17] # DE1L023Q & DE1L111) # !DE1L76 & DE1L023Q & DE1L111;
DE1_digitize_cnt[17] = DFFE(DE1_digitize_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[18] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[18] at LC6_8_H3
--operation mode is normal

DE1_digitize_cnt[18]_lut_out = DE1L76 & (DE1_digitize_cnt[18] # DE1L023Q & DE1L311) # !DE1L76 & DE1L023Q & DE1L311;
DE1_digitize_cnt[18] = DFFE(DE1_digitize_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[19] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[19] at LC9_8_H3
--operation mode is normal

DE1_digitize_cnt[19]_lut_out = DE1L76 & (DE1_digitize_cnt[19] # DE1L023Q & DE1L511) # !DE1L76 & DE1L023Q & DE1L511;
DE1_digitize_cnt[19] = DFFE(DE1_digitize_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L732 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7347 at LC2_8_H3
--operation mode is normal

DE1L732 = DE1_digitize_cnt[17] # DE1_digitize_cnt[18] # DE1_digitize_cnt[19] # DE1_digitize_cnt[16];


--DE1L832 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7348 at LC10_8_H3
--operation mode is normal

DE1L832 = DE1L732 # DE1L632 # DE1L532 # DE1L432;


--DE1_digitize_cnt[12] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[12] at LC5_10_H3
--operation mode is normal

DE1_digitize_cnt[12]_lut_out = DE1L101 & (DE1L023Q # DE1_digitize_cnt[12] & DE1L76) # !DE1L101 & DE1_digitize_cnt[12] & DE1L76;
DE1_digitize_cnt[12] = DFFE(DE1_digitize_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[13] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[13] at LC1_6_H3
--operation mode is normal

DE1_digitize_cnt[13]_lut_out = DE1L76 & (DE1_digitize_cnt[13] # DE1L023Q & DE1L301) # !DE1L76 & DE1L023Q & DE1L301;
DE1_digitize_cnt[13] = DFFE(DE1_digitize_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[14] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[14] at LC7_6_H3
--operation mode is normal

DE1_digitize_cnt[14]_lut_out = DE1L76 & (DE1_digitize_cnt[14] # DE1L023Q & DE1L501) # !DE1L76 & DE1L023Q & DE1L501;
DE1_digitize_cnt[14] = DFFE(DE1_digitize_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[15] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[15] at LC5_6_H3
--operation mode is normal

DE1_digitize_cnt[15]_lut_out = DE1L76 & (DE1_digitize_cnt[15] # DE1L023Q & DE1L701) # !DE1L76 & DE1L023Q & DE1L701;
DE1_digitize_cnt[15] = DFFE(DE1_digitize_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L932 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7349 at LC3_6_H3
--operation mode is normal

DE1L932 = DE1_digitize_cnt[12] # DE1_digitize_cnt[14] # DE1_digitize_cnt[15] # DE1_digitize_cnt[13];


--DE1_digitize_cnt[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[8] at LC8_6_H3
--operation mode is normal

DE1_digitize_cnt[8]_lut_out = DE1L76 & (DE1_digitize_cnt[8] # DE1L023Q & DE1L39) # !DE1L76 & DE1L023Q & DE1L39;
DE1_digitize_cnt[8] = DFFE(DE1_digitize_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[10] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[10] at LC2_6_H3
--operation mode is normal

DE1_digitize_cnt[10]_lut_out = DE1L76 & (DE1_digitize_cnt[10] # DE1L023Q & DE1L79) # !DE1L76 & DE1L023Q & DE1L79;
DE1_digitize_cnt[10] = DFFE(DE1_digitize_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[11] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[11] at LC4_6_H3
--operation mode is normal

DE1_digitize_cnt[11]_lut_out = DE1L76 & (DE1_digitize_cnt[11] # DE1L023Q & DE1L99) # !DE1L76 & DE1L023Q & DE1L99;
DE1_digitize_cnt[11] = DFFE(DE1_digitize_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[9] at LC10_6_H3
--operation mode is normal

DE1_digitize_cnt[9]_lut_out = DE1L76 & (DE1_digitize_cnt[9] # DE1L023Q & DE1L59) # !DE1L76 & DE1L023Q & DE1L59;
DE1_digitize_cnt[9] = DFFE(DE1_digitize_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L042 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7350 at LC9_6_H3
--operation mode is normal

DE1L042 = DE1_digitize_cnt[8] # DE1_digitize_cnt[10] # DE1_digitize_cnt[11] # !DE1_digitize_cnt[9];


--DE1_digitize_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[4] at LC9_13_H3
--operation mode is normal

DE1_digitize_cnt[4]_lut_out = DE1_digitize_cnt[4] & (DE1L76 # DE1L023Q & DE1L58) # !DE1_digitize_cnt[4] & DE1L023Q & DE1L58;
DE1_digitize_cnt[4] = DFFE(DE1_digitize_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[5] at LC10_13_H3
--operation mode is normal

DE1_digitize_cnt[5]_lut_out = DE1L78 & (DE1L023Q # DE1_digitize_cnt[5] & DE1L76) # !DE1L78 & DE1_digitize_cnt[5] & DE1L76;
DE1_digitize_cnt[5] = DFFE(DE1_digitize_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[6] at LC5_13_H3
--operation mode is normal

DE1_digitize_cnt[6]_lut_out = DE1L98 & (DE1L023Q # DE1_digitize_cnt[6] & DE1L76) # !DE1L98 & DE1_digitize_cnt[6] & DE1L76;
DE1_digitize_cnt[6] = DFFE(DE1_digitize_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[7] at LC7_13_H3
--operation mode is normal

DE1_digitize_cnt[7]_lut_out = DE1_digitize_cnt[7] & (DE1L76 # DE1L023Q & DE1L19) # !DE1_digitize_cnt[7] & DE1L023Q & DE1L19;
DE1_digitize_cnt[7] = DFFE(DE1_digitize_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L142 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7351 at LC3_13_H3
--operation mode is normal

DE1L142 = DE1_digitize_cnt[7] # DE1_digitize_cnt[6] # DE1_digitize_cnt[4] # DE1_digitize_cnt[5];


--DE1_digitize_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0] at LC3_4_H3
--operation mode is normal

DE1_digitize_cnt[0]_lut_out = DE1L262 # DE1_digitize_cnt[0] & (!DE1L332 # !DE1L362);
DE1_digitize_cnt[0] = DFFE(DE1_digitize_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[1] at LC4_5_H3
--operation mode is normal

DE1_digitize_cnt[1]_lut_out = DE1L023Q & (DE1L97 # DE1_digitize_cnt[1] & DE1L76) # !DE1L023Q & DE1_digitize_cnt[1] & DE1L76;
DE1_digitize_cnt[1] = DFFE(DE1_digitize_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[2] at LC3_5_H3
--operation mode is normal

DE1_digitize_cnt[2]_lut_out = DE1L023Q & (DE1L18 # DE1_digitize_cnt[2] & DE1L76) # !DE1L023Q & DE1_digitize_cnt[2] & DE1L76;
DE1_digitize_cnt[2] = DFFE(DE1_digitize_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_digitize_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[3] at LC2_5_H3
--operation mode is normal

DE1_digitize_cnt[3]_lut_out = DE1L023Q & (DE1L38 # DE1_digitize_cnt[3] & DE1L76) # !DE1L023Q & DE1_digitize_cnt[3] & DE1L76;
DE1_digitize_cnt[3] = DFFE(DE1_digitize_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L242 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7352 at LC1_5_H3
--operation mode is normal

DE1L242 = DE1_digitize_cnt[0] # DE1_digitize_cnt[2] # DE1_digitize_cnt[3] # DE1_digitize_cnt[1];


--DE1L342 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7353 at LC6_6_H3
--operation mode is normal

DE1L342 = DE1L042 # DE1L142 # DE1L242 # DE1L932;


--DE1L26 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~3 at LC7_7_W3
--operation mode is normal

DE1L26 = DE1L342 # DE1L832;


--DE1_settle_cnt[28] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[28] at LC6_13_W3
--operation mode is normal

DE1_settle_cnt[28]_lut_out = DE1_settle_cnt[28] & (DE1L462 # DE1L723Q & DE1L691) # !DE1_settle_cnt[28] & DE1L723Q & DE1L691;
DE1_settle_cnt[28] = DFFE(DE1_settle_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[29] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[29] at LC10_13_W3
--operation mode is normal

DE1_settle_cnt[29]_lut_out = DE1_settle_cnt[29] & (DE1L462 # DE1L723Q & DE1L891) # !DE1_settle_cnt[29] & DE1L723Q & DE1L891;
DE1_settle_cnt[29] = DFFE(DE1_settle_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[30] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[30] at LC3_11_W3
--operation mode is normal

DE1_settle_cnt[30]_lut_out = DE1L462 & (DE1_settle_cnt[30] # DE1L723Q & DE1L002) # !DE1L462 & DE1L723Q & DE1L002;
DE1_settle_cnt[30] = DFFE(DE1_settle_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[31] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[31] at LC7_13_W3
--operation mode is normal

DE1_settle_cnt[31]_lut_out = DE1_settle_cnt[31] & (DE1L462 # DE1L723Q & DE1L202) # !DE1_settle_cnt[31] & DE1L723Q & DE1L202;
DE1_settle_cnt[31] = DFFE(DE1_settle_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L442 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7354 at LC9_12_W3
--operation mode is normal

DE1L442 = DE1_settle_cnt[30] # DE1_settle_cnt[29] # DE1_settle_cnt[28] # DE1_settle_cnt[31];


--DE1_settle_cnt[24] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[24] at LC5_9_W3
--operation mode is normal

DE1_settle_cnt[24]_lut_out = DE1L462 & (DE1_settle_cnt[24] # DE1L723Q & DE1L881) # !DE1L462 & DE1L723Q & DE1L881;
DE1_settle_cnt[24] = DFFE(DE1_settle_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[25] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[25] at LC9_14_W3
--operation mode is normal

DE1_settle_cnt[25]_lut_out = DE1L462 & (DE1_settle_cnt[25] # DE1L723Q & DE1L091) # !DE1L462 & DE1L723Q & DE1L091;
DE1_settle_cnt[25] = DFFE(DE1_settle_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[26] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[26] at LC5_13_W3
--operation mode is normal

DE1_settle_cnt[26]_lut_out = DE1_settle_cnt[26] & (DE1L462 # DE1L723Q & DE1L291) # !DE1_settle_cnt[26] & DE1L723Q & DE1L291;
DE1_settle_cnt[26] = DFFE(DE1_settle_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[27] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[27] at LC4_13_W3
--operation mode is normal

DE1_settle_cnt[27]_lut_out = DE1_settle_cnt[27] & (DE1L462 # DE1L723Q & DE1L491) # !DE1_settle_cnt[27] & DE1L723Q & DE1L491;
DE1_settle_cnt[27] = DFFE(DE1_settle_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L542 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7355 at LC8_13_W3
--operation mode is normal

DE1L542 = DE1_settle_cnt[26] # DE1_settle_cnt[27] # DE1_settle_cnt[24] # DE1_settle_cnt[25];


--DE1_settle_cnt[20] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[20] at LC1_11_W3
--operation mode is normal

DE1_settle_cnt[20]_lut_out = DE1_settle_cnt[20] & (DE1L462 # DE1L723Q & DE1L081) # !DE1_settle_cnt[20] & DE1L723Q & DE1L081;
DE1_settle_cnt[20] = DFFE(DE1_settle_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[21] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[21] at LC7_11_W3
--operation mode is normal

DE1_settle_cnt[21]_lut_out = DE1L462 & (DE1_settle_cnt[21] # DE1L723Q & DE1L281) # !DE1L462 & DE1L723Q & DE1L281;
DE1_settle_cnt[21] = DFFE(DE1_settle_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[22] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[22] at LC6_11_W3
--operation mode is normal

DE1_settle_cnt[22]_lut_out = DE1L723Q & (DE1L481 # DE1_settle_cnt[22] & DE1L462) # !DE1L723Q & DE1_settle_cnt[22] & DE1L462;
DE1_settle_cnt[22] = DFFE(DE1_settle_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[23] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[23] at LC5_11_W3
--operation mode is normal

DE1_settle_cnt[23]_lut_out = DE1_settle_cnt[23] & (DE1L462 # DE1L723Q & DE1L681) # !DE1_settle_cnt[23] & DE1L723Q & DE1L681;
DE1_settle_cnt[23] = DFFE(DE1_settle_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L642 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7356 at LC10_12_W3
--operation mode is normal

DE1L642 = DE1_settle_cnt[21] # DE1_settle_cnt[22] # DE1_settle_cnt[20] # DE1_settle_cnt[23];


--DE1_settle_cnt[16] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[16] at LC8_11_W3
--operation mode is normal

DE1_settle_cnt[16]_lut_out = DE1L723Q & (DE1L271 # DE1_settle_cnt[16] & DE1L462) # !DE1L723Q & DE1_settle_cnt[16] & DE1L462;
DE1_settle_cnt[16] = DFFE(DE1_settle_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[17] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[17] at LC9_11_W3
--operation mode is normal

DE1_settle_cnt[17]_lut_out = DE1_settle_cnt[17] & (DE1L462 # DE1L723Q & DE1L471) # !DE1_settle_cnt[17] & DE1L723Q & DE1L471;
DE1_settle_cnt[17] = DFFE(DE1_settle_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[18] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[18] at LC4_11_W3
--operation mode is normal

DE1_settle_cnt[18]_lut_out = DE1L723Q & (DE1L671 # DE1_settle_cnt[18] & DE1L462) # !DE1L723Q & DE1_settle_cnt[18] & DE1L462;
DE1_settle_cnt[18] = DFFE(DE1_settle_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[19] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[19] at LC10_11_W3
--operation mode is normal

DE1_settle_cnt[19]_lut_out = DE1_settle_cnt[19] & (DE1L462 # DE1L723Q & DE1L871) # !DE1_settle_cnt[19] & DE1L723Q & DE1L871;
DE1_settle_cnt[19] = DFFE(DE1_settle_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L742 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7357 at LC2_11_W3
--operation mode is normal

DE1L742 = DE1_settle_cnt[17] # DE1_settle_cnt[16] # DE1_settle_cnt[19] # DE1_settle_cnt[18];


--DE1L842 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7358 at LC8_12_W3
--operation mode is normal

DE1L842 = DE1L642 # DE1L542 # DE1L742 # DE1L442;


--DE1_settle_cnt[12] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[12] at LC9_9_W3
--operation mode is normal

DE1_settle_cnt[12]_lut_out = DE1_settle_cnt[12] & (DE1L462 # DE1L723Q & DE1L461) # !DE1_settle_cnt[12] & DE1L723Q & DE1L461;
DE1_settle_cnt[12] = DFFE(DE1_settle_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[13] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[13] at LC8_9_W3
--operation mode is normal

DE1_settle_cnt[13]_lut_out = DE1_settle_cnt[13] & (DE1L462 # DE1L723Q & DE1L661) # !DE1_settle_cnt[13] & DE1L723Q & DE1L661;
DE1_settle_cnt[13] = DFFE(DE1_settle_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[14] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[14] at LC9_13_W3
--operation mode is normal

DE1_settle_cnt[14]_lut_out = DE1L861 & (DE1L723Q # DE1_settle_cnt[14] & DE1L462) # !DE1L861 & DE1_settle_cnt[14] & DE1L462;
DE1_settle_cnt[14] = DFFE(DE1_settle_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[15] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[15] at LC5_14_W3
--operation mode is normal

DE1_settle_cnt[15]_lut_out = DE1L462 & (DE1_settle_cnt[15] # DE1L723Q & DE1L071) # !DE1L462 & DE1L723Q & DE1L071;
DE1_settle_cnt[15] = DFFE(DE1_settle_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L942 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7359 at LC7_9_W3
--operation mode is normal

DE1L942 = DE1_settle_cnt[13] # DE1_settle_cnt[14] # DE1_settle_cnt[12] # DE1_settle_cnt[15];


--DE1_settle_cnt[8] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[8] at LC2_9_W3
--operation mode is normal

DE1_settle_cnt[8]_lut_out = DE1_settle_cnt[8] & (DE1L462 # DE1L723Q & DE1L651) # !DE1_settle_cnt[8] & DE1L723Q & DE1L651;
DE1_settle_cnt[8] = DFFE(DE1_settle_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[9] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[9] at LC10_9_W3
--operation mode is normal

DE1_settle_cnt[9]_lut_out = DE1_settle_cnt[9] & (DE1L462 # DE1L723Q & DE1L851) # !DE1_settle_cnt[9] & DE1L723Q & DE1L851;
DE1_settle_cnt[9] = DFFE(DE1_settle_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[10] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[10] at LC4_9_W3
--operation mode is normal

DE1_settle_cnt[10]_lut_out = DE1L462 & (DE1_settle_cnt[10] # DE1L723Q & DE1L061) # !DE1L462 & DE1L723Q & DE1L061;
DE1_settle_cnt[10] = DFFE(DE1_settle_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[11] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[11] at LC1_9_W3
--operation mode is normal

DE1_settle_cnt[11]_lut_out = DE1L462 & (DE1_settle_cnt[11] # DE1L261 & DE1L723Q) # !DE1L462 & DE1L261 & DE1L723Q;
DE1_settle_cnt[11] = DFFE(DE1_settle_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L052 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7360 at LC6_9_W3
--operation mode is normal

DE1L052 = DE1_settle_cnt[9] # DE1_settle_cnt[10] # DE1_settle_cnt[8] # DE1_settle_cnt[11];


--DE1_settle_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[4] at LC3_7_W3
--operation mode is normal

DE1_settle_cnt[4]_lut_out = DE1_settle_cnt[4] & (DE1L462 # DE1L723Q & DE1L841) # !DE1_settle_cnt[4] & DE1L723Q & DE1L841;
DE1_settle_cnt[4] = DFFE(DE1_settle_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[5] at LC4_7_W3
--operation mode is normal

DE1_settle_cnt[5]_lut_out = DE1_settle_cnt[5] & (DE1L462 # DE1L723Q & DE1L051) # !DE1_settle_cnt[5] & DE1L723Q & DE1L051;
DE1_settle_cnt[5] = DFFE(DE1_settle_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[6] at LC6_7_W3
--operation mode is normal

DE1_settle_cnt[6]_lut_out = DE1L462 & (DE1_settle_cnt[6] # DE1L723Q & DE1L251) # !DE1L462 & DE1L723Q & DE1L251;
DE1_settle_cnt[6] = DFFE(DE1_settle_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[7] at LC9_7_W3
--operation mode is normal

DE1_settle_cnt[7]_lut_out = DE1L462 & (DE1_settle_cnt[7] # DE1L723Q & DE1L451) # !DE1L462 & DE1L723Q & DE1L451;
DE1_settle_cnt[7] = DFFE(DE1_settle_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L152 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7361 at LC8_7_W3
--operation mode is normal

DE1L152 = DE1_settle_cnt[5] # DE1_settle_cnt[4] # DE1_settle_cnt[6] # !DE1_settle_cnt[7];


--DE1_settle_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0] at LC3_6_W3
--operation mode is normal

DE1_settle_cnt[0]_lut_out = DE1L041 & (DE1L723Q # DE1L462 & DE1_settle_cnt[0]) # !DE1L041 & DE1L462 & DE1_settle_cnt[0];
DE1_settle_cnt[0] = DFFE(DE1_settle_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[1] at LC4_6_W3
--operation mode is normal

DE1_settle_cnt[1]_lut_out = DE1_settle_cnt[1] & (DE1L462 # DE1L723Q & DE1L241) # !DE1_settle_cnt[1] & DE1L723Q & DE1L241;
DE1_settle_cnt[1] = DFFE(DE1_settle_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[2] at LC2_7_W3
--operation mode is normal

DE1_settle_cnt[2]_lut_out = DE1_settle_cnt[2] & (DE1L462 # DE1L723Q & DE1L441) # !DE1_settle_cnt[2] & DE1L723Q & DE1L441;
DE1_settle_cnt[2] = DFFE(DE1_settle_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_settle_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[3] at LC2_6_W3
--operation mode is normal

DE1_settle_cnt[3]_lut_out = DE1_settle_cnt[3] & (DE1L462 # DE1L723Q & DE1L641) # !DE1_settle_cnt[3] & DE1L723Q & DE1L641;
DE1_settle_cnt[3] = DFFE(DE1_settle_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L252 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7362 at LC1_6_W3
--operation mode is normal

DE1L252 = DE1_settle_cnt[1] # DE1_settle_cnt[2] # DE1_settle_cnt[0] # DE1_settle_cnt[3];


--DE1L352 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7363 at LC10_7_W3
--operation mode is normal

DE1L352 = DE1L942 # DE1L152 # DE1L252 # DE1L052;


--DE1L16 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~0 at LC5_7_W3
--operation mode is normal

DE1L16 = DE1L352 # DE1L842;


--J1_DAQ_ctrl_local.ATWD_mode[1] is slaveregister:inst_slaveregister|DAQ_ctrl_local.ATWD_mode[1] at LC4_8_O3
--operation mode is normal

J1_DAQ_ctrl_local.ATWD_mode[1]_lut_out = SE1_MASTERHWDATA[13];
J1_DAQ_ctrl_local.ATWD_mode[1] = DFFE(J1_DAQ_ctrl_local.ATWD_mode[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L651);


--J1_DAQ_ctrl_local.ATWD_mode[0] is slaveregister:inst_slaveregister|DAQ_ctrl_local.ATWD_mode[0] at LC7_8_O3
--operation mode is normal

J1_DAQ_ctrl_local.ATWD_mode[0]_lut_out = SE1_MASTERHWDATA[12];
J1_DAQ_ctrl_local.ATWD_mode[0] = DFFE(J1_DAQ_ctrl_local.ATWD_mode[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L651);


--DE1_overflow is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|overflow at LC6_4_T3
--operation mode is normal

DE1_overflow_lut_out = !DE1L023Q & (DE1_overflow # DE1L06 & DE1L31Q);
DE1_overflow = DFFE(DE1_overflow_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L95 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i98~133 at LC3_7_O3
--operation mode is normal

DE1L95 = J1_DAQ_ctrl_local.ATWD_mode[0] & (DE1_channel[1] & !DE1_channel[0] # !DE1_overflow) # !J1_DAQ_ctrl_local.ATWD_mode[0] & DE1_channel[1] & DE1_channel[0];


--DE1L67 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~598 at LC10_7_O3
--operation mode is normal

DE1L67 = !J1_DAQ_ctrl_local.ATWD_mode[1] & DE1L623Q & DE1L95;


--AE1_enable is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|enable at LC2_16_O2
--operation mode is normal

AE1_enable_lut_out = AE1_enable & (AE1L76Q # AE1L96Q) # !AE1L56Q;
AE1_enable = DFFE(AE1_enable_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L452 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7364 at LC5_3_O2
--operation mode is normal

DE1L452 = !J1_DAQ_ctrl_local.DAQ_mode[1] & AE1_enable & VD1_ATWDTrigger_A_sig & !J1_DAQ_ctrl_local.DAQ_mode[0];


--DE1_readout_cnt[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[7] at LC8_14_O3
--operation mode is normal

DE1_readout_cnt[7]_lut_out = DE1L07 # DE1L36 # DE1L423Q & DE1L712;
DE1_readout_cnt[7] = DFFE(DE1_readout_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_readout_cnt[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[4] at LC9_16_O3
--operation mode is normal

DE1_readout_cnt[4]_lut_out = DE1L36 # DE1L37 # DE1L423Q & DE1L112;
DE1_readout_cnt[4] = DFFE(DE1_readout_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_readout_cnt[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[5] at LC2_16_O3
--operation mode is normal

DE1_readout_cnt[5]_lut_out = DE1L36 # DE1L27 # DE1L423Q & DE1L312;
DE1_readout_cnt[5] = DFFE(DE1_readout_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_readout_cnt[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[6] at LC4_16_O3
--operation mode is normal

DE1_readout_cnt[6]_lut_out = DE1L36 # DE1L17 # DE1L423Q & DE1L512;
DE1_readout_cnt[6] = DFFE(DE1_readout_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L552 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7366 at LC3_13_O3
--operation mode is normal

DE1L552 = DE1_readout_cnt[7] # !DE1_readout_cnt[5] # !DE1_readout_cnt[6] # !DE1_readout_cnt[4];


--DE1_readout_cnt[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0] at LC5_16_O3
--operation mode is normal

DE1_readout_cnt[0]_lut_out = DE1L36 # DE1L912 # DE1_readout_cnt[0] & DE1L56;
DE1_readout_cnt[0] = DFFE(DE1_readout_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_readout_cnt[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[1] at LC7_16_O3
--operation mode is normal

DE1_readout_cnt[1]_lut_out = DE1L36 # DE1L812 # DE1L56 & DE1_readout_cnt[1];
DE1_readout_cnt[1] = DFFE(DE1_readout_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_readout_cnt[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[2] at LC8_16_O3
--operation mode is normal

DE1_readout_cnt[2]_lut_out = DE1L36 # DE1L57 # DE1L423Q & DE1L702;
DE1_readout_cnt[2] = DFFE(DE1_readout_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1_readout_cnt[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[3] at LC6_14_O3
--operation mode is normal

DE1_readout_cnt[3]_lut_out = DE1L47 # DE1L36 # DE1L423Q & DE1L902;
DE1_readout_cnt[3] = DFFE(DE1_readout_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE1L652 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7367 at LC2_15_O3
--operation mode is normal

DE1L652 = !DE1_readout_cnt[0] # !DE1_readout_cnt[3] # !DE1_readout_cnt[2] # !DE1_readout_cnt[1];


--DE1L96 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~539 at LC4_13_O3
--operation mode is normal

DE1L96 = DE1L523Q & (DE1L652 # DE1L552);


--DE1L752 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7368 at LC3_12_O3
--operation mode is normal

DE1L752 = !DE1L342 & DE1L023Q & !DE1L832;


--DE1L852 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7369 at LC7_13_O3
--operation mode is normal

DE1L852 = !DE1L823Q & !DE1L723Q;


--DE1L952 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7370 at LC7_6_O3
--operation mode is normal

DE1L952 = !DE1L423Q & !DE1L323Q;


--DE1L46 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~59 at LC9_12_O3
--operation mode is normal

DE1L46 = DE1L913Q # DE1L123Q # !DE1L952 # !DE1L852;


--DE1L062 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7371 at LC3_4_O3
--operation mode is normal

DE1L062 = DE1L813Q # DE1L623Q # DE1L713Q # !DE1L613Q;


--DE1L162 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7372 at LC4_5_O3
--operation mode is normal

DE1L162 = DE1L852 & !DE1L123Q & !DE1L423Q & !DE1L323Q;


--AE2L76Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~22 at LC5_8_F2
--operation mode is normal

AE2L76Q_lut_out = AE2L96Q & (ZD2L921 # ZD2_wr_ptr[0] $ ZD2_rd_ptr[0]);
AE2L76Q = DFFE(AE2L76Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2_digitize_cnt[28] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[28] at LC9_12_P3
--operation mode is normal

DE2_digitize_cnt[28]_lut_out = DE2_digitize_cnt[28] & (DE2L852 # DE2L913Q & DE2L231) # !DE2_digitize_cnt[28] & DE2L913Q & DE2L231;
DE2_digitize_cnt[28] = DFFE(DE2_digitize_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[29] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[29] at LC3_10_P3
--operation mode is normal

DE2_digitize_cnt[29]_lut_out = DE2L852 & (DE2_digitize_cnt[29] # DE2L913Q & DE2L431) # !DE2L852 & DE2L913Q & DE2L431;
DE2_digitize_cnt[29] = DFFE(DE2_digitize_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[30] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[30] at LC7_11_P3
--operation mode is normal

DE2_digitize_cnt[30]_lut_out = DE2_digitize_cnt[30] & (DE2L852 # DE2L631 & DE2L913Q) # !DE2_digitize_cnt[30] & DE2L631 & DE2L913Q;
DE2_digitize_cnt[30] = DFFE(DE2_digitize_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[31] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[31] at LC7_12_P3
--operation mode is normal

DE2_digitize_cnt[31]_lut_out = DE2_digitize_cnt[31] & (DE2L852 # DE2L913Q & DE2L831) # !DE2_digitize_cnt[31] & DE2L913Q & DE2L831;
DE2_digitize_cnt[31] = DFFE(DE2_digitize_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L232 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7395 at LC9_11_P3
--operation mode is normal

DE2L232 = DE2_digitize_cnt[30] # DE2_digitize_cnt[31] # DE2_digitize_cnt[29] # DE2_digitize_cnt[28];


--DE2_digitize_cnt[24] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[24] at LC6_10_P3
--operation mode is normal

DE2_digitize_cnt[24]_lut_out = DE2_digitize_cnt[24] & (DE2L852 # DE2L913Q & DE2L421) # !DE2_digitize_cnt[24] & DE2L913Q & DE2L421;
DE2_digitize_cnt[24] = DFFE(DE2_digitize_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[25] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[25] at LC5_4_P3
--operation mode is normal

DE2_digitize_cnt[25]_lut_out = DE2L913Q & (DE2L621 # DE2_digitize_cnt[25] & DE2L852) # !DE2L913Q & DE2_digitize_cnt[25] & DE2L852;
DE2_digitize_cnt[25] = DFFE(DE2_digitize_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[26] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[26] at LC8_12_P3
--operation mode is normal

DE2_digitize_cnt[26]_lut_out = DE2_digitize_cnt[26] & (DE2L852 # DE2L913Q & DE2L821) # !DE2_digitize_cnt[26] & DE2L913Q & DE2L821;
DE2_digitize_cnt[26] = DFFE(DE2_digitize_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[27] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[27] at LC10_12_P3
--operation mode is normal

DE2_digitize_cnt[27]_lut_out = DE2_digitize_cnt[27] & (DE2L852 # DE2L913Q & DE2L031) # !DE2_digitize_cnt[27] & DE2L913Q & DE2L031;
DE2_digitize_cnt[27] = DFFE(DE2_digitize_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L332 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7396 at LC10_11_P3
--operation mode is normal

DE2L332 = DE2_digitize_cnt[25] # DE2_digitize_cnt[27] # DE2_digitize_cnt[24] # DE2_digitize_cnt[26];


--DE2_digitize_cnt[20] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[20] at LC3_8_P3
--operation mode is normal

DE2_digitize_cnt[20]_lut_out = DE2L852 & (DE2_digitize_cnt[20] # DE2L611 & DE2L913Q) # !DE2L852 & DE2L611 & DE2L913Q;
DE2_digitize_cnt[20] = DFFE(DE2_digitize_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[21] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[21] at LC2_8_P3
--operation mode is normal

DE2_digitize_cnt[21]_lut_out = DE2L852 & (DE2_digitize_cnt[21] # DE2L811 & DE2L913Q) # !DE2L852 & DE2L811 & DE2L913Q;
DE2_digitize_cnt[21] = DFFE(DE2_digitize_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[22] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[22] at LC8_8_P3
--operation mode is normal

DE2_digitize_cnt[22]_lut_out = DE2_digitize_cnt[22] & (DE2L852 # DE2L021 & DE2L913Q) # !DE2_digitize_cnt[22] & DE2L021 & DE2L913Q;
DE2_digitize_cnt[22] = DFFE(DE2_digitize_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[23] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[23] at LC10_8_P3
--operation mode is normal

DE2_digitize_cnt[23]_lut_out = DE2_digitize_cnt[23] & (DE2L852 # DE2L221 & DE2L913Q) # !DE2_digitize_cnt[23] & DE2L221 & DE2L913Q;
DE2_digitize_cnt[23] = DFFE(DE2_digitize_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L432 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7397 at LC5_8_P3
--operation mode is normal

DE2L432 = DE2_digitize_cnt[22] # DE2_digitize_cnt[21] # DE2_digitize_cnt[23] # DE2_digitize_cnt[20];


--DE2_digitize_cnt[16] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[16] at LC7_10_P3
--operation mode is normal

DE2_digitize_cnt[16]_lut_out = DE2_digitize_cnt[16] & (DE2L852 # DE2L913Q & DE2L801) # !DE2_digitize_cnt[16] & DE2L913Q & DE2L801;
DE2_digitize_cnt[16] = DFFE(DE2_digitize_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[17] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[17] at LC10_10_P3
--operation mode is normal

DE2_digitize_cnt[17]_lut_out = DE2_digitize_cnt[17] & (DE2L852 # DE2L913Q & DE2L011) # !DE2_digitize_cnt[17] & DE2L913Q & DE2L011;
DE2_digitize_cnt[17] = DFFE(DE2_digitize_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[18] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[18] at LC5_10_P3
--operation mode is normal

DE2_digitize_cnt[18]_lut_out = DE2_digitize_cnt[18] & (DE2L852 # DE2L913Q & DE2L211) # !DE2_digitize_cnt[18] & DE2L913Q & DE2L211;
DE2_digitize_cnt[18] = DFFE(DE2_digitize_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[19] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[19] at LC8_10_P3
--operation mode is normal

DE2_digitize_cnt[19]_lut_out = DE2_digitize_cnt[19] & (DE2L852 # DE2L913Q & DE2L411) # !DE2_digitize_cnt[19] & DE2L913Q & DE2L411;
DE2_digitize_cnt[19] = DFFE(DE2_digitize_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L532 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7398 at LC9_10_P3
--operation mode is normal

DE2L532 = DE2_digitize_cnt[18] # DE2_digitize_cnt[17] # DE2_digitize_cnt[16] # DE2_digitize_cnt[19];


--DE2L632 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7399 at LC2_10_P3
--operation mode is normal

DE2L632 = DE2L232 # DE2L332 # DE2L432 # DE2L532;


--DE2_digitize_cnt[12] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[12] at LC2_6_P3
--operation mode is normal

DE2_digitize_cnt[12]_lut_out = DE2L001 & (DE2L913Q # DE2_digitize_cnt[12] & DE2L852) # !DE2L001 & DE2_digitize_cnt[12] & DE2L852;
DE2_digitize_cnt[12] = DFFE(DE2_digitize_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[13] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[13] at LC5_6_P3
--operation mode is normal

DE2_digitize_cnt[13]_lut_out = DE2L913Q & (DE2L201 # DE2_digitize_cnt[13] & DE2L852) # !DE2L913Q & DE2_digitize_cnt[13] & DE2L852;
DE2_digitize_cnt[13] = DFFE(DE2_digitize_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[14] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[14] at LC4_6_P3
--operation mode is normal

DE2_digitize_cnt[14]_lut_out = DE2L913Q & (DE2L401 # DE2_digitize_cnt[14] & DE2L852) # !DE2L913Q & DE2_digitize_cnt[14] & DE2L852;
DE2_digitize_cnt[14] = DFFE(DE2_digitize_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[15] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[15] at LC7_6_P3
--operation mode is normal

DE2_digitize_cnt[15]_lut_out = DE2_digitize_cnt[15] & (DE2L852 # DE2L601 & DE2L913Q) # !DE2_digitize_cnt[15] & DE2L601 & DE2L913Q;
DE2_digitize_cnt[15] = DFFE(DE2_digitize_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L732 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7400 at LC10_6_P3
--operation mode is normal

DE2L732 = DE2_digitize_cnt[15] # DE2_digitize_cnt[13] # DE2_digitize_cnt[14] # DE2_digitize_cnt[12];


--DE2_digitize_cnt[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[8] at LC9_8_P3
--operation mode is normal

DE2_digitize_cnt[8]_lut_out = DE2_digitize_cnt[8] & (DE2L852 # DE2L913Q & DE2L29) # !DE2_digitize_cnt[8] & DE2L913Q & DE2L29;
DE2_digitize_cnt[8] = DFFE(DE2_digitize_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[10] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[10] at LC4_8_P3
--operation mode is normal

DE2_digitize_cnt[10]_lut_out = DE2_digitize_cnt[10] & (DE2L852 # DE2L913Q & DE2L69) # !DE2_digitize_cnt[10] & DE2L913Q & DE2L69;
DE2_digitize_cnt[10] = DFFE(DE2_digitize_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[11] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[11] at LC7_8_P3
--operation mode is normal

DE2_digitize_cnt[11]_lut_out = DE2_digitize_cnt[11] & (DE2L852 # DE2L913Q & DE2L89) # !DE2_digitize_cnt[11] & DE2L913Q & DE2L89;
DE2_digitize_cnt[11] = DFFE(DE2_digitize_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[9] at LC9_3_P3
--operation mode is normal

DE2_digitize_cnt[9]_lut_out = DE2_digitize_cnt[9] & (DE2L852 # DE2L913Q & DE2L49) # !DE2_digitize_cnt[9] & DE2L913Q & DE2L49;
DE2_digitize_cnt[9] = DFFE(DE2_digitize_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L832 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7401 at LC3_3_P3
--operation mode is normal

DE2L832 = DE2_digitize_cnt[10] # DE2_digitize_cnt[8] # DE2_digitize_cnt[11] # !DE2_digitize_cnt[9];


--DE2_digitize_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[4] at LC3_5_P3
--operation mode is normal

DE2_digitize_cnt[4]_lut_out = DE2L913Q & (DE2L48 # DE2L852 & DE2_digitize_cnt[4]) # !DE2L913Q & DE2L852 & DE2_digitize_cnt[4];
DE2_digitize_cnt[4] = DFFE(DE2_digitize_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[5] at LC1_6_P3
--operation mode is normal

DE2_digitize_cnt[5]_lut_out = DE2_digitize_cnt[5] & (DE2L852 # DE2L913Q & DE2L68) # !DE2_digitize_cnt[5] & DE2L913Q & DE2L68;
DE2_digitize_cnt[5] = DFFE(DE2_digitize_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[6] at LC6_6_P3
--operation mode is normal

DE2_digitize_cnt[6]_lut_out = DE2L88 & (DE2L913Q # DE2_digitize_cnt[6] & DE2L852) # !DE2L88 & DE2_digitize_cnt[6] & DE2L852;
DE2_digitize_cnt[6] = DFFE(DE2_digitize_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[7] at LC3_6_P3
--operation mode is normal

DE2_digitize_cnt[7]_lut_out = DE2L09 & (DE2L913Q # DE2_digitize_cnt[7] & DE2L852) # !DE2L09 & DE2_digitize_cnt[7] & DE2L852;
DE2_digitize_cnt[7] = DFFE(DE2_digitize_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L932 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7402 at LC9_6_P3
--operation mode is normal

DE2L932 = DE2_digitize_cnt[5] # DE2_digitize_cnt[7] # DE2_digitize_cnt[4] # DE2_digitize_cnt[6];


--DE2_digitize_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[0] at LC4_5_P3
--operation mode is normal

DE2_digitize_cnt[0]_lut_out = DE2L712 # DE2L713Q # DE2L852 & DE2_digitize_cnt[0];
DE2_digitize_cnt[0] = DFFE(DE2_digitize_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[1] at LC2_5_P3
--operation mode is normal

DE2_digitize_cnt[1]_lut_out = DE2L913Q & (DE2L87 # DE2L852 & DE2_digitize_cnt[1]) # !DE2L913Q & DE2L852 & DE2_digitize_cnt[1];
DE2_digitize_cnt[1] = DFFE(DE2_digitize_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[2] at LC6_4_P3
--operation mode is normal

DE2_digitize_cnt[2]_lut_out = DE2L913Q & (DE2L08 # DE2_digitize_cnt[2] & DE2L852) # !DE2L913Q & DE2_digitize_cnt[2] & DE2L852;
DE2_digitize_cnt[2] = DFFE(DE2_digitize_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_digitize_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|digitize_cnt[3] at LC9_4_P3
--operation mode is normal

DE2_digitize_cnt[3]_lut_out = DE2L913Q & (DE2L28 # DE2_digitize_cnt[3] & DE2L852) # !DE2L913Q & DE2_digitize_cnt[3] & DE2L852;
DE2_digitize_cnt[3] = DFFE(DE2_digitize_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L042 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7403 at LC7_4_P3
--operation mode is normal

DE2L042 = DE2_digitize_cnt[0] # DE2_digitize_cnt[2] # DE2_digitize_cnt[1] # DE2_digitize_cnt[3];


--DE2L142 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7404 at LC5_3_P3
--operation mode is normal

DE2L142 = DE2L732 # DE2L042 # DE2L932 # DE2L832;


--DE2L26 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~3 at LC3_2_P3
--operation mode is normal

DE2L26 = DE2L632 # DE2L142;


--DE2_settle_cnt[28] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[28] at LC8_16_O4
--operation mode is normal

DE2_settle_cnt[28]_lut_out = DE2_settle_cnt[28] & (DE2L062 # DE2L523Q & DE2L591) # !DE2_settle_cnt[28] & DE2L523Q & DE2L591;
DE2_settle_cnt[28] = DFFE(DE2_settle_cnt[28]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[29] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[29] at LC9_15_O4
--operation mode is normal

DE2_settle_cnt[29]_lut_out = DE2_settle_cnt[29] & (DE2L062 # DE2L523Q & DE2L791) # !DE2_settle_cnt[29] & DE2L523Q & DE2L791;
DE2_settle_cnt[29] = DFFE(DE2_settle_cnt[29]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[30] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[30] at LC7_16_O4
--operation mode is normal

DE2_settle_cnt[30]_lut_out = DE2_settle_cnt[30] & (DE2L062 # DE2L523Q & DE2L991) # !DE2_settle_cnt[30] & DE2L523Q & DE2L991;
DE2_settle_cnt[30] = DFFE(DE2_settle_cnt[30]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[31] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[31] at LC10_15_O4
--operation mode is normal

DE2_settle_cnt[31]_lut_out = DE2_settle_cnt[31] & (DE2L062 # DE2L523Q & DE2L102) # !DE2_settle_cnt[31] & DE2L523Q & DE2L102;
DE2_settle_cnt[31] = DFFE(DE2_settle_cnt[31]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L242 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7405 at LC8_15_O4
--operation mode is normal

DE2L242 = DE2_settle_cnt[29] # DE2_settle_cnt[28] # DE2_settle_cnt[31] # DE2_settle_cnt[30];


--DE2_settle_cnt[24] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[24] at LC4_14_O4
--operation mode is normal

DE2_settle_cnt[24]_lut_out = DE2L523Q & (DE2L781 # DE2_settle_cnt[24] & DE2L062) # !DE2L523Q & DE2_settle_cnt[24] & DE2L062;
DE2_settle_cnt[24] = DFFE(DE2_settle_cnt[24]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[25] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[25] at LC6_14_O4
--operation mode is normal

DE2_settle_cnt[25]_lut_out = DE2_settle_cnt[25] & (DE2L062 # DE2L523Q & DE2L981) # !DE2_settle_cnt[25] & DE2L523Q & DE2L981;
DE2_settle_cnt[25] = DFFE(DE2_settle_cnt[25]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[26] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[26] at LC8_14_O4
--operation mode is normal

DE2_settle_cnt[26]_lut_out = DE2L062 & (DE2_settle_cnt[26] # DE2L523Q & DE2L191) # !DE2L062 & DE2L523Q & DE2L191;
DE2_settle_cnt[26] = DFFE(DE2_settle_cnt[26]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[27] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[27] at LC10_14_O4
--operation mode is normal

DE2_settle_cnt[27]_lut_out = DE2L062 & (DE2_settle_cnt[27] # DE2L523Q & DE2L391) # !DE2L062 & DE2L523Q & DE2L391;
DE2_settle_cnt[27] = DFFE(DE2_settle_cnt[27]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L342 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7406 at LC2_14_O4
--operation mode is normal

DE2L342 = DE2_settle_cnt[26] # DE2_settle_cnt[24] # DE2_settle_cnt[25] # DE2_settle_cnt[27];


--DE2_settle_cnt[20] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[20] at LC1_12_O4
--operation mode is normal

DE2_settle_cnt[20]_lut_out = DE2L062 & (DE2_settle_cnt[20] # DE2L523Q & DE2L971) # !DE2L062 & DE2L523Q & DE2L971;
DE2_settle_cnt[20] = DFFE(DE2_settle_cnt[20]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[21] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[21] at LC5_12_O4
--operation mode is normal

DE2_settle_cnt[21]_lut_out = DE2_settle_cnt[21] & (DE2L062 # DE2L181 & DE2L523Q) # !DE2_settle_cnt[21] & DE2L181 & DE2L523Q;
DE2_settle_cnt[21] = DFFE(DE2_settle_cnt[21]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[22] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[22] at LC4_12_O4
--operation mode is normal

DE2_settle_cnt[22]_lut_out = DE2L523Q & (DE2L381 # DE2_settle_cnt[22] & DE2L062) # !DE2L523Q & DE2_settle_cnt[22] & DE2L062;
DE2_settle_cnt[22] = DFFE(DE2_settle_cnt[22]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[23] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[23] at LC10_12_O4
--operation mode is normal

DE2_settle_cnt[23]_lut_out = DE2L062 & (DE2_settle_cnt[23] # DE2L581 & DE2L523Q) # !DE2L062 & DE2L581 & DE2L523Q;
DE2_settle_cnt[23] = DFFE(DE2_settle_cnt[23]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L442 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7407 at LC6_12_O4
--operation mode is normal

DE2L442 = DE2_settle_cnt[22] # DE2_settle_cnt[23] # DE2_settle_cnt[21] # DE2_settle_cnt[20];


--DE2_settle_cnt[16] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[16] at LC3_14_O4
--operation mode is normal

DE2_settle_cnt[16]_lut_out = DE2L523Q & (DE2L171 # DE2_settle_cnt[16] & DE2L062) # !DE2L523Q & DE2_settle_cnt[16] & DE2L062;
DE2_settle_cnt[16] = DFFE(DE2_settle_cnt[16]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[17] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[17] at LC5_14_O4
--operation mode is normal

DE2_settle_cnt[17]_lut_out = DE2_settle_cnt[17] & (DE2L062 # DE2L523Q & DE2L371) # !DE2_settle_cnt[17] & DE2L523Q & DE2L371;
DE2_settle_cnt[17] = DFFE(DE2_settle_cnt[17]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[18] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[18] at LC5_16_O4
--operation mode is normal

DE2_settle_cnt[18]_lut_out = DE2L571 & (DE2L523Q # DE2_settle_cnt[18] & DE2L062) # !DE2L571 & DE2_settle_cnt[18] & DE2L062;
DE2_settle_cnt[18] = DFFE(DE2_settle_cnt[18]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[19] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[19] at LC7_14_O4
--operation mode is normal

DE2_settle_cnt[19]_lut_out = DE2L523Q & (DE2L771 # DE2_settle_cnt[19] & DE2L062) # !DE2L523Q & DE2_settle_cnt[19] & DE2L062;
DE2_settle_cnt[19] = DFFE(DE2_settle_cnt[19]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L542 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7408 at LC9_14_O4
--operation mode is normal

DE2L542 = DE2_settle_cnt[17] # DE2_settle_cnt[19] # DE2_settle_cnt[18] # DE2_settle_cnt[16];


--DE2L642 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7409 at LC3_7_O4
--operation mode is normal

DE2L642 = DE2L342 # DE2L542 # DE2L242 # DE2L442;


--DE2_settle_cnt[12] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[12] at LC10_8_O4
--operation mode is normal

DE2_settle_cnt[12]_lut_out = DE2L523Q & (DE2L361 # DE2_settle_cnt[12] & DE2L062) # !DE2L523Q & DE2_settle_cnt[12] & DE2L062;
DE2_settle_cnt[12] = DFFE(DE2_settle_cnt[12]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[13] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[13] at LC9_8_O4
--operation mode is normal

DE2_settle_cnt[13]_lut_out = DE2L561 & (DE2L523Q # DE2_settle_cnt[13] & DE2L062) # !DE2L561 & DE2_settle_cnt[13] & DE2L062;
DE2_settle_cnt[13] = DFFE(DE2_settle_cnt[13]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[14] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[14] at LC2_12_O4
--operation mode is normal

DE2_settle_cnt[14]_lut_out = DE2_settle_cnt[14] & (DE2L062 # DE2L523Q & DE2L761) # !DE2_settle_cnt[14] & DE2L523Q & DE2L761;
DE2_settle_cnt[14] = DFFE(DE2_settle_cnt[14]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[15] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[15] at LC6_10_O4
--operation mode is normal

DE2_settle_cnt[15]_lut_out = DE2_settle_cnt[15] & (DE2L062 # DE2L961 & DE2L523Q) # !DE2_settle_cnt[15] & DE2L961 & DE2L523Q;
DE2_settle_cnt[15] = DFFE(DE2_settle_cnt[15]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L742 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7410 at LC7_8_O4
--operation mode is normal

DE2L742 = DE2_settle_cnt[15] # DE2_settle_cnt[14] # DE2_settle_cnt[12] # DE2_settle_cnt[13];


--DE2_settle_cnt[8] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[8] at LC1_10_O4
--operation mode is normal

DE2_settle_cnt[8]_lut_out = DE2L523Q & (DE2L551 # DE2_settle_cnt[8] & DE2L062) # !DE2L523Q & DE2_settle_cnt[8] & DE2L062;
DE2_settle_cnt[8] = DFFE(DE2_settle_cnt[8]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[9] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[9] at LC2_10_O4
--operation mode is normal

DE2_settle_cnt[9]_lut_out = DE2L523Q & (DE2L751 # DE2_settle_cnt[9] & DE2L062) # !DE2L523Q & DE2_settle_cnt[9] & DE2L062;
DE2_settle_cnt[9] = DFFE(DE2_settle_cnt[9]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[10] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[10] at LC3_10_O4
--operation mode is normal

DE2_settle_cnt[10]_lut_out = DE2L523Q & (DE2L951 # DE2_settle_cnt[10] & DE2L062) # !DE2L523Q & DE2_settle_cnt[10] & DE2L062;
DE2_settle_cnt[10] = DFFE(DE2_settle_cnt[10]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[11] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[11] at LC4_10_O4
--operation mode is normal

DE2_settle_cnt[11]_lut_out = DE2L523Q & (DE2L161 # DE2_settle_cnt[11] & DE2L062) # !DE2L523Q & DE2_settle_cnt[11] & DE2L062;
DE2_settle_cnt[11] = DFFE(DE2_settle_cnt[11]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L842 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7411 at LC4_9_O4
--operation mode is normal

DE2L842 = DE2_settle_cnt[11] # DE2_settle_cnt[8] # DE2_settle_cnt[9] # DE2_settle_cnt[10];


--DE2_settle_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[4] at LC3_16_O4
--operation mode is normal

DE2_settle_cnt[4]_lut_out = DE2_settle_cnt[4] & (DE2L062 # DE2L741 & DE2L523Q) # !DE2_settle_cnt[4] & DE2L741 & DE2L523Q;
DE2_settle_cnt[4] = DFFE(DE2_settle_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[5] at LC5_8_O4
--operation mode is normal

DE2_settle_cnt[5]_lut_out = DE2_settle_cnt[5] & (DE2L062 # DE2L941 & DE2L523Q) # !DE2_settle_cnt[5] & DE2L941 & DE2L523Q;
DE2_settle_cnt[5] = DFFE(DE2_settle_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[6] at LC3_12_O4
--operation mode is normal

DE2_settle_cnt[6]_lut_out = DE2L523Q & (DE2L151 # DE2_settle_cnt[6] & DE2L062) # !DE2L523Q & DE2_settle_cnt[6] & DE2L062;
DE2_settle_cnt[6] = DFFE(DE2_settle_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[7] at LC8_12_O4
--operation mode is normal

DE2_settle_cnt[7]_lut_out = DE2_settle_cnt[7] & (DE2L062 # DE2L523Q & DE2L351) # !DE2_settle_cnt[7] & DE2L523Q & DE2L351;
DE2_settle_cnt[7] = DFFE(DE2_settle_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L942 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7412 at LC9_12_O4
--operation mode is normal

DE2L942 = DE2_settle_cnt[5] # DE2_settle_cnt[4] # DE2_settle_cnt[6] # !DE2_settle_cnt[7];


--DE2_settle_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[0] at LC9_10_O4
--operation mode is normal

DE2_settle_cnt[0]_lut_out = DE2_settle_cnt[0] & (DE2L062 # DE2L523Q & DE2L931) # !DE2_settle_cnt[0] & DE2L523Q & DE2L931;
DE2_settle_cnt[0] = DFFE(DE2_settle_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[1] at LC10_10_O4
--operation mode is normal

DE2_settle_cnt[1]_lut_out = DE2_settle_cnt[1] & (DE2L062 # DE2L523Q & DE2L141) # !DE2_settle_cnt[1] & DE2L523Q & DE2L141;
DE2_settle_cnt[1] = DFFE(DE2_settle_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[2] at LC3_9_O4
--operation mode is normal

DE2_settle_cnt[2]_lut_out = DE2L341 & (DE2L523Q # DE2_settle_cnt[2] & DE2L062) # !DE2L341 & DE2_settle_cnt[2] & DE2L062;
DE2_settle_cnt[2] = DFFE(DE2_settle_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_settle_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|settle_cnt[3] at LC2_9_O4
--operation mode is normal

DE2_settle_cnt[3]_lut_out = DE2L523Q & (DE2L541 # DE2_settle_cnt[3] & DE2L062) # !DE2L523Q & DE2_settle_cnt[3] & DE2L062;
DE2_settle_cnt[3] = DFFE(DE2_settle_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L052 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7413 at LC1_9_O4
--operation mode is normal

DE2L052 = DE2_settle_cnt[3] # DE2_settle_cnt[1] # DE2_settle_cnt[2] # DE2_settle_cnt[0];


--DE2L152 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7414 at LC2_8_O4
--operation mode is normal

DE2L152 = DE2L742 # DE2L052 # DE2L942 # DE2L842;


--DE2L16 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~0 at LC6_8_O4
--operation mode is normal

DE2L16 = DE2L152 # DE2L642;


--AE2_enable is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|enable at LC3_16_F2
--operation mode is normal

AE2_enable_lut_out = AE2_enable & (AE2L76Q # AE2L96Q) # !AE2L56Q;
AE2_enable = DFFE(AE2_enable_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L252 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7415 at LC5_2_F2
--operation mode is normal

DE2L252 = AE2_enable & !J1_DAQ_ctrl_local.DAQ_mode[0] & VD1_ATWDTrigger_B_sig & !J1_DAQ_ctrl_local.DAQ_mode[1];


--DE2_overflow is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|overflow at LC5_3_U3
--operation mode is normal

DE2_overflow_lut_out = !DE2L913Q & (DE2_overflow # DE2L06 & DE2L31Q);
DE2_overflow = DFFE(DE2_overflow_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L95 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i98~133 at LC6_8_O3
--operation mode is normal

DE2L95 = J1_DAQ_ctrl_local.ATWD_mode[0] & (!DE2_channel[0] & DE2_channel[1] # !DE2_overflow) # !J1_DAQ_ctrl_local.ATWD_mode[0] & DE2_channel[0] & DE2_channel[1];


--DE2L57 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~598 at LC3_9_O3
--operation mode is normal

DE2L57 = !J1_DAQ_ctrl_local.ATWD_mode[1] & DE2L95 & DE2L423Q;


--DE2_readout_cnt[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[7] at LC1_15_U3
--operation mode is normal

DE2_readout_cnt[7]_lut_out = DE2L96 # DE2L223Q & DE2L612 # !DE2L752;
DE2_readout_cnt[7] = DFFE(DE2_readout_cnt[7]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_readout_cnt[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[4] at LC4_16_U3
--operation mode is normal

DE2_readout_cnt[4]_lut_out = DE2L27 # DE2L223Q & DE2L012 # !DE2L752;
DE2_readout_cnt[4] = DFFE(DE2_readout_cnt[4]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_readout_cnt[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[5] at LC7_16_U3
--operation mode is normal

DE2_readout_cnt[5]_lut_out = DE2L17 # DE2L223Q & DE2L212 # !DE2L752;
DE2_readout_cnt[5] = DFFE(DE2_readout_cnt[5]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_readout_cnt[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[6] at LC9_16_U3
--operation mode is normal

DE2_readout_cnt[6]_lut_out = DE2L07 # DE2L223Q & DE2L412 # !DE2L752;
DE2_readout_cnt[6] = DFFE(DE2_readout_cnt[6]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L352 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7417 at LC8_16_U3
--operation mode is normal

DE2L352 = DE2_readout_cnt[7] # !DE2_readout_cnt[6] # !DE2_readout_cnt[4] # !DE2_readout_cnt[5];


--DE2_readout_cnt[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[0] at LC5_16_Z3
--operation mode is normal

DE2_readout_cnt[0]_lut_out = DE2L162 # DE2_readout_cnt[0] & (DE2L623Q # !DE2L762);
DE2_readout_cnt[0] = DFFE(DE2_readout_cnt[0]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_readout_cnt[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[1] at LC10_16_Z3
--operation mode is normal

DE2_readout_cnt[1]_lut_out = DE2L262 # DE2_readout_cnt[1] & (DE2L623Q # !DE2L762);
DE2_readout_cnt[1] = DFFE(DE2_readout_cnt[1]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_readout_cnt[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[2] at LC5_16_U3
--operation mode is normal

DE2_readout_cnt[2]_lut_out = DE2L47 # DE2L223Q & DE2L602 # !DE2L752;
DE2_readout_cnt[2] = DFFE(DE2_readout_cnt[2]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2_readout_cnt[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|readout_cnt[3] at LC1_16_U3
--operation mode is normal

DE2_readout_cnt[3]_lut_out = DE2L37 # DE2L223Q & DE2L802 # !DE2L752;
DE2_readout_cnt[3] = DFFE(DE2_readout_cnt[3]_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L452 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7418 at LC7_3_P3
--operation mode is normal

DE2L452 = !DE2_readout_cnt[0] # !DE2_readout_cnt[3] # !DE2_readout_cnt[2] # !DE2_readout_cnt[1];


--DE2L76 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~539 at LC8_2_P3
--operation mode is normal

DE2L76 = DE2L323Q & (DE2L352 # DE2L452);


--DE2L86 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~560 at LC5_2_P3
--operation mode is normal

DE2L86 = DE2_counterclk_high & (DE2L813Q # !DE2L222 # !DE2L122);


--DE2L552 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7419 at LC7_13_Z3
--operation mode is normal

DE2L552 = DE2L613Q # DE2L713Q # DE2L423Q # !DE1L613Q;


--DE2L652 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7420 at LC6_12_Z3
--operation mode is normal

DE2L652 = DE2L222 & !DE2L223Q & !DE2L623Q & !DE2L123Q;


--J1_i936 is slaveregister:inst_slaveregister|i936 at LC5_8_C1
--operation mode is normal

J1_i936 = KE1L53Q # J1L202 # KE1L63Q # J1_i908;


--J1L49 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_enable[1]~0 at LC7_10_M1
--operation mode is normal

J1L49 = !J1_i936 & J1L287 & J1L387 & J1_i431;


--B1L84 is calibration_sources:inst_calibration_sources|i322~54 at LC7_8_P2
--operation mode is normal

B1L84 = !N3_sload_path[3] & !N3_sload_path[4];


--B1L94 is calibration_sources:inst_calibration_sources|i322~55 at LC7_7_P2
--operation mode is normal

B1L94 = N3_sload_path[3] & N3_sload_path[2] & N3_sload_path[4] & N3_sload_path[1];


--B1L05 is calibration_sources:inst_calibration_sources|i322~56 at LC6_8_P2
--operation mode is normal

B1L05 = !B1L94 & (N3_sload_path[2] # !B1L84 # !B1L74);


--B1L15 is calibration_sources:inst_calibration_sources|i329~138 at LC6_7_P2
--operation mode is normal

B1L15 = J1_CS_ctrl_local.CS_enable[3] # J1_CS_ctrl_local.CS_enable[2];


--B1L25 is calibration_sources:inst_calibration_sources|i329~139 at LC8_8_P2
--operation mode is normal

B1L25 = !B1L05 & (!J1_CS_ctrl_local.CS_enable[1] & !B1L15 # !B1_now_action);


--WC21_q[7] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[7] at EC3_1_N3
WC21_q[7]_data_in = SE1_MASTERHWDATA[7];
WC21_q[7]_write_enable = J1L037;
WC21_q[7]_clock_0 = GLOBAL(JE1_outclock0);
WC21_q[7]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q);
WC21_q[7]_read_address = RD_ADDR(N1_q[0], N1_q[1], N1_q[2], N1_q[3], N1_q[4], N1_q[5], N1_q[6], N1_q[7]);
WC21_q[7] = MEMORY_SEGMENT(WC21_q[7]_data_in, WC21_q[7]_write_enable, WC21_q[7]_clock_0, , , , , , VCC, WC21_q[7]_write_address, WC21_q[7]_read_address);


--B1L55 is calibration_sources:inst_calibration_sources|i365~112 at LC3_8_N4
--operation mode is normal

B1L55 = B1L02Q # !B1_i474;


--B1L87 is calibration_sources:inst_calibration_sources|i~462 at LC9_6_N3
--operation mode is normal

B1L87 = !N1_q[7] # !N1_q[6];


--B1L97 is calibration_sources:inst_calibration_sources|i~463 at LC3_5_N3
--operation mode is normal

B1L97 = !N1_q[0] # !N1_q[3] # !N1_q[1] # !N1_q[2];


--B1L57 is calibration_sources:inst_calibration_sources|i~94 at LC2_15_N3
--operation mode is normal

B1L57 = B1L97 # B1L87 # !N1_q[4] # !N1_q[5];

--B1L58 is calibration_sources:inst_calibration_sources|i~481 at LC2_15_N3
--operation mode is normal

B1L58 = B1L97 # B1L87 # !N1_q[4] # !N1_q[5];


--B1_fe_R2R is calibration_sources:inst_calibration_sources|fe_R2R at LC10_1_N2
--operation mode is normal

B1_fe_R2R_lut_out = B1L57 & (B1_fe_R2R # B1_now_action & J1_CS_ctrl_local.CS_enable[4]);
B1_fe_R2R = DFFE(B1_fe_R2R_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--B1L45 is calibration_sources:inst_calibration_sources|i360~50 at LC9_1_N2
--operation mode is normal

B1L45 = B1_fe_R2R # B1_now_action & J1_CS_ctrl_local.CS_enable[4];


--WC21_q[6] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[6] at EC1_1_N3
WC21_q[6]_data_in = SE1_MASTERHWDATA[6];
WC21_q[6]_write_enable = J1L037;
WC21_q[6]_clock_0 = GLOBAL(JE1_outclock0);
WC21_q[6]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q);
WC21_q[6]_read_address = RD_ADDR(N1_q[0], N1_q[1], N1_q[2], N1_q[3], N1_q[4], N1_q[5], N1_q[6], N1_q[7]);
WC21_q[6] = MEMORY_SEGMENT(WC21_q[6]_data_in, WC21_q[6]_write_enable, WC21_q[6]_clock_0, , , , , , VCC, WC21_q[6]_write_address, WC21_q[6]_read_address);


--B1L65 is calibration_sources:inst_calibration_sources|i367~112 at LC7_8_N4
--operation mode is normal

B1L65 = B1L91Q # !B1_i474;


--WC21_q[5] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[5] at EC7_1_N3
WC21_q[5]_data_in = SE1_MASTERHWDATA[5];
WC21_q[5]_write_enable = J1L037;
WC21_q[5]_clock_0 = GLOBAL(JE1_outclock0);
WC21_q[5]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q);
WC21_q[5]_read_address = RD_ADDR(N1_q[0], N1_q[1], N1_q[2], N1_q[3], N1_q[4], N1_q[5], N1_q[6], N1_q[7]);
WC21_q[5] = MEMORY_SEGMENT(WC21_q[5]_data_in, WC21_q[5]_write_enable, WC21_q[5]_clock_0, , , , , , VCC, WC21_q[5]_write_address, WC21_q[5]_read_address);


--B1L75 is calibration_sources:inst_calibration_sources|i369~112 at LC6_8_N4
--operation mode is normal

B1L75 = B1L81Q # !B1_i474;


--WC21_q[4] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[4] at EC5_1_N3
WC21_q[4]_data_in = SE1_MASTERHWDATA[4];
WC21_q[4]_write_enable = J1L037;
WC21_q[4]_clock_0 = GLOBAL(JE1_outclock0);
WC21_q[4]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q);
WC21_q[4]_read_address = RD_ADDR(N1_q[0], N1_q[1], N1_q[2], N1_q[3], N1_q[4], N1_q[5], N1_q[6], N1_q[7]);
WC21_q[4] = MEMORY_SEGMENT(WC21_q[4]_data_in, WC21_q[4]_write_enable, WC21_q[4]_clock_0, , , , , , VCC, WC21_q[4]_write_address, WC21_q[4]_read_address);


--B1L85 is calibration_sources:inst_calibration_sources|i371~112 at LC4_8_N4
--operation mode is normal

B1L85 = B1L71Q # !B1_i474;


--WC21_q[3] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[3] at EC4_1_N3
WC21_q[3]_data_in = SE1_MASTERHWDATA[3];
WC21_q[3]_write_enable = J1L037;
WC21_q[3]_clock_0 = GLOBAL(JE1_outclock0);
WC21_q[3]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q);
WC21_q[3]_read_address = RD_ADDR(N1_q[0], N1_q[1], N1_q[2], N1_q[3], N1_q[4], N1_q[5], N1_q[6], N1_q[7]);
WC21_q[3] = MEMORY_SEGMENT(WC21_q[3]_data_in, WC21_q[3]_write_enable, WC21_q[3]_clock_0, , , , , , VCC, WC21_q[3]_write_address, WC21_q[3]_read_address);


--B1L95 is calibration_sources:inst_calibration_sources|i377~112 at LC7_12_N4
--operation mode is normal

B1L95 = B1L61Q # !B1_i474;


--WC21_q[2] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[2] at EC8_1_N3
WC21_q[2]_data_in = SE1_MASTERHWDATA[2];
WC21_q[2]_write_enable = J1L037;
WC21_q[2]_clock_0 = GLOBAL(JE1_outclock0);
WC21_q[2]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q);
WC21_q[2]_read_address = RD_ADDR(N1_q[0], N1_q[1], N1_q[2], N1_q[3], N1_q[4], N1_q[5], N1_q[6], N1_q[7]);
WC21_q[2] = MEMORY_SEGMENT(WC21_q[2]_data_in, WC21_q[2]_write_enable, WC21_q[2]_clock_0, , , , , , VCC, WC21_q[2]_write_address, WC21_q[2]_read_address);


--B1L06 is calibration_sources:inst_calibration_sources|i379~112 at LC8_12_N4
--operation mode is normal

B1L06 = B1L51Q # !B1_i474;


--WC21_q[1] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[1] at EC2_1_N3
WC21_q[1]_data_in = SE1_MASTERHWDATA[1];
WC21_q[1]_write_enable = J1L037;
WC21_q[1]_clock_0 = GLOBAL(JE1_outclock0);
WC21_q[1]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q);
WC21_q[1]_read_address = RD_ADDR(N1_q[0], N1_q[1], N1_q[2], N1_q[3], N1_q[4], N1_q[5], N1_q[6], N1_q[7]);
WC21_q[1] = MEMORY_SEGMENT(WC21_q[1]_data_in, WC21_q[1]_write_enable, WC21_q[1]_clock_0, , , , , , VCC, WC21_q[1]_write_address, WC21_q[1]_read_address);


--B1L16 is calibration_sources:inst_calibration_sources|i381~112 at LC3_12_N4
--operation mode is normal

B1L16 = B1L41Q # !B1_i474;


--WC21_q[0] is slaveregister:inst_slaveregister|R2Rram:inst_R2R|altdpram:altdpram_component|q[0] at EC6_1_N3
WC21_q[0]_data_in = SE1_MASTERHWDATA[0];
WC21_q[0]_write_enable = J1L037;
WC21_q[0]_clock_0 = GLOBAL(JE1_outclock0);
WC21_q[0]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q);
WC21_q[0]_read_address = RD_ADDR(N1_q[0], N1_q[1], N1_q[2], N1_q[3], N1_q[4], N1_q[5], N1_q[6], N1_q[7]);
WC21_q[0] = MEMORY_SEGMENT(WC21_q[0]_data_in, WC21_q[0]_write_enable, WC21_q[0]_clock_0, , , , , , VCC, WC21_q[0]_write_address, WC21_q[0]_read_address);


--B1L26 is calibration_sources:inst_calibration_sources|i383~112 at LC3_3_N4
--operation mode is normal

B1L26 = B1L31Q # !B1_i474;


--JB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~39 at LC6_13_L4
--operation mode is normal

JB1L31 = !N4_sload_path[1] & N4_sload_path[0];


--JB1_rxcteq5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5 at LC5_7_L4
--operation mode is normal

JB1_rxcteq5 = !N4_sload_path[4] & !N4_sload_path[3] & N4_sload_path[2] & JB1L31;


--JB1L12Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~31 at LC1_7_L4
--operation mode is normal

JB1L12Q_lut_out = !JB1_rxcteq5 & (JB1L12Q # JB1L52Q & WB1L02Q);
JB1L12Q = DFFE(JB1L12Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--WB1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|one~reg at LC7_9_C4
--operation mode is normal

WB1L02Q_lut_out = WB1L42Q & !N6_sload_path[2] & WB1L4;
WB1L02Q = DFFE(WB1L02Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--JB1L52Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~37 at LC6_7_L4
--operation mode is normal

JB1L52Q_lut_out = JB1L81 # JB1_rxcteq9 & N5_sload_path[3] & JB1L82Q;
JB1L52Q = DFFE(JB1L52Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--Q1_CRES_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CRES_WAIT at LC5_2_F3
--operation mode is normal

Q1_CRES_WAIT_lut_out = !T1L81Q & (Q1L22 # Q1_PON & N33_sload_path[5]);
Q1_CRES_WAIT = DFFE(Q1_CRES_WAIT_lut_out, GLOBAL(JE1_outclock0), , , );


--Q1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|rec_ena~64 at LC10_3_F3
--operation mode is normal

Q1L82 = !Q1_CRES_WAIT & !Q1_CMD_WAIT;


--Q1_DRREQ_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|DRREQ_WT at LC6_6_F3
--operation mode is normal

Q1_DRREQ_WT_lut_out = !T1L81Q & (Q1L52 # Q1_SND_PULSE & T1L61Q);
Q1_DRREQ_WT = DFFE(Q1_DRREQ_WT_lut_out, GLOBAL(JE1_outclock0), , , );


--Q1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|rec_ena~0 at LC7_3_F3
--operation mode is normal

Q1L72 = Q1L82 & !Q1_DRREQ_WT & !Q1_REC_WT & !Q1_REC_PULSE;


--Y1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~11 at LC8_14_H4
--operation mode is normal

Y1L5 = JB1L01Q & BB1_DCMD_SEQ1;


--JB1L11Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|eof_stb~reg at LC9_1_H4
--operation mode is normal

JB1L11Q_lut_out = JB1L1 & JB1L2 & !NB1_dffs[6] & JB1L5;
JB1L11Q = DFFE(JB1L11Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--BB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|_~164 at LC4_16_H4
--operation mode is normal

BB1L1 = !JB1L11Q & !JB1L92Q;


--Y1L21Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~reg at LC9_14_H4
--operation mode is normal

Y1L21Q_lut_out = VCC;
Y1L21Q = DFFE(Y1L21Q_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , Y1L11);


--BB1_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|IDLE at LC8_15_H4
--operation mode is normal

BB1_IDLE_lut_out = !BB1_CRC_ERR & !BB1_CTR_ERR & !BB1L92 & !BB1L82;
BB1_IDLE = DFFE(BB1_IDLE_lut_out, GLOBAL(JE1_outclock0), !T1L81Q, , );


--BB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|_~165 at LC1_14_H4
--operation mode is normal

BB1L2 = Y1L21Q & !BB1_IDLE;


--BB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~176 at LC10_14_H4
--operation mode is normal

BB1L5 = !JB1L11Q & BB1_BYTE0 & (!BB1_DAT_MSG # !JB1L01Q);


--BB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~177 at LC4_14_H4
--operation mode is normal

BB1L6 = BB1_BYTE3 # BB1_DCMD_SEQ1 & Y1L21Q;


--JB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~40 at LC8_13_L4
--operation mode is normal

JB1L41 = !N4_sload_path[1] & !N4_sload_path[4] & !N4_sload_path[3] & N4_sload_path[0];


--JB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~878 at LC7_8_L4
--operation mode is normal

JB1L1 = !WB1L02Q & N4_sload_path[2] & JB1L52Q & JB1L41;


--JB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~879 at LC10_10_H4
--operation mode is normal

JB1L2 = NB1_dffs[7] & !NB1_dffs[2] & NB1_dffs[0];


--JB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~880 at LC6_1_H4
--operation mode is normal

JB1L3 = NB1_dffs[5] & NB1_dffs[6] & !NB1_dffs[4] & NB1_dffs[1];


--BB1_LEN0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|LEN0 at LC3_3_H4
--operation mode is normal

BB1_LEN0_lut_out = !JB1L92Q & (BB1_START # !JB1L01Q & BB1_LEN0);
BB1_LEN0 = DFFE(BB1_LEN0_lut_out, GLOBAL(JE1_outclock0), , , );


--BB1_STF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT at LC7_13_H4
--operation mode is normal

BB1_STF_WAIT_lut_out = !JB1L92Q & BB1L83;
BB1_STF_WAIT = DFFE(BB1_STF_WAIT_lut_out, GLOBAL(JE1_outclock0), , , );


--BB1_START is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|START at LC4_4_H4
--operation mode is normal

BB1_START_lut_out = JB1L92Q;
BB1_START = DFFE(BB1_START_lut_out, GLOBAL(JE1_outclock0), , , );


--BB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0a~12 at LC9_3_H4
--operation mode is normal

BB1L01 = BB1_BYTE0 # BB1_START # BB1_STF_WAIT # BB1_LEN0;


--JB1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~reg at LC4_1_H4
--operation mode is normal

JB1L9Q_lut_out = BB1L1 & !JB1L8 & (JB1L9Q # WB1L02Q);
JB1L9Q = DFFE(JB1L9Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--JB1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shen~reg at LC4_7_L4
--operation mode is normal

JB1L02Q_lut_out = JB1_rxcteq5 & (JB1L32Q # JB1L72Q);
JB1L02Q = DFFE(JB1L02Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--JB1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shd~reg at LC9_8_L4
--operation mode is normal

JB1L91Q_lut_out = JB1_rxcteq5 & (JB1L72Q # WB1L02Q & JB1L32Q);
JB1L91Q = DFFE(JB1L91Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--YB1_SRG[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[27] at LC8_9_H4
--operation mode is normal

YB1_SRG[27]_lut_out = DB1_crc32_en & YB1_SRG[26] # !DB1_crc32_en & YB1_SRG[27] # !BB1L61;
YB1_SRG[27] = DFFE(YB1_SRG[27]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[28] at LC3_8_H4
--operation mode is normal

YB1_SRG[28]_lut_out = DB1_crc32_en & YB1_SRG[27] # !DB1_crc32_en & YB1_SRG[28] # !BB1L61;
YB1_SRG[28] = DFFE(YB1_SRG[28]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[29] at LC7_9_H4
--operation mode is normal

YB1_SRG[29]_lut_out = DB1_crc32_en & YB1_SRG[28] # !DB1_crc32_en & YB1_SRG[29] # !BB1L61;
YB1_SRG[29] = DFFE(YB1_SRG[29]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[30] at LC3_9_H4
--operation mode is normal

YB1_SRG[30]_lut_out = DB1_crc32_en & YB1_SRG[29] # !DB1_crc32_en & YB1_SRG[30] # !BB1L61;
YB1_SRG[30] = DFFE(YB1_SRG[30]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--DB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~705 at LC9_8_H4
--operation mode is normal

DB1L8 = YB1_SRG[30] # YB1_SRG[29] # YB1_SRG[28] # YB1_SRG[27];


--YB1_SRG[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[23] at LC1_8_H4
--operation mode is normal

YB1_SRG[23]_lut_out = DB1_crc32_en & YB1_i16 # !DB1_crc32_en & YB1_SRG[23] # !BB1L61;
YB1_SRG[23] = DFFE(YB1_SRG[23]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[24] at LC9_9_H4
--operation mode is normal

YB1_SRG[24]_lut_out = DB1_crc32_en & YB1_SRG[23] # !DB1_crc32_en & YB1_SRG[24] # !BB1L61;
YB1_SRG[24] = DFFE(YB1_SRG[24]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[25] at LC1_9_H4
--operation mode is normal

YB1_SRG[25]_lut_out = DB1_crc32_en & YB1_SRG[24] # !DB1_crc32_en & YB1_SRG[25] # !BB1L61;
YB1_SRG[25] = DFFE(YB1_SRG[25]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[26] at LC10_9_H4
--operation mode is normal

YB1_SRG[26]_lut_out = DB1_crc32_en & YB1_i17 # !DB1_crc32_en & YB1_SRG[26] # !BB1L61;
YB1_SRG[26] = DFFE(YB1_SRG[26]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--DB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~706 at LC7_8_H4
--operation mode is normal

DB1L9 = YB1_SRG[26] # YB1_SRG[24] # YB1_SRG[23] # YB1_SRG[25];


--YB1_SRG[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[19] at LC1_12_H4
--operation mode is normal

YB1_SRG[19]_lut_out = DB1_crc32_en & YB1_SRG[18] # !DB1_crc32_en & YB1_SRG[19] # !BB1L61;
YB1_SRG[19] = DFFE(YB1_SRG[19]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[20] at LC10_12_H4
--operation mode is normal

YB1_SRG[20]_lut_out = DB1_crc32_en & YB1_SRG[19] # !DB1_crc32_en & YB1_SRG[20] # !BB1L61;
YB1_SRG[20] = DFFE(YB1_SRG[20]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[21] at LC9_12_H4
--operation mode is normal

YB1_SRG[21]_lut_out = DB1_crc32_en & YB1_SRG[20] # !DB1_crc32_en & YB1_SRG[21] # !BB1L61;
YB1_SRG[21] = DFFE(YB1_SRG[21]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[22] at LC10_11_H4
--operation mode is normal

YB1_SRG[22]_lut_out = DB1_crc32_en & YB1_i15 # !DB1_crc32_en & YB1_SRG[22] # !BB1L61;
YB1_SRG[22] = DFFE(YB1_SRG[22]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--DB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~707 at LC9_11_H4
--operation mode is normal

DB1L01 = YB1_SRG[21] # YB1_SRG[20] # YB1_SRG[22] # YB1_SRG[19];


--YB1_SRG[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[15] at LC1_11_H4
--operation mode is normal

YB1_SRG[15]_lut_out = DB1_crc32_en & YB1_SRG[14] # !DB1_crc32_en & YB1_SRG[15] # !BB1L61;
YB1_SRG[15] = DFFE(YB1_SRG[15]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[16] at LC4_11_H4
--operation mode is normal

YB1_SRG[16]_lut_out = DB1_crc32_en & YB1_i14 # !DB1_crc32_en & YB1_SRG[16] # !BB1L61;
YB1_SRG[16] = DFFE(YB1_SRG[16]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[17] at LC7_12_H4
--operation mode is normal

YB1_SRG[17]_lut_out = DB1_crc32_en & YB1_SRG[16] # !DB1_crc32_en & YB1_SRG[17] # !BB1L61;
YB1_SRG[17] = DFFE(YB1_SRG[17]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[18] at LC6_12_H4
--operation mode is normal

YB1_SRG[18]_lut_out = DB1_crc32_en & YB1_SRG[17] # !DB1_crc32_en & YB1_SRG[18] # !BB1L61;
YB1_SRG[18] = DFFE(YB1_SRG[18]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--DB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~708 at LC7_11_H4
--operation mode is normal

DB1L11 = YB1_SRG[16] # YB1_SRG[18] # YB1_SRG[15] # YB1_SRG[17];


--DB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~709 at LC10_7_H4
--operation mode is normal

DB1L21 = DB1L01 # DB1L9 # DB1L11 # DB1L8;


--YB1_SRG[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[11] at LC2_5_H4
--operation mode is normal

YB1_SRG[11]_lut_out = DB1_crc32_en & YB1_i12 # !DB1_crc32_en & YB1_SRG[11] # !BB1L61;
YB1_SRG[11] = DFFE(YB1_SRG[11]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[12] at LC4_6_H4
--operation mode is normal

YB1_SRG[12]_lut_out = DB1_crc32_en & YB1_i13 # !DB1_crc32_en & YB1_SRG[12] # !BB1L61;
YB1_SRG[12] = DFFE(YB1_SRG[12]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[13] at LC6_6_H4
--operation mode is normal

YB1_SRG[13]_lut_out = DB1_crc32_en & YB1_SRG[12] # !DB1_crc32_en & YB1_SRG[13] # !BB1L61;
YB1_SRG[13] = DFFE(YB1_SRG[13]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[14] at LC2_6_H4
--operation mode is normal

YB1_SRG[14]_lut_out = DB1_crc32_en & YB1_SRG[13] # !DB1_crc32_en & YB1_SRG[14] # !BB1L61;
YB1_SRG[14] = DFFE(YB1_SRG[14]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--DB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~710 at LC7_6_H4
--operation mode is normal

DB1L31 = YB1_SRG[12] # YB1_SRG[13] # YB1_SRG[11] # YB1_SRG[14];


--YB1_SRG[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[7] at LC3_13_H4
--operation mode is normal

YB1_SRG[7]_lut_out = DB1_crc32_en & YB1_i9 # !DB1_crc32_en & YB1_SRG[7] # !BB1L61;
YB1_SRG[7] = DFFE(YB1_SRG[7]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[8] at LC5_13_H4
--operation mode is normal

YB1_SRG[8]_lut_out = DB1_crc32_en & YB1_i10 # !DB1_crc32_en & YB1_SRG[8] # !BB1L61;
YB1_SRG[8] = DFFE(YB1_SRG[8]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[9] at LC4_13_H4
--operation mode is normal

YB1_SRG[9]_lut_out = DB1_crc32_en & YB1_SRG[8] # !DB1_crc32_en & YB1_SRG[9] # !BB1L61;
YB1_SRG[9] = DFFE(YB1_SRG[9]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[10] at LC2_13_H4
--operation mode is normal

YB1_SRG[10]_lut_out = DB1_crc32_en & YB1_i11 # !DB1_crc32_en & YB1_SRG[10] # !BB1L61;
YB1_SRG[10] = DFFE(YB1_SRG[10]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--DB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~711 at LC9_13_H4
--operation mode is normal

DB1L41 = YB1_SRG[9] # YB1_SRG[8] # YB1_SRG[10] # YB1_SRG[7];


--YB1_SRG[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[3] at LC1_7_H4
--operation mode is normal

YB1_SRG[3]_lut_out = DB1_crc32_en & YB1_SRG[2] # !DB1_crc32_en & YB1_SRG[3] # !BB1L61;
YB1_SRG[3] = DFFE(YB1_SRG[3]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[4] at LC9_7_H4
--operation mode is normal

YB1_SRG[4]_lut_out = DB1_crc32_en & YB1_i7 # !DB1_crc32_en & YB1_SRG[4] # !BB1L61;
YB1_SRG[4] = DFFE(YB1_SRG[4]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[5] at LC8_6_H4
--operation mode is normal

YB1_SRG[5]_lut_out = DB1_crc32_en & YB1_i8 # !DB1_crc32_en & YB1_SRG[5] # !BB1L61;
YB1_SRG[5] = DFFE(YB1_SRG[5]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[6] at LC5_5_H4
--operation mode is normal

YB1_SRG[6]_lut_out = DB1_crc32_en & YB1_SRG[5] # !DB1_crc32_en & YB1_SRG[6] # !BB1L61;
YB1_SRG[6] = DFFE(YB1_SRG[6]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--DB1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~712 at LC9_6_H4
--operation mode is normal

DB1L51 = YB1_SRG[5] # YB1_SRG[4] # YB1_SRG[6] # YB1_SRG[3];


--YB1_SRG[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[31] at LC8_8_H4
--operation mode is normal

YB1_SRG[31]_lut_out = DB1_crc32_en & YB1_SRG[30] # !DB1_crc32_en & YB1_SRG[31] # !BB1L61;
YB1_SRG[31] = DFFE(YB1_SRG[31]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[0] at LC5_8_H4
--operation mode is normal

YB1_SRG[0]_lut_out = DB1_crc32_en & YB1_i4 # !DB1_crc32_en & YB1_SRG[0] # !BB1L61;
YB1_SRG[0] = DFFE(YB1_SRG[0]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[1] at LC6_7_H4
--operation mode is normal

YB1_SRG[1]_lut_out = DB1_crc32_en & YB1_i5 # !DB1_crc32_en & YB1_SRG[1] # !BB1L61;
YB1_SRG[1] = DFFE(YB1_SRG[1]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_SRG[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[2] at LC3_7_H4
--operation mode is normal

YB1_SRG[2]_lut_out = DB1_crc32_en & YB1_i6 # !DB1_crc32_en & YB1_SRG[2] # !BB1L61;
YB1_SRG[2] = DFFE(YB1_SRG[2]_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--DB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~713 at LC7_7_H4
--operation mode is normal

DB1L61 = YB1_SRG[1] # YB1_SRG[0] # YB1_SRG[2] # YB1_SRG[31];


--DB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~714 at LC5_6_H4
--operation mode is normal

DB1L71 = DB1L31 # DB1L41 # DB1L51 # DB1L61;


--BB1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR~50 at LC1_16_H4
--operation mode is normal

BB1L51 = DB1L21 # DB1L71 # !BB1_BYTE0;


--ED1_BYT3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT3 at LC2_3_J3
--operation mode is normal

ED1_BYT3_lut_out = ED1_BYT2;
ED1_BYT3 = DFFE(ED1_BYT3_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , KD1L6Q);


--ED1L45 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~2 at LC1_14_J3
--operation mode is normal

ED1L45 = ED1_BYT3 & KD1L6Q;


--UD1L054Q is daq:inst_daq|mem_interface:inst_mem_interface|state~21 at LC9_5_B2
--operation mode is normal

UD1L054Q_lut_out = !UD1L944Q & (!UD1L5 # !UD1L4);
UD1L054Q = DFFE(UD1L054Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1L704 is daq:inst_daq|mem_interface:inst_mem_interface|i~3230 at LC7_6_B2
--operation mode is normal

UD1L704 = UD1L054Q # UD1L154Q;


--ZD2_wr_ptr[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[1] at LC5_4_F2
--operation mode is normal

ZD2_wr_ptr[1]_lut_out = !ZD2_wr_ptr[1];
ZD2_wr_ptr[1] = DFFE(ZD2_wr_ptr[1]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , ZD2L731);


--ZD2_wr_ptr[0] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[0] at LC6_4_F2
--operation mode is normal

ZD2_wr_ptr[0]_lut_out = !ZD2_wr_ptr[0];
ZD2_wr_ptr[0] = DFFE(ZD2_wr_ptr[0]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , AE2L76Q);


--ZD2_rd_ptr[1] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[1] at LC7_3_F2
--operation mode is normal

ZD2_rd_ptr[1]_lut_out = !ZD2_rd_ptr[1];
ZD2_rd_ptr[1] = DFFE(ZD2_rd_ptr[1]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , ZD2L331);


--UD1L4 is daq:inst_daq|mem_interface:inst_mem_interface|i84~142 at LC6_3_F2
--operation mode is normal

UD1L4 = ZD2_rd_ptr[0] & ZD2_wr_ptr[0] & (ZD2_wr_ptr[1] $ !ZD2_rd_ptr[1]) # !ZD2_rd_ptr[0] & !ZD2_wr_ptr[0] & (ZD2_wr_ptr[1] $ !ZD2_rd_ptr[1]);


--ZD1_wr_ptr[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[1] at LC3_5_O2
--operation mode is normal

ZD1_wr_ptr[1]_lut_out = !ZD1_wr_ptr[1];
ZD1_wr_ptr[1] = DFFE(ZD1_wr_ptr[1]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , ZD1L731);


--ZD1_wr_ptr[0] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[0] at LC5_5_O2
--operation mode is normal

ZD1_wr_ptr[0]_lut_out = !ZD1_wr_ptr[0];
ZD1_wr_ptr[0] = DFFE(ZD1_wr_ptr[0]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , AE1L76Q);


--ZD1_rd_ptr[1] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[1] at LC3_11_I2
--operation mode is normal

ZD1_rd_ptr[1]_lut_out = !ZD1_rd_ptr[1];
ZD1_rd_ptr[1] = DFFE(ZD1_rd_ptr[1]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , ZD1L331);


--UD1L5 is daq:inst_daq|mem_interface:inst_mem_interface|i84~143 at LC2_6_B2
--operation mode is normal

UD1L5 = ZD1_wr_ptr[1] & ZD1_rd_ptr[1] & (ZD1_rd_ptr[0] $ !ZD1_wr_ptr[0]) # !ZD1_wr_ptr[1] & !ZD1_rd_ptr[1] & (ZD1_rd_ptr[0] $ !ZD1_wr_ptr[0]);


--UD1L944Q is daq:inst_daq|mem_interface:inst_mem_interface|state~20 at LC10_5_B2
--operation mode is normal

UD1L944Q_lut_out = !UD1L314 & (UD1L944Q # !UD1L5 # !UD1L4);
UD1L944Q = DFFE(UD1L944Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--SD1L451 is daq:inst_daq|ahb_master:inst_ahb_master|i~8711 at LC1_14_A2
--operation mode is normal

SD1L451 = SD1L061Q & UD1L1Q & (SE1_SLAVEHRESP[1] # !SE1_SLAVEHRESP[0]);


--SD1L33 is daq:inst_daq|ahb_master:inst_ahb_master|i~44 at LC6_15_A2
--operation mode is normal

SD1L33 = !SD1L951Q & SE1_SLAVEHREADYO & UD1L844Q;


--UD1L754Q is daq:inst_daq|mem_interface:inst_mem_interface|state~28 at LC9_15_M2
--operation mode is normal

UD1L754Q_lut_out = UD1L514 # UD1L654Q & UD1L7;
UD1L754Q = DFFE(UD1L754Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L4 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~7 at LC10_5_M1
--operation mode is normal

KE1L4 = SE1_MASTERHBURST[0] & !SE1_MASTERHBURST[1] & !SE1_MASTERHBURST[2];


--KE1L11 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6586 at LC10_6_M1
--operation mode is normal

KE1L11 = SE1_MASTERHTRANS[1] & (KE1L15Q # KE1L05Q & KE1L4);


--KE1L7 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~186 at LC8_6_M1
--operation mode is normal

KE1L7 = !SE1_MASTERHTRANS[0] & SE1_MASTERHTRANS[1];

--KE1L23 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6633 at LC8_6_M1
--operation mode is normal

KE1L23 = !SE1_MASTERHTRANS[0] & SE1_MASTERHTRANS[1];


--KE1L1 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i293~37 at LC4_8_M1
--operation mode is normal

KE1L1 = !SE1_MASTERHBURST[1] & SE1_MASTERHSIZE[1] & !SE1_MASTERHSIZE[0] & !SE1_MASTERHBURST[2];

--KE1L2 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i293~39 at LC4_8_M1
--operation mode is normal

KE1L2 = !SE1_MASTERHBURST[1] & SE1_MASTERHSIZE[1] & !SE1_MASTERHSIZE[0] & !SE1_MASTERHBURST[2];


--KE1L21 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6587 at LC1_7_M1
--operation mode is normal

KE1L21 = !KE1L94Q & KE1L1 & (SE1_MASTERHTRANS[1] # SE1_MASTERHTRANS[0]);


--KE1L31 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6589 at LC6_6_M1
--operation mode is normal

KE1L31 = SE1_MASTERHTRANS[0] & !SE1_MASTERHTRANS[1];


--KE1L41 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6590 at LC5_6_M1
--operation mode is normal

KE1L41 = KE1L35Q # KE1L31 & (KE1L15Q # KE1L05Q);


--KE1L5 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~179 at LC6_9_M1
--operation mode is normal

KE1L5 = KE1L15Q & SE1_MASTERHTRANS[1];


--KE1L51 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6591 at LC3_6_M1
--operation mode is normal

KE1L51 = KE1L05Q & KE1L4 & (SE1_MASTERHTRANS[0] # SE1_MASTERHTRANS[1]);


--KE1L6 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~185 at LC3_5_M1
--operation mode is normal

KE1L6 = SE1_MASTERHTRANS[0] # SE1_MASTERHTRANS[1];


--KE1L61 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6598 at LC5_5_M1
--operation mode is normal

KE1L61 = !KE1L6 & (KE1L15Q # KE1L05Q # !KE1L94Q);


--KE1L71 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6599 at LC8_5_M1
--operation mode is normal

KE1L71 = KE1L05Q & (SE1_MASTERHBURST[2] # SE1_MASTERHBURST[1] # !SE1_MASTERHBURST[0]);


--KE1L81 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6600 at LC9_5_M1
--operation mode is normal

KE1L81 = KE1L94Q & !KE1L31 & KE1L71 # !KE1L94Q & (KE1L1 # !KE1L31 & KE1L71);


--UD1L72 is daq:inst_daq|mem_interface:inst_mem_interface|i405~111 at LC10_2_B2
--operation mode is normal

UD1L72 = UD1L953 & UD1L754Q;


--UD1L854Q is daq:inst_daq|mem_interface:inst_mem_interface|state~31 at LC7_14_B2
--operation mode is normal

UD1L854Q_lut_out = UD1L754Q # J1_DAQ_ctrl_local.LBM_mode[0] & UD1L854Q & UD1L614;
UD1L854Q = DFFE(UD1L854Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1L804 is daq:inst_daq|mem_interface:inst_mem_interface|i~3232 at LC10_15_B2
--operation mode is normal

UD1L804 = UD1L854Q # UD1L054Q;


--UD1L904 is daq:inst_daq|mem_interface:inst_mem_interface|i~3233 at LC6_15_B2
--operation mode is normal

UD1L904 = !UD1L354Q & !UD1L254Q & !UD1L154Q & UD1L944Q;

--UD1L914 is daq:inst_daq|mem_interface:inst_mem_interface|i~3257 at LC6_15_B2
--operation mode is normal

UD1L914 = !UD1L354Q & !UD1L254Q & !UD1L154Q & UD1L944Q;


--UD1L014 is daq:inst_daq|mem_interface:inst_mem_interface|i~3234 at LC5_16_B2
--operation mode is normal

UD1L014 = !UD1L654Q & !UD1L554Q;


--UD1L853 is daq:inst_daq|mem_interface:inst_mem_interface|i~43 at LC2_15_B2
--operation mode is normal

UD1L853 = UD1L454Q # UD1L804 # !UD1L014 # !UD1L904;


--J1_DAQ_ctrl_local.LBM_ptr_RST is slaveregister:inst_slaveregister|DAQ_ctrl_local.LBM_ptr_RST at LC5_5_B1
--operation mode is normal

J1_DAQ_ctrl_local.LBM_ptr_RST_lut_out = !J1_i431 & SE1_MASTERHWDATA[0] & J1_i150 & J1L751;
J1_DAQ_ctrl_local.LBM_ptr_RST = DFFE(J1_DAQ_ctrl_local.LBM_ptr_RST_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1L62 is daq:inst_daq|mem_interface:inst_mem_interface|i404~111 at LC6_4_B2
--operation mode is normal

UD1L62 = UD1L754Q & UD1L163;


--UD1L52 is daq:inst_daq|mem_interface:inst_mem_interface|i403~112 at LC3_2_B2
--operation mode is normal

UD1L52 = UD1_start_address[13] & (UD1L054Q # UD1L854Q # !UD1L814);


--UD1L42 is daq:inst_daq|mem_interface:inst_mem_interface|i402~112 at LC5_7_B2
--operation mode is normal

UD1L42 = UD1_start_address[14] & (UD1L054Q # UD1L854Q # !UD1L814);


--UD1L32 is daq:inst_daq|mem_interface:inst_mem_interface|i401~112 at LC4_15_B2
--operation mode is normal

UD1L32 = UD1_start_address[15] & (UD1L854Q # UD1L054Q # !UD1L814);


--UD1L22 is daq:inst_daq|mem_interface:inst_mem_interface|i400~112 at LC7_13_B2
--operation mode is normal

UD1L22 = UD1_start_address[16] & (UD1L854Q # UD1L054Q # !UD1L814);


--UD1L12 is daq:inst_daq|mem_interface:inst_mem_interface|i399~112 at LC6_7_B2
--operation mode is normal

UD1L12 = UD1_start_address[17] & (UD1L054Q # UD1L854Q # !UD1L814);


--UD1L02 is daq:inst_daq|mem_interface:inst_mem_interface|i398~112 at LC10_3_B2
--operation mode is normal

UD1L02 = UD1_start_address[18] & (UD1L854Q # UD1L054Q # !UD1L814);


--UD1L91 is daq:inst_daq|mem_interface:inst_mem_interface|i397~112 at LC4_5_B2
--operation mode is normal

UD1L91 = UD1_start_address[19] & (UD1L854Q # UD1L054Q # !UD1L814);


--UD1L81 is daq:inst_daq|mem_interface:inst_mem_interface|i396~112 at LC10_8_B2
--operation mode is normal

UD1L81 = UD1_start_address[20] & (UD1L054Q # UD1L854Q # !UD1L814);


--UD1L71 is daq:inst_daq|mem_interface:inst_mem_interface|i395~112 at LC9_8_B2
--operation mode is normal

UD1L71 = UD1_start_address[21] & (UD1L054Q # UD1L854Q # !UD1L814);


--UD1L61 is daq:inst_daq|mem_interface:inst_mem_interface|i394~112 at LC8_15_B2
--operation mode is normal

UD1L61 = UD1_start_address[22] & (UD1L854Q # UD1L054Q # !UD1L814);


--SD1L551 is daq:inst_daq|ahb_master:inst_ahb_master|i~8717 at LC9_10_A2
--operation mode is normal

SD1L551 = SD1_haddr[3] # SD1_haddr[2];


--SD1L651 is daq:inst_daq|ahb_master:inst_ahb_master|i~8718 at LC1_2_A2
--operation mode is normal

SD1L651 = SD1_haddr[9] # SD1_haddr[6] # SD1_haddr[8] # SD1_haddr[7];


--AE1_HEADER_data.timestamp[16]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0 at LC5_9_K1
--operation mode is normal

AE1_HEADER_data.timestamp[16]~reg0_lut_out = N33_sload_path[16];
AE1_HEADER_data.timestamp[16]~reg0 = DFFE(AE1_HEADER_data.timestamp[16]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--ZD1L58 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[16]~0 at LC9_11_O2
--operation mode is normal

ZD1L58 = ZD1_wr_ptr[0] & !H1L4Q & AE1L76Q;


--ZD1L32 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[16]~0 at LC7_11_O2
--operation mode is normal

ZD1L32 = !ZD1_wr_ptr[0] & !H1L4Q & AE1L76Q;


--UD1_read_done is daq:inst_daq|mem_interface:inst_mem_interface|read_done at LC10_6_B2
--operation mode is normal

UD1_read_done_lut_out = UD1L854Q & !UD1_done_pulse_done_last;
UD1_read_done = DFFE(UD1_read_done_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--UD1L44 is daq:inst_daq|mem_interface:inst_mem_interface|i907~0 at LC6_15_H2
--operation mode is normal

UD1L44 = UD1_AnB & UD1_read_done;


--TD1L1Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[0]~reg0 at LC5_11_I2
--operation mode is normal

TD1L1Q_lut_out = FLASH_AD_D[2];
TD1L1Q = DFFE(TD1L1Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--CE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|FADC_we~reg0 at LC6_15_J2
--operation mode is normal

CE1L1Q_lut_out = CE1L7;
CE1L1Q = DFFE(CE1L1Q_lut_out, !GLOBAL(JE1_outclock1), , , !H1L4Q);


--ZD1_i951 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i951 at LC10_15_J2
--operation mode is normal

ZD1_i951 = !N52_sload_path[0] & CE1L1Q;


--UD1_rdaddr[0] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[0] at LC1_12_U2
--operation mode is normal

UD1_rdaddr[0]_lut_out = UD1_rdaddr[0] & (UD1L753 # UD1L293 & UD1L714) # !UD1_rdaddr[0] & UD1L293 & UD1L714;
UD1_rdaddr[0] = DFFE(UD1_rdaddr[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1_rdaddr[1] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[1] at LC10_12_U2
--operation mode is normal

UD1_rdaddr[1]_lut_out = UD1L753 & (UD1_rdaddr[1] # UD1L493 & UD1L714) # !UD1L753 & UD1L493 & UD1L714;
UD1_rdaddr[1] = DFFE(UD1_rdaddr[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1_rdaddr[2] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[2] at LC8_12_U2
--operation mode is normal

UD1_rdaddr[2]_lut_out = UD1_rdaddr[2] & (UD1L753 # UD1L693 & UD1L714) # !UD1_rdaddr[2] & UD1L693 & UD1L714;
UD1_rdaddr[2] = DFFE(UD1_rdaddr[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1_rdaddr[3] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[3] at LC3_12_U2
--operation mode is normal

UD1_rdaddr[3]_lut_out = UD1L753 & (UD1_rdaddr[3] # UD1L893 & UD1L714) # !UD1L753 & UD1L893 & UD1L714;
UD1_rdaddr[3] = DFFE(UD1_rdaddr[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1_rdaddr[4] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[4] at LC7_12_U2
--operation mode is normal

UD1_rdaddr[4]_lut_out = UD1L753 & (UD1_rdaddr[4] # UD1L004 & UD1L714) # !UD1L753 & UD1L004 & UD1L714;
UD1_rdaddr[4] = DFFE(UD1_rdaddr[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1_rdaddr[5] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[5] at LC9_12_U2
--operation mode is normal

UD1_rdaddr[5]_lut_out = UD1L753 & (UD1_rdaddr[5] # UD1L204 & UD1L714) # !UD1L753 & UD1L204 & UD1L714;
UD1_rdaddr[5] = DFFE(UD1_rdaddr[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1_rdaddr[6] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[6] at LC5_12_U2
--operation mode is normal

UD1_rdaddr[6]_lut_out = UD1L753 & (UD1_rdaddr[6] # UD1L404 & UD1L714) # !UD1L753 & UD1L404 & UD1L714;
UD1_rdaddr[6] = DFFE(UD1_rdaddr[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1L114 is daq:inst_daq|mem_interface:inst_mem_interface|i~3235 at LC3_13_M2
--operation mode is normal

UD1L114 = UD1_rdaddr[6] & UD1L554Q & UD1L9;


--UD1_rdaddr[7] is daq:inst_daq|mem_interface:inst_mem_interface|rdaddr[7] at LC6_12_U2
--operation mode is normal

UD1_rdaddr[7]_lut_out = UD1L753 & (UD1_rdaddr[7] # UD1L604 & UD1L714) # !UD1L753 & UD1L604 & UD1L714;
UD1_rdaddr[7] = DFFE(UD1_rdaddr[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--UD1_i209 is daq:inst_daq|mem_interface:inst_mem_interface|i209 at LC6_9_M2
--operation mode is normal

UD1_i209 = UD1_rdaddr[6] $ (UD1_AnB & UD1L93 # !UD1_AnB & UD1L04);


--UD1L7 is daq:inst_daq|mem_interface:inst_mem_interface|i212~166 at LC2_15_M2
--operation mode is normal

UD1L7 = UD1L9 & !UD1_i209 & (UD1_rdaddr[7] $ !UD1L63);


--DE1L41Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_we~reg0 at LC6_7_O3
--operation mode is normal

DE1L41Q_lut_out = DE1L523Q # DE1L41Q & (DE1L023Q # !DE1L222);
DE1L41Q = DFFE(DE1L41Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--ZD1_i930 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i930 at LC3_6_O3
--operation mode is normal

ZD1_i930 = DE1L41Q & !DE1_readout_cnt[0];


--UD1L214 is daq:inst_daq|mem_interface:inst_mem_interface|i~3236 at LC8_15_M2
--operation mode is normal

UD1L214 = UD1L454Q & SE1_SLAVEHREADYO & (UD1L13 # UD1L23);


--AE1_HEADER_data.trigger_word[0]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0 at LC3_15_B2
--operation mode is normal

AE1_HEADER_data.trigger_word[0]~reg0_lut_out = VD1_discSPE;
AE1_HEADER_data.trigger_word[0]~reg0 = DFFE(AE1_HEADER_data.trigger_word[0]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.trigger_word[0]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[0]~reg0 at LC5_7_K2
--operation mode is normal

AE2_HEADER_data.trigger_word[0]~reg0_lut_out = VD1_discSPE;
AE2_HEADER_data.trigger_word[0]~reg0 = DFFE(AE2_HEADER_data.trigger_word[0]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--ZD2L58 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[16]~0 at LC5_13_F2
--operation mode is normal

ZD2L58 = AE2L76Q & ZD2_wr_ptr[0] & !H1L4Q;


--ZD2L32 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[16]~0 at LC10_13_F2
--operation mode is normal

ZD2L32 = AE2L76Q & !ZD2_wr_ptr[0] & !H1L4Q;


--UD1L54 is daq:inst_daq|mem_interface:inst_mem_interface|i910~0 at LC5_12_I2
--operation mode is normal

UD1L54 = !UD1_AnB & UD1_read_done;


--AE2_HEADER_data.timestamp[16]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0 at LC3_8_K1
--operation mode is normal

AE2_HEADER_data.timestamp[16]~reg0_lut_out = N33_sload_path[16];
AE2_HEADER_data.timestamp[16]~reg0 = DFFE(AE2_HEADER_data.timestamp[16]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--CE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|FADC_we~reg0 at LC5_16_F2
--operation mode is normal

CE2L1Q_lut_out = CE2L7;
CE2L1Q = DFFE(CE2L1Q_lut_out, !GLOBAL(JE1_outclock1), , , !H1L4Q);


--ZD2_i951 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i951 at LC4_15_F2
--operation mode is normal

ZD2_i951 = !N62_sload_path[0] & CE2L1Q;


--DE2L41Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_we~reg0 at LC5_7_Z3
--operation mode is normal

DE2L41Q_lut_out = DE2L323Q # DE2L41Q & !DE2L562;
DE2L41Q = DFFE(DE2L41Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--ZD2_i930 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i930 at LC5_14_Z2
--operation mode is normal

ZD2_i930 = !DE2_readout_cnt[0] & DE2L41Q;


--AE1_HEADER_data.trigger_word[1]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[1]~reg0 at LC7_6_K2
--operation mode is normal

AE1_HEADER_data.trigger_word[1]~reg0_lut_out = VD1_discMPE;
AE1_HEADER_data.trigger_word[1]~reg0 = DFFE(AE1_HEADER_data.trigger_word[1]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.trigger_word[1]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[1]~reg0 at LC9_7_K2
--operation mode is normal

AE2_HEADER_data.trigger_word[1]~reg0_lut_out = VD1_discMPE;
AE2_HEADER_data.trigger_word[1]~reg0 = DFFE(AE2_HEADER_data.trigger_word[1]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[17]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[17]~reg0 at LC5_6_K2
--operation mode is normal

AE1_HEADER_data.timestamp[17]~reg0_lut_out = N33_sload_path[17];
AE1_HEADER_data.timestamp[17]~reg0 = DFFE(AE1_HEADER_data.timestamp[17]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[17]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[17]~reg0 at LC6_6_K2
--operation mode is normal

AE2_HEADER_data.timestamp[17]~reg0_lut_out = N33_sload_path[17];
AE2_HEADER_data.timestamp[17]~reg0 = DFFE(AE2_HEADER_data.timestamp[17]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--TD1L2Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[1]~reg0 at LC3_6_E2
--operation mode is normal

TD1L2Q_lut_out = FLASH_AD_D[3];
TD1L2Q = DFFE(TD1L2Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--AE1_HEADER_data.trigger_word[2]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[2]~reg0 at LC1_7_K2
--operation mode is normal

AE1_HEADER_data.trigger_word[2]~reg0_lut_out = B1L3Q;
AE1_HEADER_data.trigger_word[2]~reg0 = DFFE(AE1_HEADER_data.trigger_word[2]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.trigger_word[2]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[2]~reg0 at LC3_7_K2
--operation mode is normal

AE2_HEADER_data.trigger_word[2]~reg0_lut_out = B1L3Q;
AE2_HEADER_data.trigger_word[2]~reg0 = DFFE(AE2_HEADER_data.trigger_word[2]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[18]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[18]~reg0 at LC7_7_K2
--operation mode is normal

AE1_HEADER_data.timestamp[18]~reg0_lut_out = N33_sload_path[18];
AE1_HEADER_data.timestamp[18]~reg0 = DFFE(AE1_HEADER_data.timestamp[18]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[18]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[18]~reg0 at LC7_9_K2
--operation mode is normal

AE2_HEADER_data.timestamp[18]~reg0_lut_out = N33_sload_path[18];
AE2_HEADER_data.timestamp[18]~reg0 = DFFE(AE2_HEADER_data.timestamp[18]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--TD1L3Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[2]~reg0 at LC3_4_E2
--operation mode is normal

TD1L3Q_lut_out = FLASH_AD_D[4];
TD1L3Q = DFFE(TD1L3Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--AE1_HEADER_data.trigger_word[3]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[3]~reg0 at LC9_16_Q2
--operation mode is normal

AE1_HEADER_data.trigger_word[3]~reg0_lut_out = B1L4Q;
AE1_HEADER_data.trigger_word[3]~reg0 = DFFE(AE1_HEADER_data.trigger_word[3]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.trigger_word[3]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[3]~reg0 at LC5_6_Q2
--operation mode is normal

AE2_HEADER_data.trigger_word[3]~reg0_lut_out = B1L4Q;
AE2_HEADER_data.trigger_word[3]~reg0 = DFFE(AE2_HEADER_data.trigger_word[3]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[19]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[19]~reg0 at LC3_3_Q2
--operation mode is normal

AE1_HEADER_data.timestamp[19]~reg0_lut_out = N33_sload_path[19];
AE1_HEADER_data.timestamp[19]~reg0 = DFFE(AE1_HEADER_data.timestamp[19]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[19]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[19]~reg0 at LC6_6_Q2
--operation mode is normal

AE2_HEADER_data.timestamp[19]~reg0_lut_out = N33_sload_path[19];
AE2_HEADER_data.timestamp[19]~reg0 = DFFE(AE2_HEADER_data.timestamp[19]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--TD1L4Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[3]~reg0 at LC5_6_E2
--operation mode is normal

TD1L4Q_lut_out = FLASH_AD_D[5];
TD1L4Q = DFFE(TD1L4Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--AE1_HEADER_data.trigger_word[4]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[4]~reg0 at LC10_16_Q2
--operation mode is normal

AE1_HEADER_data.trigger_word[4]~reg0_lut_out = B1L5Q;
AE1_HEADER_data.trigger_word[4]~reg0 = DFFE(AE1_HEADER_data.trigger_word[4]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.trigger_word[4]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[4]~reg0 at LC5_9_Q2
--operation mode is normal

AE2_HEADER_data.trigger_word[4]~reg0_lut_out = B1L5Q;
AE2_HEADER_data.trigger_word[4]~reg0 = DFFE(AE2_HEADER_data.trigger_word[4]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[20]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[20]~reg0 at LC5_11_Q2
--operation mode is normal

AE1_HEADER_data.timestamp[20]~reg0_lut_out = N33_sload_path[20];
AE1_HEADER_data.timestamp[20]~reg0 = DFFE(AE1_HEADER_data.timestamp[20]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[20]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[20]~reg0 at LC3_9_Q2
--operation mode is normal

AE2_HEADER_data.timestamp[20]~reg0_lut_out = N33_sload_path[20];
AE2_HEADER_data.timestamp[20]~reg0 = DFFE(AE2_HEADER_data.timestamp[20]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--TD1L5Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[4]~reg0 at LC6_8_K2
--operation mode is normal

TD1L5Q_lut_out = FLASH_AD_D[6];
TD1L5Q = DFFE(TD1L5Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--AE1_HEADER_data.trigger_word[5]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[5]~reg0 at LC5_16_V2
--operation mode is normal

AE1_HEADER_data.trigger_word[5]~reg0_lut_out = B1L6Q;
AE1_HEADER_data.trigger_word[5]~reg0 = DFFE(AE1_HEADER_data.trigger_word[5]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.trigger_word[5]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[5]~reg0 at LC8_14_Q2
--operation mode is normal

AE2_HEADER_data.trigger_word[5]~reg0_lut_out = B1L6Q;
AE2_HEADER_data.trigger_word[5]~reg0 = DFFE(AE2_HEADER_data.trigger_word[5]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[21]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[21]~reg0 at LC3_16_V2
--operation mode is normal

AE1_HEADER_data.timestamp[21]~reg0_lut_out = N33_sload_path[21];
AE1_HEADER_data.timestamp[21]~reg0 = DFFE(AE1_HEADER_data.timestamp[21]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[21]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[21]~reg0 at LC5_7_V2
--operation mode is normal

AE2_HEADER_data.timestamp[21]~reg0_lut_out = N33_sload_path[21];
AE2_HEADER_data.timestamp[21]~reg0 = DFFE(AE2_HEADER_data.timestamp[21]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--TD1L6Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[5]~reg0 at LC5_8_K2
--operation mode is normal

TD1L6Q_lut_out = FLASH_AD_D[7];
TD1L6Q = DFFE(TD1L6Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--AE1_HEADER_data.trigger_word[6]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[6]~reg0 at LC3_12_V2
--operation mode is normal

AE1_HEADER_data.trigger_word[6]~reg0_lut_out = B1L7Q;
AE1_HEADER_data.trigger_word[6]~reg0 = DFFE(AE1_HEADER_data.trigger_word[6]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.trigger_word[6]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[6]~reg0 at LC3_7_V2
--operation mode is normal

AE2_HEADER_data.trigger_word[6]~reg0_lut_out = B1L7Q;
AE2_HEADER_data.trigger_word[6]~reg0 = DFFE(AE2_HEADER_data.trigger_word[6]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[22]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[22]~reg0 at LC3_14_V1
--operation mode is normal

AE1_HEADER_data.timestamp[22]~reg0_lut_out = N33_sload_path[22];
AE1_HEADER_data.timestamp[22]~reg0 = DFFE(AE1_HEADER_data.timestamp[22]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[22]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[22]~reg0 at LC7_15_V1
--operation mode is normal

AE2_HEADER_data.timestamp[22]~reg0_lut_out = N33_sload_path[22];
AE2_HEADER_data.timestamp[22]~reg0 = DFFE(AE2_HEADER_data.timestamp[22]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--TD1L7Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[6]~reg0 at LC7_14_G2
--operation mode is normal

TD1L7Q_lut_out = FLASH_AD_D[8];
TD1L7Q = DFFE(TD1L7Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--UD1L443 is daq:inst_daq|mem_interface:inst_mem_interface|i1278~231 at LC4_9_L2
--operation mode is normal

UD1L443 = !UD1L154Q & !UD1L254Q;

--UD1L543 is daq:inst_daq|mem_interface:inst_mem_interface|i1278~232 at LC4_9_L2
--operation mode is normal

UD1L543 = !UD1L154Q & !UD1L254Q;


--ZD1_header_1.trigger_word[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.trigger_word[7] at LC3_9_L2
--operation mode is normal

ZD1_header_1.trigger_word[7]_lut_out = AE1_HEADER_data.trigger_word[7]~reg0;
ZD1_header_1.trigger_word[7] = DFFE(ZD1_header_1.trigger_word[7]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.trigger_word[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.trigger_word[7] at LC7_8_L2
--operation mode is normal

ZD1_header_0.trigger_word[7]_lut_out = AE1_HEADER_data.trigger_word[7]~reg0;
ZD1_header_0.trigger_word[7] = DFFE(ZD1_header_0.trigger_word[7]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L432 is daq:inst_daq|mem_interface:inst_mem_interface|i1206~733 at LC7_9_L2
--operation mode is normal

UD1L432 = ZD1_header_1.trigger_word[7] & (ZD1_header_0.trigger_word[7] # ZD1_rd_ptr[0]) # !ZD1_header_1.trigger_word[7] & ZD1_header_0.trigger_word[7] & !ZD1_rd_ptr[0];


--ZD2_header_1.trigger_word[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.trigger_word[7] at LC2_10_L2
--operation mode is normal

ZD2_header_1.trigger_word[7]_lut_out = AE2_HEADER_data.trigger_word[7]~reg0;
ZD2_header_1.trigger_word[7] = DFFE(ZD2_header_1.trigger_word[7]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.trigger_word[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.trigger_word[7] at LC4_10_L2
--operation mode is normal

ZD2_header_0.trigger_word[7]_lut_out = AE2_HEADER_data.trigger_word[7]~reg0;
ZD2_header_0.trigger_word[7] = DFFE(ZD2_header_0.trigger_word[7]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L532 is daq:inst_daq|mem_interface:inst_mem_interface|i1206~734 at LC9_10_L2
--operation mode is normal

UD1L532 = ZD2_header_0.trigger_word[7] & (ZD2_header_1.trigger_word[7] # !ZD2_rd_ptr[0]) # !ZD2_header_0.trigger_word[7] & ZD2_header_1.trigger_word[7] & ZD2_rd_ptr[0];


--UD1L632 is daq:inst_daq|mem_interface:inst_mem_interface|i1206~735 at LC8_9_L2
--operation mode is normal

UD1L632 = UD1L532 & (UD1L432 # !UD1_AnB) # !UD1L532 & UD1_AnB & UD1L432;


--ZD1_header_1.timestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_1.timestamp[23] at LC10_9_L2
--operation mode is normal

ZD1_header_1.timestamp[23]_lut_out = AE1_HEADER_data.timestamp[23]~reg0;
ZD1_header_1.timestamp[23] = DFFE(ZD1_header_1.timestamp[23]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L58);


--ZD1_header_0.timestamp[23] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|header_0.timestamp[23] at LC5_8_L2
--operation mode is normal

ZD1_header_0.timestamp[23]_lut_out = AE1_HEADER_data.timestamp[23]~reg0;
ZD1_header_0.timestamp[23] = DFFE(ZD1_header_0.timestamp[23]_lut_out, GLOBAL(JE1_outclock1), , , ZD1L32);


--UD1L091 is daq:inst_daq|mem_interface:inst_mem_interface|i1173~666 at LC6_9_L2
--operation mode is normal

UD1L091 = ZD1_header_1.timestamp[23] & (ZD1_header_0.timestamp[23] # ZD1_rd_ptr[0]) # !ZD1_header_1.timestamp[23] & ZD1_header_0.timestamp[23] & !ZD1_rd_ptr[0];


--ZD2_header_1.timestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_1.timestamp[23] at LC1_10_L2
--operation mode is normal

ZD2_header_1.timestamp[23]_lut_out = AE2_HEADER_data.timestamp[23]~reg0;
ZD2_header_1.timestamp[23] = DFFE(ZD2_header_1.timestamp[23]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L58);


--ZD2_header_0.timestamp[23] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|header_0.timestamp[23] at LC10_10_L2
--operation mode is normal

ZD2_header_0.timestamp[23]_lut_out = AE2_HEADER_data.timestamp[23]~reg0;
ZD2_header_0.timestamp[23] = DFFE(ZD2_header_0.timestamp[23]_lut_out, GLOBAL(JE1_outclock1), , , ZD2L32);


--UD1L191 is daq:inst_daq|mem_interface:inst_mem_interface|i1173~667 at LC5_10_L2
--operation mode is normal

UD1L191 = ZD2_header_0.timestamp[23] & (ZD2_header_1.timestamp[23] # !ZD2_rd_ptr[0]) # !ZD2_header_0.timestamp[23] & ZD2_header_1.timestamp[23] & ZD2_rd_ptr[0];


--UD1L291 is daq:inst_daq|mem_interface:inst_mem_interface|i1173~668 at LC9_9_L2
--operation mode is normal

UD1L291 = UD1L454Q & (UD1_AnB & UD1L091 # !UD1_AnB & UD1L191);


--WC4_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[7] at EC2_1_L2
WC4_q[7]_data_in = TD1L8Q;
WC4_q[7]_write_enable = ZD1_i951;
WC4_q[7]_clock_0 = GLOBAL(JE1_outclock1);
WC4_q[7]_write_address = WR_ADDR(N52_sload_path[1], N52_sload_path[2], N52_sload_path[3], N52_sload_path[4], N52_sload_path[5], N52_sload_path[6], N52_sload_path[7], ZD1_wr_ptr[0]);
WC4_q[7]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD1_rd_ptr[0]);
WC4_q[7] = MEMORY_SEGMENT(WC4_q[7]_data_in, WC4_q[7]_write_enable, WC4_q[7]_clock_0, , , , , , VCC, WC4_q[7]_write_address, WC4_q[7]_read_address);


--WC8_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|FADC_buffer:inst_FADC_buffer_even|altdpram:altdpram_component|q[7] at EC4_1_I2
WC8_q[7]_data_in = TD1L8Q;
WC8_q[7]_write_enable = ZD2_i951;
WC8_q[7]_clock_0 = GLOBAL(JE1_outclock1);
WC8_q[7]_write_address = WR_ADDR(N62_sload_path[1], N62_sload_path[2], N62_sload_path[3], N62_sload_path[4], N62_sload_path[5], N62_sload_path[6], N62_sload_path[7], ZD2_wr_ptr[0]);
WC8_q[7]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], ZD2_rd_ptr[0]);
WC8_q[7] = MEMORY_SEGMENT(WC8_q[7]_data_in, WC8_q[7]_write_enable, WC8_q[7]_clock_0, , , , , , VCC, WC8_q[7]_write_address, WC8_q[7]_read_address);


--UD1L391 is daq:inst_daq|mem_interface:inst_mem_interface|i1173~669 at LC9_16_L2
--operation mode is normal

UD1L391 = UD1L554Q & (UD1_AnB & WC4_q[7] # !UD1_AnB & WC8_q[7]);


--WC2_q[7] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[7] at EC1_1_R2
WC2_q[7]_data_in = FE1L51;
WC2_q[7]_write_enable = ZD1_i930;
WC2_q[7]_clock_0 = GLOBAL(JE1_outclock1);
WC2_q[7]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC2_q[7]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC2_q[7] = MEMORY_SEGMENT(WC2_q[7]_data_in, WC2_q[7]_write_enable, WC2_q[7]_clock_0, , , , , , VCC, WC2_q[7]_write_address, WC2_q[7]_read_address);


--WC6_q[7] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_even|altdpram:altdpram_component|q[7] at EC4_1_P2
WC6_q[7]_data_in = FE2L51;
WC6_q[7]_write_enable = ZD2_i930;
WC6_q[7]_clock_0 = GLOBAL(JE1_outclock1);
WC6_q[7]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC6_q[7]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC6_q[7] = MEMORY_SEGMENT(WC6_q[7]_data_in, WC6_q[7]_write_enable, WC6_q[7]_clock_0, , , , , , VCC, WC6_q[7]_write_address, WC6_q[7]_read_address);


--UD1L491 is daq:inst_daq|mem_interface:inst_mem_interface|i1173~670 at LC7_16_L2
--operation mode is normal

UD1L491 = WC2_q[7] & (UD1_AnB # WC6_q[7]) # !WC2_q[7] & !UD1_AnB & WC6_q[7];


--UD1L591 is daq:inst_daq|mem_interface:inst_mem_interface|i1173~671 at LC1_15_L2
--operation mode is normal

UD1L591 = !UD1L454Q & (UD1L391 # UD1L032 & UD1L491);


--DE1L51Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[0]~reg0 at LC6_13_O3
--operation mode is normal

DE1L51Q_lut_out = DE1L623Q & (DE1_channel[0] # DE1L51Q & DE1L66) # !DE1L623Q & DE1L51Q & DE1L66;
DE1L51Q = DFFE(DE1L51Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L51Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[0]~reg0 at LC5_8_Z3
--operation mode is normal

DE2L51Q_lut_out = DE2L56 # DE2L51Q & (!DE2L562 # !DE2L522);
DE2L51Q = DFFE(DE2L51Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--AE1_eventtype[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[0] at LC5_12_O2
--operation mode is normal

AE1_eventtype[0]_lut_out = !AE1L66Q & (AE1_eventtype[0] # !AE1L96Q);
AE1_eventtype[0] = DFFE(AE1_eventtype[0]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--AE2_eventtype[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|eventtype[0] at LC10_10_F2
--operation mode is normal

AE2_eventtype[0]_lut_out = !AE2L66Q & (AE2_eventtype[0] # !AE2L96Q);
AE2_eventtype[0] = DFFE(AE2_eventtype[0]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--AE1_HEADER_data.timestamp[24]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[24]~reg0 at LC3_4_M2
--operation mode is normal

AE1_HEADER_data.timestamp[24]~reg0_lut_out = N33_sload_path[24];
AE1_HEADER_data.timestamp[24]~reg0 = DFFE(AE1_HEADER_data.timestamp[24]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[24]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[24]~reg0 at LC5_15_M1
--operation mode is normal

AE2_HEADER_data.timestamp[24]~reg0_lut_out = N33_sload_path[24];
AE2_HEADER_data.timestamp[24]~reg0 = DFFE(AE2_HEADER_data.timestamp[24]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--TD1L9Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[8]~reg0 at LC3_3_K2
--operation mode is normal

TD1L9Q_lut_out = FLASH_AD_D[10];
TD1L9Q = DFFE(TD1L9Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--AE1_HEADER_data.timestamp[25]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[25]~reg0 at LC6_4_M2
--operation mode is normal

AE1_HEADER_data.timestamp[25]~reg0_lut_out = N33_sload_path[25];
AE1_HEADER_data.timestamp[25]~reg0 = DFFE(AE1_HEADER_data.timestamp[25]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[25]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[25]~reg0 at LC3_1_M2
--operation mode is normal

AE2_HEADER_data.timestamp[25]~reg0_lut_out = N33_sload_path[25];
AE2_HEADER_data.timestamp[25]~reg0 = DFFE(AE2_HEADER_data.timestamp[25]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--TD1L01Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[9]~reg0 at LC9_11_F2
--operation mode is normal

TD1L01Q_lut_out = FLASH_AD_D[11];
TD1L01Q = DFFE(TD1L01Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L61Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[1]~reg0 at LC5_13_O3
--operation mode is normal

DE1L61Q_lut_out = DE1L61Q & (DE1L66 # DE1_channel[1] & DE1L623Q) # !DE1L61Q & DE1_channel[1] & DE1L623Q;
DE1L61Q = DFFE(DE1L61Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--DE2L61Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_n_chan[1]~reg0 at LC6_8_Z3
--operation mode is normal

DE2L61Q_lut_out = DE2L66 # DE2L61Q & (!DE2L562 # !DE2L522);
DE2L61Q = DFFE(DE2L61Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--AE1_HEADER_data.timestamp[26]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[26]~reg0 at LC5_14_M1
--operation mode is normal

AE1_HEADER_data.timestamp[26]~reg0_lut_out = N33_sload_path[26];
AE1_HEADER_data.timestamp[26]~reg0 = DFFE(AE1_HEADER_data.timestamp[26]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[26]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[26]~reg0 at LC7_15_M1
--operation mode is normal

AE2_HEADER_data.timestamp[26]~reg0_lut_out = N33_sload_path[26];
AE2_HEADER_data.timestamp[26]~reg0 = DFFE(AE2_HEADER_data.timestamp[26]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--TD1L11Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_NCO~reg0 at LC9_13_F2
--operation mode is normal

TD1L11Q_lut_out = FLASH_NCO;
TD1L11Q = DFFE(TD1L11Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--AE1_HEADER_data.timestamp[27]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[27]~reg0 at LC7_9_I2
--operation mode is normal

AE1_HEADER_data.timestamp[27]~reg0_lut_out = N33_sload_path[27];
AE1_HEADER_data.timestamp[27]~reg0 = DFFE(AE1_HEADER_data.timestamp[27]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[27]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[27]~reg0 at LC9_9_I2
--operation mode is normal

AE2_HEADER_data.timestamp[27]~reg0_lut_out = N33_sload_path[27];
AE2_HEADER_data.timestamp[27]~reg0 = DFFE(AE2_HEADER_data.timestamp[27]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[28]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[28]~reg0 at LC6_9_I2
--operation mode is normal

AE1_HEADER_data.timestamp[28]~reg0_lut_out = N33_sload_path[28];
AE1_HEADER_data.timestamp[28]~reg0 = DFFE(AE1_HEADER_data.timestamp[28]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[28]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[28]~reg0 at LC5_9_I2
--operation mode is normal

AE2_HEADER_data.timestamp[28]~reg0_lut_out = N33_sload_path[28];
AE2_HEADER_data.timestamp[28]~reg0 = DFFE(AE2_HEADER_data.timestamp[28]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[29]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[29]~reg0 at LC3_9_I2
--operation mode is normal

AE1_HEADER_data.timestamp[29]~reg0_lut_out = N33_sload_path[29];
AE1_HEADER_data.timestamp[29]~reg0 = DFFE(AE1_HEADER_data.timestamp[29]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[29]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[29]~reg0 at LC10_9_I2
--operation mode is normal

AE2_HEADER_data.timestamp[29]~reg0_lut_out = N33_sload_path[29];
AE2_HEADER_data.timestamp[29]~reg0 = DFFE(AE2_HEADER_data.timestamp[29]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[30]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[30]~reg0 at LC3_13_L2
--operation mode is normal

AE1_HEADER_data.timestamp[30]~reg0_lut_out = N33_sload_path[30];
AE1_HEADER_data.timestamp[30]~reg0 = DFFE(AE1_HEADER_data.timestamp[30]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[30]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[30]~reg0 at LC5_12_L2
--operation mode is normal

AE2_HEADER_data.timestamp[30]~reg0_lut_out = N33_sload_path[30];
AE2_HEADER_data.timestamp[30]~reg0 = DFFE(AE2_HEADER_data.timestamp[30]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[31]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[31]~reg0 at LC5_5_L2
--operation mode is normal

AE1_HEADER_data.timestamp[31]~reg0_lut_out = N33_sload_path[31];
AE1_HEADER_data.timestamp[31]~reg0 = DFFE(AE1_HEADER_data.timestamp[31]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[31]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[31]~reg0 at LC6_12_G2
--operation mode is normal

AE2_HEADER_data.timestamp[31]~reg0_lut_out = N33_sload_path[31];
AE2_HEADER_data.timestamp[31]~reg0 = DFFE(AE2_HEADER_data.timestamp[31]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[0]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[0]~reg0 at LC9_16_H2
--operation mode is normal

AE1_HEADER_data.timestamp[0]~reg0_lut_out = N33_sload_path[0];
AE1_HEADER_data.timestamp[0]~reg0 = DFFE(AE1_HEADER_data.timestamp[0]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[0]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[0]~reg0 at LC5_9_F2
--operation mode is normal

AE2_HEADER_data.timestamp[0]~reg0_lut_out = N33_sload_path[0];
AE2_HEADER_data.timestamp[0]~reg0 = DFFE(AE2_HEADER_data.timestamp[0]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[32]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[32]~reg0 at LC7_16_H2
--operation mode is normal

AE1_HEADER_data.timestamp[32]~reg0_lut_out = N33_sload_path[32];
AE1_HEADER_data.timestamp[32]~reg0 = DFFE(AE1_HEADER_data.timestamp[32]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[32]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[32]~reg0 at LC3_6_K2
--operation mode is normal

AE2_HEADER_data.timestamp[32]~reg0_lut_out = N33_sload_path[32];
AE2_HEADER_data.timestamp[32]~reg0 = DFFE(AE2_HEADER_data.timestamp[32]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--ZD1L821 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i953~8 at LC7_15_J2
--operation mode is normal

ZD1L821 = N52_sload_path[0] & CE1L1Q;


--ZD2L821 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i953~8 at LC6_16_F2
--operation mode is normal

ZD2L821 = N62_sload_path[0] & CE2L1Q;


--ZD1_i932 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i932 at LC7_7_O3
--operation mode is normal

ZD1_i932 = DE1_readout_cnt[0] & DE1L41Q;


--ZD2_i932 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i932 at LC3_14_Z2
--operation mode is normal

ZD2_i932 = DE2_readout_cnt[0] & DE2L41Q;


--AE1_HEADER_data.timestamp[1]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[1]~reg0 at LC9_15_D2
--operation mode is normal

AE1_HEADER_data.timestamp[1]~reg0_lut_out = N33_sload_path[1];
AE1_HEADER_data.timestamp[1]~reg0 = DFFE(AE1_HEADER_data.timestamp[1]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[1]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[1]~reg0 at LC5_1_D2
--operation mode is normal

AE2_HEADER_data.timestamp[1]~reg0_lut_out = N33_sload_path[1];
AE2_HEADER_data.timestamp[1]~reg0 = DFFE(AE2_HEADER_data.timestamp[1]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[33]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[33]~reg0 at LC8_15_D2
--operation mode is normal

AE1_HEADER_data.timestamp[33]~reg0_lut_out = N33_sload_path[33];
AE1_HEADER_data.timestamp[33]~reg0 = DFFE(AE1_HEADER_data.timestamp[33]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[33]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[33]~reg0 at LC6_5_D2
--operation mode is normal

AE2_HEADER_data.timestamp[33]~reg0_lut_out = N33_sload_path[33];
AE2_HEADER_data.timestamp[33]~reg0 = DFFE(AE2_HEADER_data.timestamp[33]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[2]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[2]~reg0 at LC5_7_D1
--operation mode is normal

AE1_HEADER_data.timestamp[2]~reg0_lut_out = N33_sload_path[2];
AE1_HEADER_data.timestamp[2]~reg0 = DFFE(AE1_HEADER_data.timestamp[2]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[2]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[2]~reg0 at LC3_7_D1
--operation mode is normal

AE2_HEADER_data.timestamp[2]~reg0_lut_out = N33_sload_path[2];
AE2_HEADER_data.timestamp[2]~reg0 = DFFE(AE2_HEADER_data.timestamp[2]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[34]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[34]~reg0 at LC4_15_D2
--operation mode is normal

AE1_HEADER_data.timestamp[34]~reg0_lut_out = N33_sload_path[34];
AE1_HEADER_data.timestamp[34]~reg0 = DFFE(AE1_HEADER_data.timestamp[34]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[34]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[34]~reg0 at LC3_5_D2
--operation mode is normal

AE2_HEADER_data.timestamp[34]~reg0_lut_out = N33_sload_path[34];
AE2_HEADER_data.timestamp[34]~reg0 = DFFE(AE2_HEADER_data.timestamp[34]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[3]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[3]~reg0 at LC5_8_D1
--operation mode is normal

AE1_HEADER_data.timestamp[3]~reg0_lut_out = N33_sload_path[3];
AE1_HEADER_data.timestamp[3]~reg0 = DFFE(AE1_HEADER_data.timestamp[3]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[3]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[3]~reg0 at LC7_8_D1
--operation mode is normal

AE2_HEADER_data.timestamp[3]~reg0_lut_out = N33_sload_path[3];
AE2_HEADER_data.timestamp[3]~reg0 = DFFE(AE2_HEADER_data.timestamp[3]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[35]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[35]~reg0 at LC2_15_D2
--operation mode is normal

AE1_HEADER_data.timestamp[35]~reg0_lut_out = N33_sload_path[35];
AE1_HEADER_data.timestamp[35]~reg0 = DFFE(AE1_HEADER_data.timestamp[35]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[35]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[35]~reg0 at LC3_1_D2
--operation mode is normal

AE2_HEADER_data.timestamp[35]~reg0_lut_out = N33_sload_path[35];
AE2_HEADER_data.timestamp[35]~reg0 = DFFE(AE2_HEADER_data.timestamp[35]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[4]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[4]~reg0 at LC3_4_D1
--operation mode is normal

AE1_HEADER_data.timestamp[4]~reg0_lut_out = N33_sload_path[4];
AE1_HEADER_data.timestamp[4]~reg0 = DFFE(AE1_HEADER_data.timestamp[4]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[4]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[4]~reg0 at LC6_4_D1
--operation mode is normal

AE2_HEADER_data.timestamp[4]~reg0_lut_out = N33_sload_path[4];
AE2_HEADER_data.timestamp[4]~reg0 = DFFE(AE2_HEADER_data.timestamp[4]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[36]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[36]~reg0 at LC10_15_D2
--operation mode is normal

AE1_HEADER_data.timestamp[36]~reg0_lut_out = N33_sload_path[36];
AE1_HEADER_data.timestamp[36]~reg0 = DFFE(AE1_HEADER_data.timestamp[36]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[36]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[36]~reg0 at LC9_7_J2
--operation mode is normal

AE2_HEADER_data.timestamp[36]~reg0_lut_out = N33_sload_path[36];
AE2_HEADER_data.timestamp[36]~reg0 = DFFE(AE2_HEADER_data.timestamp[36]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[5]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[5]~reg0 at LC5_13_E2
--operation mode is normal

AE1_HEADER_data.timestamp[5]~reg0_lut_out = N33_sload_path[5];
AE1_HEADER_data.timestamp[5]~reg0 = DFFE(AE1_HEADER_data.timestamp[5]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[5]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[5]~reg0 at LC5_9_E2
--operation mode is normal

AE2_HEADER_data.timestamp[5]~reg0_lut_out = N33_sload_path[5];
AE2_HEADER_data.timestamp[5]~reg0 = DFFE(AE2_HEADER_data.timestamp[5]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[37]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[37]~reg0 at LC6_13_E2
--operation mode is normal

AE1_HEADER_data.timestamp[37]~reg0_lut_out = N33_sload_path[37];
AE1_HEADER_data.timestamp[37]~reg0 = DFFE(AE1_HEADER_data.timestamp[37]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[37]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[37]~reg0 at LC8_9_E2
--operation mode is normal

AE2_HEADER_data.timestamp[37]~reg0_lut_out = N33_sload_path[37];
AE2_HEADER_data.timestamp[37]~reg0 = DFFE(AE2_HEADER_data.timestamp[37]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[6]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[6]~reg0 at LC3_9_K1
--operation mode is normal

AE1_HEADER_data.timestamp[6]~reg0_lut_out = N33_sload_path[6];
AE1_HEADER_data.timestamp[6]~reg0 = DFFE(AE1_HEADER_data.timestamp[6]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[6]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[6]~reg0 at LC9_9_E2
--operation mode is normal

AE2_HEADER_data.timestamp[6]~reg0_lut_out = N33_sload_path[6];
AE2_HEADER_data.timestamp[6]~reg0 = DFFE(AE2_HEADER_data.timestamp[6]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[38]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[38]~reg0 at LC7_8_E2
--operation mode is normal

AE1_HEADER_data.timestamp[38]~reg0_lut_out = N33_sload_path[38];
AE1_HEADER_data.timestamp[38]~reg0 = DFFE(AE1_HEADER_data.timestamp[38]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[38]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[38]~reg0 at LC6_8_E2
--operation mode is normal

AE2_HEADER_data.timestamp[38]~reg0_lut_out = N33_sload_path[38];
AE2_HEADER_data.timestamp[38]~reg0 = DFFE(AE2_HEADER_data.timestamp[38]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[7]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[7]~reg0 at LC4_13_E2
--operation mode is normal

AE1_HEADER_data.timestamp[7]~reg0_lut_out = N33_sload_path[7];
AE1_HEADER_data.timestamp[7]~reg0 = DFFE(AE1_HEADER_data.timestamp[7]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[7]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[7]~reg0 at LC10_9_E2
--operation mode is normal

AE2_HEADER_data.timestamp[7]~reg0_lut_out = N33_sload_path[7];
AE2_HEADER_data.timestamp[7]~reg0 = DFFE(AE2_HEADER_data.timestamp[7]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[39]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[39]~reg0 at LC3_8_E2
--operation mode is normal

AE1_HEADER_data.timestamp[39]~reg0_lut_out = N33_sload_path[39];
AE1_HEADER_data.timestamp[39]~reg0 = DFFE(AE1_HEADER_data.timestamp[39]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[39]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[39]~reg0 at LC3_7_E2
--operation mode is normal

AE2_HEADER_data.timestamp[39]~reg0_lut_out = N33_sload_path[39];
AE2_HEADER_data.timestamp[39]~reg0 = DFFE(AE2_HEADER_data.timestamp[39]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--TD1L8Q is daq:inst_daq|FADC_input:inst_FADC_input|FADC_D[7]~reg0 at LC3_6_I2
--operation mode is normal

TD1L8Q_lut_out = FLASH_AD_D[9];
TD1L8Q = DFFE(TD1L8Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--AE1_HEADER_data.timestamp[8]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[8]~reg0 at LC3_7_H2
--operation mode is normal

AE1_HEADER_data.timestamp[8]~reg0_lut_out = N33_sload_path[8];
AE1_HEADER_data.timestamp[8]~reg0 = DFFE(AE1_HEADER_data.timestamp[8]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[8]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[8]~reg0 at LC3_11_L2
--operation mode is normal

AE2_HEADER_data.timestamp[8]~reg0_lut_out = N33_sload_path[8];
AE2_HEADER_data.timestamp[8]~reg0 = DFFE(AE2_HEADER_data.timestamp[8]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[40]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[40]~reg0 at LC3_16_H2
--operation mode is normal

AE1_HEADER_data.timestamp[40]~reg0_lut_out = N33_sload_path[40];
AE1_HEADER_data.timestamp[40]~reg0 = DFFE(AE1_HEADER_data.timestamp[40]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[40]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[40]~reg0 at LC6_9_K2
--operation mode is normal

AE2_HEADER_data.timestamp[40]~reg0_lut_out = N33_sload_path[40];
AE2_HEADER_data.timestamp[40]~reg0 = DFFE(AE2_HEADER_data.timestamp[40]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[9]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[9]~reg0 at LC5_8_Q1
--operation mode is normal

AE1_HEADER_data.timestamp[9]~reg0_lut_out = N33_sload_path[9];
AE1_HEADER_data.timestamp[9]~reg0 = DFFE(AE1_HEADER_data.timestamp[9]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[9]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[9]~reg0 at LC3_9_Q1
--operation mode is normal

AE2_HEADER_data.timestamp[9]~reg0_lut_out = N33_sload_path[9];
AE2_HEADER_data.timestamp[9]~reg0 = DFFE(AE2_HEADER_data.timestamp[9]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[41]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[41]~reg0 at LC3_11_Q2
--operation mode is normal

AE1_HEADER_data.timestamp[41]~reg0_lut_out = N33_sload_path[41];
AE1_HEADER_data.timestamp[41]~reg0 = DFFE(AE1_HEADER_data.timestamp[41]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[41]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[41]~reg0 at LC4_14_Q2
--operation mode is normal

AE2_HEADER_data.timestamp[41]~reg0_lut_out = N33_sload_path[41];
AE2_HEADER_data.timestamp[41]~reg0 = DFFE(AE2_HEADER_data.timestamp[41]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[10]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[10]~reg0 at LC3_13_V1
--operation mode is normal

AE1_HEADER_data.timestamp[10]~reg0_lut_out = N33_sload_path[10];
AE1_HEADER_data.timestamp[10]~reg0 = DFFE(AE1_HEADER_data.timestamp[10]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[10]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[10]~reg0 at LC3_10_V1
--operation mode is normal

AE2_HEADER_data.timestamp[10]~reg0_lut_out = N33_sload_path[10];
AE2_HEADER_data.timestamp[10]~reg0 = DFFE(AE2_HEADER_data.timestamp[10]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[42]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[42]~reg0 at LC7_4_M2
--operation mode is normal

AE1_HEADER_data.timestamp[42]~reg0_lut_out = N33_sload_path[42];
AE1_HEADER_data.timestamp[42]~reg0 = DFFE(AE1_HEADER_data.timestamp[42]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[42]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[42]~reg0 at LC5_3_M2
--operation mode is normal

AE2_HEADER_data.timestamp[42]~reg0_lut_out = N33_sload_path[42];
AE2_HEADER_data.timestamp[42]~reg0 = DFFE(AE2_HEADER_data.timestamp[42]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[11]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[11]~reg0 at LC6_7_H2
--operation mode is normal

AE1_HEADER_data.timestamp[11]~reg0_lut_out = N33_sload_path[11];
AE1_HEADER_data.timestamp[11]~reg0 = DFFE(AE1_HEADER_data.timestamp[11]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[11]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[11]~reg0 at LC3_15_M1
--operation mode is normal

AE2_HEADER_data.timestamp[11]~reg0_lut_out = N33_sload_path[11];
AE2_HEADER_data.timestamp[11]~reg0 = DFFE(AE2_HEADER_data.timestamp[11]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[43]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[43]~reg0 at LC5_7_H2
--operation mode is normal

AE1_HEADER_data.timestamp[43]~reg0_lut_out = N33_sload_path[43];
AE1_HEADER_data.timestamp[43]~reg0 = DFFE(AE1_HEADER_data.timestamp[43]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[43]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[43]~reg0 at LC3_10_I2
--operation mode is normal

AE2_HEADER_data.timestamp[43]~reg0_lut_out = N33_sload_path[43];
AE2_HEADER_data.timestamp[43]~reg0 = DFFE(AE2_HEADER_data.timestamp[43]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[12]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[12]~reg0 at LC5_16_G2
--operation mode is normal

AE1_HEADER_data.timestamp[12]~reg0_lut_out = N33_sload_path[12];
AE1_HEADER_data.timestamp[12]~reg0 = DFFE(AE1_HEADER_data.timestamp[12]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[12]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[12]~reg0 at LC3_12_G2
--operation mode is normal

AE2_HEADER_data.timestamp[12]~reg0_lut_out = N33_sload_path[12];
AE2_HEADER_data.timestamp[12]~reg0 = DFFE(AE2_HEADER_data.timestamp[12]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[44]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[44]~reg0 at LC2_16_G2
--operation mode is normal

AE1_HEADER_data.timestamp[44]~reg0_lut_out = N33_sload_path[44];
AE1_HEADER_data.timestamp[44]~reg0 = DFFE(AE1_HEADER_data.timestamp[44]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[44]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[44]~reg0 at LC3_3_M2
--operation mode is normal

AE2_HEADER_data.timestamp[44]~reg0_lut_out = N33_sload_path[44];
AE2_HEADER_data.timestamp[44]~reg0 = DFFE(AE2_HEADER_data.timestamp[44]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[13]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[13]~reg0 at LC3_6_H2
--operation mode is normal

AE1_HEADER_data.timestamp[13]~reg0_lut_out = N33_sload_path[13];
AE1_HEADER_data.timestamp[13]~reg0 = DFFE(AE1_HEADER_data.timestamp[13]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[13]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[13]~reg0 at LC7_5_D2
--operation mode is normal

AE2_HEADER_data.timestamp[13]~reg0_lut_out = N33_sload_path[13];
AE2_HEADER_data.timestamp[13]~reg0 = DFFE(AE2_HEADER_data.timestamp[13]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[45]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[45]~reg0 at LC5_7_E2
--operation mode is normal

AE1_HEADER_data.timestamp[45]~reg0_lut_out = N33_sload_path[45];
AE1_HEADER_data.timestamp[45]~reg0 = DFFE(AE1_HEADER_data.timestamp[45]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[45]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[45]~reg0 at LC5_8_E2
--operation mode is normal

AE2_HEADER_data.timestamp[45]~reg0_lut_out = N33_sload_path[45];
AE2_HEADER_data.timestamp[45]~reg0 = DFFE(AE2_HEADER_data.timestamp[45]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[14]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[14]~reg0 at LC6_8_D1
--operation mode is normal

AE1_HEADER_data.timestamp[14]~reg0_lut_out = N33_sload_path[14];
AE1_HEADER_data.timestamp[14]~reg0 = DFFE(AE1_HEADER_data.timestamp[14]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[14]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[14]~reg0 at LC3_8_D1
--operation mode is normal

AE2_HEADER_data.timestamp[14]~reg0_lut_out = N33_sload_path[14];
AE2_HEADER_data.timestamp[14]~reg0 = DFFE(AE2_HEADER_data.timestamp[14]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[46]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[46]~reg0 at LC3_11_J2
--operation mode is normal

AE1_HEADER_data.timestamp[46]~reg0_lut_out = N33_sload_path[46];
AE1_HEADER_data.timestamp[46]~reg0 = DFFE(AE1_HEADER_data.timestamp[46]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[46]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[46]~reg0 at LC3_7_J2
--operation mode is normal

AE2_HEADER_data.timestamp[46]~reg0_lut_out = N33_sload_path[46];
AE2_HEADER_data.timestamp[46]~reg0 = DFFE(AE2_HEADER_data.timestamp[46]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[15]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[15]~reg0 at LC6_11_J2
--operation mode is normal

AE1_HEADER_data.timestamp[15]~reg0_lut_out = N33_sload_path[15];
AE1_HEADER_data.timestamp[15]~reg0 = DFFE(AE1_HEADER_data.timestamp[15]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[15]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[15]~reg0 at LC5_7_J2
--operation mode is normal

AE2_HEADER_data.timestamp[15]~reg0_lut_out = N33_sload_path[15];
AE2_HEADER_data.timestamp[15]~reg0 = DFFE(AE2_HEADER_data.timestamp[15]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[47]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[47]~reg0 at LC9_8_E2
--operation mode is normal

AE1_HEADER_data.timestamp[47]~reg0_lut_out = N33_sload_path[47];
AE1_HEADER_data.timestamp[47]~reg0 = DFFE(AE1_HEADER_data.timestamp[47]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[47]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[47]~reg0 at LC7_9_E2
--operation mode is normal

AE2_HEADER_data.timestamp[47]~reg0_lut_out = N33_sload_path[47];
AE2_HEADER_data.timestamp[47]~reg0 = DFFE(AE2_HEADER_data.timestamp[47]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--KE1L91 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6602 at LC10_9_M1
--operation mode is normal

KE1L91 = !SE1_MASTERHTRANS[0] & !KE1L94Q & KE1L1 & SE1_MASTERHTRANS[1];


--KE1L02 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6603 at LC4_6_M1
--operation mode is normal

KE1L02 = KE1L05Q & KE1L4 & SE1_MASTERHTRANS[1];


--KE1L12 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6604 at LC5_10_M1
--operation mode is normal

KE1L12 = KE1L5 # KE1L35Q # KE1L91 # KE1L02;


--KE1L22 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6605 at LC5_9_M1
--operation mode is normal

KE1L22 = !KE1L25Q & (SE1_MASTERHTRANS[1] # !KE1L15Q);


--KE1L32 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6606 at LC3_8_M1
--operation mode is normal

KE1L32 = !KE1L94Q & (SE1_MASTERHTRANS[0] # !KE1L1 # !SE1_MASTERHTRANS[1]);


--KE1L42 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6607 at LC7_8_M1
--operation mode is normal

KE1L42 = !KE1L32 & KE1L22 & (!KE1L05Q # !KE1L3);


--KE1L74Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_enable~reg0 at LC3_4_M1
--operation mode is normal

KE1L74Q_lut_out = KE1L72 # KE1L6 & (KE1L92 # KE1L82);
KE1L74Q = DFFE(KE1L74Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--KE1L84Q is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|reg_write~reg0 at LC9_10_M1
--operation mode is normal

KE1L84Q_lut_out = KE1L03 # KE1L84Q & (KE1L35Q # !KE1L42);
KE1L84Q = DFFE(KE1L84Q_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L751 is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_DAQ~12 at LC10_11_M1
--operation mode is normal

J1L751 = KE1L74Q & KE1L84Q & (KE1L34Q # !J1L481);


--J1L651 is slaveregister:inst_slaveregister|DAQ_ctrl_local.enable_DAQ~0 at LC9_2_G1
--operation mode is normal

J1L651 = J1L791 & J1L751 & J1L712 & !KE1L14Q;


--J1L661 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~19 at LC2_10_M1
--operation mode is normal

J1L661 = KE1L74Q & KE1L84Q;

--J1L761 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~22 at LC2_10_M1
--operation mode is normal

J1L761 = KE1L74Q & KE1L84Q;


--J1L461 is slaveregister:inst_slaveregister|DAQ_ctrl_local.trigger_enable[0]~0 at LC8_15_B1
--operation mode is normal

J1L461 = J1L661 & !J1_i150 & (KE1L34Q # !J1L481);


--J1_i768 is slaveregister:inst_slaveregister|i768 at LC7_4_B1
--operation mode is normal

J1_i768 = KE1L83Q # J1_i908 # !KE1L53Q # !J1L981;


--J1_i1038 is slaveregister:inst_slaveregister|i1038 at LC9_15_L1
--operation mode is normal

J1_i1038 = KE1L63Q # J1_i908 # J1L202 # !KE1L53Q;


--J1L211 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~0 at LC6_5_B1
--operation mode is normal

J1L211 = J1_i768 & J1L751 & J1L311 & !J1_i1038;


--UB6L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|last_node[0]~15 at LC8_16_I3
--operation mode is normal

UB6L1 = N22_pre_out[15] # N22_pre_out[14] # UB6L81;


--S1_inst50 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst50 at LC8_11_I3
--operation mode is normal

S1_inst50 = Q1_SND_DAT & ED1L26Q & UB6L1;


--J1_i1682 is slaveregister:inst_slaveregister|i1682 at LC6_15_D1
--operation mode is normal

J1_i1682 = KE1L83Q # J1_i1654 # KE1L53Q # !J1L981;


--J1_i1509 is slaveregister:inst_slaveregister|i1509 at LC3_8_C1
--operation mode is normal

J1_i1509 = KE1L53Q # J1_i1217 # !J1L981 # !KE1L83Q;


--J1_i1154 is slaveregister:inst_slaveregister|i1154 at LC3_2_C1
--operation mode is normal

J1_i1154 = KE1L73Q # J1_i908 # !J1L822 # !KE1L83Q;


--J1L727 is slaveregister:inst_slaveregister|i7084~57 at LC5_2_C1
--operation mode is normal

J1L727 = !KE1L53Q & J1_i1425 & !J1_i1945 & J1_i1154;


--J1L827 is slaveregister:inst_slaveregister|i7084~58 at LC3_7_C1
--operation mode is normal

J1L827 = J1L727 & J1_i1509 & J1_i1682 & J1L097;


--J1L75 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~17 at LC3_9_M1
--operation mode is normal

J1L75 = J1L065 & J1L387 & J1L65 & J1_i936;


--J1L627 is slaveregister:inst_slaveregister|i7068~15 at LC3_15_D1
--operation mode is normal

J1L627 = J1L722 & !KE1L53Q & !KE1L83Q & !J1_i1654;


--J1L527 is slaveregister:inst_slaveregister|i7067~15 at LC5_15_D1
--operation mode is normal

J1L527 = KE1L63Q & !KE1L73Q & !KE1L53Q & !J1_i1661;


--J1L927 is slaveregister:inst_slaveregister|i7100~0 at LC10_14_D1
--operation mode is normal

J1L927 = J1L75 & J1L627 & J1_i1682 & !J1L527;


--R1_inst39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst39 at LC4_2_H1
--operation mode is normal

R1_inst39 = BB1_CRC_ERR & !N7L43;


--BB1_DATA_OK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|DATA_OK at LC8_16_H4
--operation mode is normal

BB1_DATA_OK_lut_out = BB1_BYTE0 & JB1L11Q & !DB1L7 & !JB1L92Q;
BB1_DATA_OK = DFFE(BB1_DATA_OK_lut_out, GLOBAL(JE1_outclock0), , , );


--R1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst36~29 at LC9_14_H1
--operation mode is normal

R1L3 = BB1_DATA_OK & (!N9_pre_out[14] # !XB1_and_node[0][6] # !N9_pre_out[15]);


--R1_inst44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst44 at LC9_1_A1
--operation mode is normal

R1_inst44_lut_out = J1_COMM_ctrl_local.rx_dpr_raddr_stb;
R1_inst44 = DFFE(R1_inst44_lut_out, GLOBAL(JE1_outclock0), , , );


--J1_COMM_ctrl_local.rx_dpr_raddr_stb is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_dpr_raddr_stb at LC6_5_D1
--operation mode is normal

J1_COMM_ctrl_local.rx_dpr_raddr_stb_lut_out = J1_i1675 & !J1_i2130 & !KE1L53Q & J1L75;
J1_COMM_ctrl_local.rx_dpr_raddr_stb = DFFE(J1_COMM_ctrl_local.rx_dpr_raddr_stb_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--R1_inst22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst22 at LC4_1_A1
--operation mode is normal

R1_inst22 = R1L3 $ (J1_COMM_ctrl_local.rx_dpr_raddr_stb & !R1_inst44 & UB1L1);


--J1L3 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~14 at LC7_15_D1
--operation mode is normal

J1L3 = J1L722 & !KE1L53Q & KE1L83Q & !J1_i1654;


--J1L2 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[0]~0 at LC3_14_D1
--operation mode is normal

J1L2 = J1_i1682 & J1L3 & J1L75 & !J1L527;


--Q1_SND_DRBT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_DRBT at LC10_11_I3
--operation mode is normal

Q1_SND_DRBT_lut_out = Q1L2 # Q1L8 & !UB6L1 & J1_COMM_ctrl_local.reboot_req;
Q1_SND_DRBT = DFFE(Q1_SND_DRBT_lut_out, GLOBAL(JE1_outclock0), , , );


--J1L55 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~0 at LC3_12_D1
--operation mode is normal

J1L55 = !J1_i1661 & J1L981 & !KE1L53Q & J1L75;


--G1_RM_sn_data_int[0] is rate_meters:inst_rate_meters|RM_sn_data_int[0] at LC9_10_G1
--operation mode is normal

G1_RM_sn_data_int[0]_lut_out = N23_q[0];
G1_RM_sn_data_int[0] = DFFE(G1_RM_sn_data_int[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--G1_delay_bit is rate_meters:inst_rate_meters|delay_bit at LC6_1_E1
--operation mode is normal

G1_delay_bit_lut_out = N33_sload_path[15];
G1_delay_bit = DFFE(G1_delay_bit_lut_out, GLOBAL(JE1_outclock0), , , !H1L4Q);


--G1_sn_t_cnt[0] is rate_meters:inst_rate_meters|sn_t_cnt[0] at LC2_3_Q1
--operation mode is normal

G1_sn_t_cnt[0]_lut_out = !G1_sn_t_cnt[0];
G1_sn_t_cnt[0] = DFFE(G1_sn_t_cnt[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1_i590);


--G1_sn_t_cnt[1] is rate_meters:inst_rate_meters|sn_t_cnt[1] at LC10_6_J1
--operation mode is normal

G1_sn_t_cnt[1]_lut_out = !G1_sn_t_cnt[1];
G1_sn_t_cnt[1] = DFFE(G1_sn_t_cnt[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L872);


--G1L832 is rate_meters:inst_rate_meters|RM_sn_data[0]~31 at LC9_10_J1
--operation mode is normal

G1L832 = G1_sn_t_cnt[0] & G1_delay_bit & G1_sn_t_cnt[1] & !N33_sload_path[15];


--J1L987 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~0 at LC10_7_C1
--operation mode is normal

J1L987 = J1L197 & J1_i936 & J1_i431 & !J1_i1509;


--G1L402 is rate_meters:inst_rate_meters|RM_rate_SPE[0]~31 at LC6_11_V1
--operation mode is normal

G1L402 = J1_RM_ctrl_local.rm_rate_enable[0] & G1_second_cnt[26];


--J1L187 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~0 at LC6_10_M1
--operation mode is normal

J1L187 = J1_i936 & J1L065 & J1L387 & J1L543;


--J1_RM_ctrl_local.rm_rate_enable[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[1] at LC9_13_L1
--operation mode is normal

J1_RM_ctrl_local.rm_rate_enable[1]_lut_out = SE1_MASTERHWDATA[1];
J1_RM_ctrl_local.rm_rate_enable[1] = DFFE(J1_RM_ctrl_local.rm_rate_enable[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L187);


--G1L071 is rate_meters:inst_rate_meters|RM_rate_MPE[0]~31 at LC2_13_Z1
--operation mode is normal

G1L071 = J1_RM_ctrl_local.rm_rate_enable[1] & G1_second_cnt[26];


--G1_RM_sn_data_int[3] is rate_meters:inst_rate_meters|RM_sn_data_int[3] at LC4_11_J1
--operation mode is normal

G1_RM_sn_data_int[3]_lut_out = N23_q[3];
G1_RM_sn_data_int[3] = DFFE(G1_RM_sn_data_int[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--G1_RM_sn_data_int[4] is rate_meters:inst_rate_meters|RM_sn_data_int[4] at LC5_8_J1
--operation mode is normal

G1_RM_sn_data_int[4]_lut_out = N23_q[0];
G1_RM_sn_data_int[4] = DFFE(G1_RM_sn_data_int[4]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L772);


--Y1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~27 at LC5_15_F4
--operation mode is normal

Y1L02 = BB1_CTRL_OK & Y1L01Q & Y1L2Q;


--G1_RM_sn_data_int[6] is rate_meters:inst_rate_meters|RM_sn_data_int[6] at LC3_9_J1
--operation mode is normal

G1_RM_sn_data_int[6]_lut_out = N23_q[2];
G1_RM_sn_data_int[6] = DFFE(G1_RM_sn_data_int[6]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L772);


--Q1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|COM_ON~13 at LC9_15_F3
--operation mode is normal

Q1L91 = !Q1_SYS_RESET & !Q1_DOM_REBOOT & Q1_COM_ON;


--Q1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|COM_ON~14 at LC6_15_F3
--operation mode is normal

Q1L02 = Q1_SND_IDLE & ED1L26Q;


--Q1_COM_OFF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|COM_OFF at LC7_15_F3
--operation mode is normal

Q1_COM_OFF_lut_out = Q1L71 # Q1_COM_ON & (Q1_SYS_RESET # Q1_DOM_REBOOT);
Q1_COM_OFF = DFFE(Q1_COM_OFF_lut_out, GLOBAL(JE1_outclock0), , , );


--G1_RM_sn_data_int[7] is rate_meters:inst_rate_meters|RM_sn_data_int[7] at LC8_9_J1
--operation mode is normal

G1_RM_sn_data_int[7]_lut_out = N23_q[3];
G1_RM_sn_data_int[7] = DFFE(G1_RM_sn_data_int[7]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L772);


--G1_RM_sn_data_int[8] is rate_meters:inst_rate_meters|RM_sn_data_int[8] at LC6_10_J1
--operation mode is normal

G1_RM_sn_data_int[8]_lut_out = N23_q[0];
G1_RM_sn_data_int[8] = DFFE(G1_RM_sn_data_int[8]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L382);


--G1_RM_sn_data_int[9] is rate_meters:inst_rate_meters|RM_sn_data_int[9] at LC3_12_J1
--operation mode is normal

G1_RM_sn_data_int[9]_lut_out = N23_q[1];
G1_RM_sn_data_int[9] = DFFE(G1_RM_sn_data_int[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L382);


--G1_RM_sn_data_int[10] is rate_meters:inst_rate_meters|RM_sn_data_int[10] at LC1_10_J1
--operation mode is normal

G1_RM_sn_data_int[10]_lut_out = N23_q[2];
G1_RM_sn_data_int[10] = DFFE(G1_RM_sn_data_int[10]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L382);


--R1_inst40[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[13] at LC5_10_A4
--operation mode is normal

R1_inst40[13]_lut_out = N01_q[13];
R1_inst40[13] = DFFE(R1_inst40[13]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--R1_inst40[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[15] at LC9_8_A4
--operation mode is normal

R1_inst40[15]_lut_out = N01_q[15];
R1_inst40[15] = DFFE(R1_inst40[15]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--G1_RM_sn_data_int[16] is rate_meters:inst_rate_meters|RM_sn_data_int[16] at LC3_8_J1
--operation mode is normal

G1_RM_sn_data_int[16]_lut_out = N33_sload_path[16];
G1_RM_sn_data_int[16] = DFFE(G1_RM_sn_data_int[16]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--G1_RM_sn_data_int[17] is rate_meters:inst_rate_meters|RM_sn_data_int[17] at LC6_8_I1
--operation mode is normal

G1_RM_sn_data_int[17]_lut_out = N33_sload_path[17];
G1_RM_sn_data_int[17] = DFFE(G1_RM_sn_data_int[17]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--G1_RM_sn_data_int[19] is rate_meters:inst_rate_meters|RM_sn_data_int[19] at LC8_9_C1
--operation mode is normal

G1_RM_sn_data_int[19]_lut_out = N33_sload_path[19];
G1_RM_sn_data_int[19] = DFFE(G1_RM_sn_data_int[19]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--G1_RM_sn_data_int[20] is rate_meters:inst_rate_meters|RM_sn_data_int[20] at LC9_7_G1
--operation mode is normal

G1_RM_sn_data_int[20]_lut_out = N33_sload_path[20];
G1_RM_sn_data_int[20] = DFFE(G1_RM_sn_data_int[20]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--G1_RM_sn_data_int[21] is rate_meters:inst_rate_meters|RM_sn_data_int[21] at LC6_9_C1
--operation mode is normal

G1_RM_sn_data_int[21]_lut_out = N33_sload_path[21];
G1_RM_sn_data_int[21] = DFFE(G1_RM_sn_data_int[21]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--G1_RM_sn_data_int[22] is rate_meters:inst_rate_meters|RM_sn_data_int[22] at LC7_11_J1
--operation mode is normal

G1_RM_sn_data_int[22]_lut_out = N33_sload_path[22];
G1_RM_sn_data_int[22] = DFFE(G1_RM_sn_data_int[22]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--UD1L51 is daq:inst_daq|mem_interface:inst_mem_interface|i393~112 at LC8_4_B2
--operation mode is normal

UD1L51 = UD1_start_address[23] & (UD1L054Q # UD1L854Q # !UD1L814);


--G1_RM_sn_data_int[23] is rate_meters:inst_rate_meters|RM_sn_data_int[23] at LC9_8_J1
--operation mode is normal

G1_RM_sn_data_int[23]_lut_out = N33_sload_path[23];
G1_RM_sn_data_int[23] = DFFE(G1_RM_sn_data_int[23]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--UD1L41 is daq:inst_daq|mem_interface:inst_mem_interface|i392~112 at LC1_5_B2
--operation mode is normal

UD1L41 = UD1_start_address[24] & (UD1L054Q # UD1L854Q # !UD1L814);


--G1_RM_sn_data_int[24] is rate_meters:inst_rate_meters|RM_sn_data_int[24] at LC4_11_G1
--operation mode is normal

G1_RM_sn_data_int[24]_lut_out = N33_sload_path[24];
G1_RM_sn_data_int[24] = DFFE(G1_RM_sn_data_int[24]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--UD1L31 is daq:inst_daq|mem_interface:inst_mem_interface|i391~112 at LC8_2_B2
--operation mode is normal

UD1L31 = UD1_start_address[25] & (UD1L054Q # UD1L854Q # !UD1L814);


--UD1L21 is daq:inst_daq|mem_interface:inst_mem_interface|i390~112 at LC6_6_B2
--operation mode is normal

UD1L21 = UD1_start_address[26] & (UD1L054Q # UD1L854Q # !UD1L814);


--G1_RM_sn_data_int[26] is rate_meters:inst_rate_meters|RM_sn_data_int[26] at LC6_10_G1
--operation mode is normal

G1_RM_sn_data_int[26]_lut_out = N33_sload_path[26];
G1_RM_sn_data_int[26] = DFFE(G1_RM_sn_data_int[26]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--UD1L11 is daq:inst_daq|mem_interface:inst_mem_interface|i389~112 at LC1_2_B2
--operation mode is normal

UD1L11 = UD1_start_address[27] & (UD1L054Q # UD1L854Q # !UD1L814);


--G1_RM_sn_data_int[28] is rate_meters:inst_rate_meters|RM_sn_data_int[28] at LC6_13_J1
--operation mode is normal

G1_RM_sn_data_int[28]_lut_out = N33_sload_path[28];
G1_RM_sn_data_int[28] = DFFE(G1_RM_sn_data_int[28]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--G1_RM_sn_data_int[29] is rate_meters:inst_rate_meters|RM_sn_data_int[29] at LC3_11_I1
--operation mode is normal

G1_RM_sn_data_int[29]_lut_out = N33_sload_path[29];
G1_RM_sn_data_int[29] = DFFE(G1_RM_sn_data_int[29]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--J1L945 is slaveregister:inst_slaveregister|i3818~275 at LC1_9_I1
--operation mode is normal

J1L945 = J1L902 & !KE1L53Q & !J1_i908 & N33_sload_path[30];


--J1_CS_ctrl_local.CS_time[30] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[30] at LC5_9_I1
--operation mode is normal

J1_CS_ctrl_local.CS_time[30]_lut_out = SE1_MASTERHWDATA[30];
J1_CS_ctrl_local.CS_time[30] = DFFE(J1_CS_ctrl_local.CS_time[30]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L055 is slaveregister:inst_slaveregister|i3818~276 at LC7_8_I1
--operation mode is normal

J1L055 = J1L945 # J1L544 & J1_CS_ctrl_local.CS_time[30] & KE1L53Q;


--G1_RM_rate_MPE[30] is rate_meters:inst_rate_meters|RM_rate_MPE[30] at LC9_8_Z1
--operation mode is normal

G1_RM_rate_MPE[30]_lut_out = N03_q[30];
G1_RM_rate_MPE[30] = DFFE(G1_RM_rate_MPE[30]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L883 is slaveregister:inst_slaveregister|i3498~242 at LC9_8_I1
--operation mode is normal

J1L883 = !J1L112 & !J1L902 & G1_RM_rate_MPE[30] & !J1_i1217;


--G1_RM_rate_SPE[30] is rate_meters:inst_rate_meters|RM_rate_SPE[30] at LC5_9_V1
--operation mode is normal

G1_RM_rate_SPE[30]_lut_out = N13_q[30];
G1_RM_rate_SPE[30] = DFFE(G1_RM_rate_SPE[30]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L983 is slaveregister:inst_slaveregister|i3498~243 at LC8_8_I1
--operation mode is normal

J1L983 = J1L981 & !J1_i1217 & !KE1L83Q & G1_RM_rate_SPE[30];


--G1_RM_sn_data[30] is rate_meters:inst_rate_meters|RM_sn_data[30] at LC10_8_I1
--operation mode is normal

G1_RM_sn_data[30]_lut_out = G1_RM_sn_data_int[30];
G1_RM_sn_data[30] = DFFE(G1_RM_sn_data[30]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L093 is slaveregister:inst_slaveregister|i3498~244 at LC3_8_I1
--operation mode is normal

J1L093 = KE1L83Q & !J1_i1217 & J1L981 & G1_RM_sn_data[30];


--J1L193 is slaveregister:inst_slaveregister|i3498~245 at LC5_8_I1
--operation mode is normal

J1L193 = J1L883 # KE1L53Q & (J1L983 # J1L093);


--KE1L52 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6620 at LC6_7_M1
--operation mode is normal

KE1L52 = !KE1L94Q & (SE1_MASTERHTRANS[1] # SE1_MASTERHTRANS[0]);


--KE1L62 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6621 at LC7_7_M1
--operation mode is normal

KE1L62 = KE1L43Q & (SE1_MASTERHTRANS[0] # !SE1_MASTERHTRANS[1]);


--Y1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~3 at LC10_9_J4
--operation mode is normal

Y1L8 = JB1L01Q & BB1_MTYPE_LEN1;


--JB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~881 at LC8_9_J4
--operation mode is normal

JB1L4 = NB1_dffs[5] & !NB1_dffs[4] & NB1_dffs[6];


--Y1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~41 at LC9_9_J4
--operation mode is normal

Y1L9 = JB1L4 & Y1L8 & (A_nB $ !NB1_dffs[7]);


--BB1_EOF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|EOF_WAIT at LC3_16_H4
--operation mode is normal

BB1_EOF_WAIT_lut_out = !JB1L92Q & (BB1L3 # !JB1L11Q & BB1_EOF_WAIT);
BB1_EOF_WAIT = DFFE(BB1_EOF_WAIT_lut_out, GLOBAL(JE1_outclock0), , , );


--DB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~17 at LC4_15_H4
--operation mode is normal

DB1L7 = DB1L71 # DB1L21;


--NC1L5Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|pulse_rcvd~reg at LC2_1_D3
--operation mode is normal

NC1L5Q_lut_out = NC1L9Q & !TB01_agb_out;
NC1L5Q = DFFE(NC1L5Q_lut_out, GLOBAL(JE1_outclock0), !Y1L32Q, , );


--Q1L13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|REC_PULSE~12 at LC3_1_D3
--operation mode is normal

Q1L13 = Q1_REC_PULSE & !NC1L5Q & !JB1L92Q;


--T1L31Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~reg at LC7_5_L3
--operation mode is normal

T1L31Q_lut_out = T1L01 & !N42_sload_path[1] & !N42_sload_path[4] & N42_sload_path[2];
T1L31Q = DFFE(T1L31Q_lut_out, GLOBAL(JE1_outclock0), !Q1L25, , );


--ED1_EOF_WAIT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|EOF_WAIT at LC3_13_J3
--operation mode is normal

ED1_EOF_WAIT_lut_out = ED1_EOF_WAIT & (KD1L01Q # ED1_EOF & KD1L6Q) # !ED1_EOF_WAIT & ED1_EOF & KD1L6Q;
ED1_EOF_WAIT = DFFE(ED1_EOF_WAIT_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--Y1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~reg at LC3_14_F3
--operation mode is normal

Y1L91Q_lut_out = Y1L3Q & Y1L81 & Y1L2Q;
Y1L91Q = DFFE(Y1L91Q_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , );


--Q1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_IDLE~60 at LC9_14_F3
--operation mode is normal

Q1L44 = Q1_CMD_WAIT & (Y1L91Q # !ED1L26Q & Q1_SND_IDLE) # !Q1_CMD_WAIT & !ED1L26Q & Q1_SND_IDLE;


--Q1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~108 at LC8_12_F3
--operation mode is normal

Q1L5 = !T1L81Q & !ED1L26Q & Q1_SND_MRNB;


--Y1L1Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|bfstat_rcvd~reg at LC6_14_F3
--operation mode is normal

Y1L1Q_lut_out = !Y1L3Q & Y1L81 & !Y1L2Q;
Y1L1Q = DFFE(Y1L1Q_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , );


--Q1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_MRWB~28 at LC10_13_F3
--operation mode is normal

Q1L74 = Q1_CMD_WAIT & !T1L81Q & (BB1_DATA_OK # Y1L1Q);


--Q1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~117 at LC4_13_F3
--operation mode is normal

Q1L6 = !T1L81Q & Q1_SND_MRWB & !ED1L26Q;


--Q1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~82 at LC3_11_I3
--operation mode is normal

Q1L1 = !ED1L26Q & Q1_SND_DRAND & !T1L81Q;


--Y1L71Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~reg at LC2_15_F4
--operation mode is normal

Y1L71Q_lut_out = (!Y1L6Q & Y1L4Q) & CASCADE(Y1L61);
Y1L71Q = DFFE(Y1L71Q_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , );


--Q1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~257 at LC9_13_F3
--operation mode is normal

Q1L8 = Q1_CMD_WAIT & !T1L81Q & Y1L71Q;


--Y1L12Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~reg at LC7_15_F4
--operation mode is normal

Y1L12Q_lut_out = !Y1L6Q & Y1L3Q & Y1L02 & !Y1L4Q;
Y1L12Q = DFFE(Y1L12Q_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , );


--S1_inst9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst9 at LC5_8_F1
--operation mode is normal

S1_inst9_lut_out = J1_id_set[0] & J1_id_set[1];
S1_inst9 = DFFE(S1_inst9_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--Q1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~91 at LC2_13_F3
--operation mode is normal

Q1L3 = S1_inst9 & Q1_CMD_WAIT & !T1L81Q & Y1L12Q;


--Q1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~125 at LC3_6_F3
--operation mode is normal

Q1L7 = !ED1L26Q & !T1L81Q & Q1_SND_TC_DAT;


--Q1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~92 at LC9_11_I3
--operation mode is normal

Q1L4 = ED1L26Q # T1L81Q;


--T1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|RES~78 at LC2_11_T2
--operation mode is normal

T1L71 = N32_sload_path[4] & N32_sload_path[7] & N32_sload_path[6] & N32_sload_path[5];


--KD1_TXCNT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXCNT at LC9_13_L3
--operation mode is normal

KD1_TXCNT_lut_out = KD1L2 # KD1L6Q # !N71L11 & KD1_TXSHFT;
KD1_TXCNT = DFFE(KD1_TXCNT_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--KD1_TXSHFT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXSHFT at LC4_13_L3
--operation mode is normal

KD1_TXSHFT_lut_out = !N61_sload_path[0] & TB31L3 & N61_sload_path[4] & KD1_TXCNT;
KD1_TXSHFT = DFFE(KD1_TXSHFT_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--KD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~81 at LC2_12_L3
--operation mode is normal

KD1L3 = KD1L6Q # KD1_TXCNT # !N71L11 & KD1_TXSHFT;


--ED1L93Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|ctrl_val~reg at LC9_15_J3
--operation mode is normal

ED1L93Q_lut_out = ED1L3 # ED1_STF & !KD1L6Q # !ED1L4;
ED1L93Q = DFFE(ED1L93Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L94Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~reg at LC5_8_J3
--operation mode is normal

ED1L94Q_lut_out = ED1L84 # ED1L14 # !ED1L77 # !ED1L46;
ED1L94Q = DFFE(ED1L94Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--KD1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txidle~33 at LC3_13_L3
--operation mode is normal

KD1L8 = !ED1L94Q & !ED1L93Q;


--TB51_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC9_10_L3
--operation mode is normal

TB51_aeb_out = TB41_aeb_out & TB31_aeb_out;


--ED1L59Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~reg at LC4_14_J3
--operation mode is normal

ED1L59Q_lut_out = ED1L9 # ED1L01 # ED1L49 # ED1L39;
ED1L59Q = DFFE(ED1L59Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--YC1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~826 at LC5_6_D3
--operation mode is normal

YC1L21 = GC72L2 & (ED1L59Q # GC62L2) # !GC72L2 & !ED1L59Q & GC62L2;


--NB4_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC5_4_L3
--operation mode is normal

NB4_dffs[2]_lut_out = NB4_dffs[3] & (YC1L31 # !KD1L6Q) # !NB4_dffs[3] & KD1L6Q & YC1L31;
NB4_dffs[2] = DFFE(NB4_dffs[2]_lut_out, GLOBAL(JE1_outclock0), KD1L01Q, , KD1L5Q);


--TB31L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~23 at LC7_11_L3
--operation mode is normal

TB31L3 = !N61_sload_path[3] & N61_sload_path[1] & !N61_sload_path[2];


--KD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~25 at LC6_13_L3
--operation mode is normal

KD1L1 = !N61_sload_path[0] & TB31L3 & N61_sload_path[4] & KD1_TXCNT;


--KD1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txidle~35 at LC10_13_L3
--operation mode is normal

KD1L9 = KD1_TXSHFT & N71L11 # !KD1L01Q;


--Q1L94 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SND_PULSE~11 at LC7_1_D3
--operation mode is normal

Q1L94 = T1L31Q & Q1_SEND_WT;


--T1L61Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|pulse_sent~reg at LC5_3_L3
--operation mode is normal

T1L61Q_lut_out = Q1_SND_PULSE & T1L5;
T1L61Q = DFFE(T1L61Q_lut_out, GLOBAL(JE1_outclock0), !Q1L25, , );


--Q1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|SEND_WT~11 at LC5_1_D3
--operation mode is normal

Q1L83 = Q1_REC_PULSE & NC1L5Q & !JB1L92Q;


--Y1L32Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|tcal_rcvd~reg at LC10_14_F3
--operation mode is normal

Y1L32Q_lut_out = Y1L3Q & Y1L81 & !Y1L2Q;
Y1L32Q = DFFE(Y1L32Q_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , );


--Q1L33 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|REC_WT~11 at LC3_3_F3
--operation mode is normal

Q1L33 = Q1_CMD_WAIT & Y1L32Q;


--AE1L96Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~27 at LC7_12_O2
--operation mode is normal

AE1L96Q_lut_out = AE1L36 & (AE1L96Q # AE1L66Q & AE1L26) # !AE1L36 & AE1L66Q & AE1L26;
AE1L96Q = DFFE(AE1L96Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--ZD1L921 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|i~97 at LC5_11_O2
--operation mode is normal

ZD1L921 = ZD1_wr_ptr[1] $ ZD1_rd_ptr[1] $ (ZD1_wr_ptr[0] # !ZD1_rd_ptr[0]);


--H1L2Q is ROC:inst_ROC|RST_state~11 at LC5_13_O2
--operation mode is normal

H1L2Q_lut_out = !H1L1Q;
H1L2Q = DFFE(H1L2Q_lut_out, GLOBAL(JE1_outclock0), , , );


--DE1L76 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~110 at LC5_4_O3
--operation mode is normal

DE1L76 = DE1L123Q # !DE1L332 # !DE1L022 # !DE1L122;


--DE1L262 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7373 at LC6_13_H3
--operation mode is normal

DE1L262 = DE1L813Q # DE1L023Q & DE1L77;


--DE1L362 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7374 at LC6_12_O3
--operation mode is normal

DE1L362 = DE1L022 & DE1L852 & !DE1L123Q & DE1L952;


--DE1L462 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7375 at LC10_6_O3
--operation mode is normal

DE1L462 = DE1L823Q # !DE1L332 # !DE1L422 # !DE1L952;


--DE1L31Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~reg0 at LC10_3_T3
--operation mode is normal

DE1L31Q_lut_out = ATWD0_D[9];
DE1L31Q = DFFE(DE1L31Q_lut_out, GLOBAL(JE1_outclock1), , , DE1L21);


--DE1L11Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[8]~reg0 at LC5_4_T3
--operation mode is normal

DE1L11Q_lut_out = ATWD0_D[8];
DE1L11Q = DFFE(DE1L11Q_lut_out, GLOBAL(JE1_outclock1), , , DE1L21);


--DE1L01Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[7]~reg0 at LC3_3_T3
--operation mode is normal

DE1L01Q_lut_out = ATWD0_D[7];
DE1L01Q = DFFE(DE1L01Q_lut_out, GLOBAL(JE1_outclock1), , , DE1L21);


--DE1L06 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i626~48 at LC7_4_T3
--operation mode is normal

DE1L06 = !DE1L01Q & DE1L523Q & (DE1L31Q $ DE1L11Q);


--AE1L56Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~20 at LC9_12_O2
--operation mode is normal

AE1L56Q_lut_out = VD1_ATWDTrigger_A_sig & (!TriggerComplete_0 # !AE1L86Q) # !VD1_ATWDTrigger_A_sig & AE1L56Q & (!TriggerComplete_0 # !AE1L86Q);
AE1L56Q = DFFE(AE1L56Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE1L07 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~567 at LC3_14_O3
--operation mode is normal

DE1L07 = DE1_readout_cnt[7] & (DE1L823Q # DE1L723Q # !DE1L762);


--DE1L37 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~579 at LC10_14_O3
--operation mode is normal

DE1L37 = DE1_readout_cnt[4] & (DE1L823Q # DE1L723Q # !DE1L762);


--DE1L27 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~575 at LC3_16_O3
--operation mode is normal

DE1L27 = DE1_readout_cnt[5] & (DE1L723Q # DE1L823Q # !DE1L762);


--DE1L17 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~571 at LC6_5_O3
--operation mode is normal

DE1L17 = DE1_readout_cnt[6] & (DE1L823Q # DE1L723Q # !DE1L762);


--DE1L912 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~820 at LC1_15_O3
--operation mode is normal

DE1L912 = DE1L423Q & DE1L302;


--DE1L56 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~66 at LC9_5_O3
--operation mode is normal

DE1L56 = DE1L323Q # !DE1L852 # !DE1L922 # !DE1L032;


--DE1L812 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~819 at LC5_14_O3
--operation mode is normal

DE1L812 = DE1L423Q & DE1L502;


--DE1L57 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~587 at LC10_16_O3
--operation mode is normal

DE1L57 = DE1_readout_cnt[2] & (DE1L723Q # DE1L823Q # !DE1L762);


--DE1L47 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~583 at LC7_14_O3
--operation mode is normal

DE1L47 = DE1_readout_cnt[3] & (DE1L723Q # DE1L823Q # !DE1L762);


--AE2L96Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~27 at LC3_9_F2
--operation mode is normal

AE2L96Q_lut_out = AE2L96Q & (AE2L26 # AE2L66Q & AE2L36) # !AE2L96Q & AE2L66Q & AE2L36;
AE2L96Q = DFFE(AE2L96Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--ZD2L921 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|i~100 at LC3_7_F2
--operation mode is normal

ZD2L921 = ZD2_rd_ptr[1] $ ZD2_wr_ptr[1] $ (ZD2_wr_ptr[0] # !ZD2_rd_ptr[0]);


--DE2L752 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7424 at LC5_9_O3
--operation mode is normal

DE2L752 = !DE2L813Q & !DE2L613Q & DE1L613Q;


--DE2L852 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7425 at LC3_12_P3
--operation mode is normal

DE2L852 = !DE2L122 # !DE2L222 # !DE2L752 # !DE2L622;


--DE2L712 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~780 at LC2_4_P3
--operation mode is normal

DE2L712 = DE2L913Q & DE2L67;


--DE2L952 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7426 at LC9_9_O3
--operation mode is normal

DE2L952 = DE2L613Q # DE2L813Q # DE1L123Q # !DE1L613Q;


--DE2L062 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7427 at LC6_9_O3
--operation mode is normal

DE2L062 = DE2L913Q # DE2L952 # !DE2L122 # !DE2L622;


--AE2L56Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~20 at LC7_11_F2
--operation mode is normal

AE2L56Q_lut_out = AE2L56Q & (!TriggerComplete_1 # !AE2L86Q) # !AE2L56Q & VD1_ATWDTrigger_B_sig & (!TriggerComplete_1 # !AE2L86Q);
AE2L56Q = DFFE(AE2L56Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L31Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~reg0 at LC2_3_U2
--operation mode is normal

DE2L31Q_lut_out = ATWD1_D[9];
DE2L31Q = DFFE(DE2L31Q_lut_out, GLOBAL(JE1_outclock1), , , DE2L21);


--DE2L11Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[8]~reg0 at LC7_3_U2
--operation mode is normal

DE2L11Q_lut_out = ATWD1_D[8];
DE2L11Q = DFFE(DE2L11Q_lut_out, GLOBAL(JE1_outclock1), , , DE2L21);


--DE2L01Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[7]~reg0 at LC1_3_U2
--operation mode is normal

DE2L01Q_lut_out = ATWD1_D[7];
DE2L01Q = DFFE(DE2L01Q_lut_out, GLOBAL(JE1_outclock1), , , DE2L21);


--DE2L06 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i626~48 at LC3_3_U3
--operation mode is normal

DE2L06 = !DE2L01Q & DE2L323Q & (DE2L11Q $ DE2L31Q);


--DE2L96 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~567 at LC3_16_U3
--operation mode is normal

DE2L96 = DE2_readout_cnt[7] & (DE2L623Q # !DE2L762);


--DE2L27 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~579 at LC10_16_U3
--operation mode is normal

DE2L27 = DE2_readout_cnt[4] & (DE2L623Q # !DE2L762);


--DE2L17 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~575 at LC6_16_U3
--operation mode is normal

DE2L17 = DE2_readout_cnt[5] & (DE2L623Q # !DE2L762);


--DE2L07 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~571 at LC2_16_U3
--operation mode is normal

DE2L07 = DE2_readout_cnt[6] & (DE2L623Q # !DE2L762);


--DE2L162 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7428 at LC3_16_Z3
--operation mode is normal

DE2L162 = DE2L223Q & DE2L202 # !DE2L322 # !DE1L613Q;


--DE2L262 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7429 at LC9_16_Z3
--operation mode is normal

DE2L262 = DE2L223Q & DE2L402 # !DE2L322 # !DE1L613Q;


--DE2L47 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~587 at LC3_14_U3
--operation mode is normal

DE2L47 = DE2_readout_cnt[2] & (DE2L623Q # !DE2L762);


--DE2L37 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~583 at LC10_15_U3
--operation mode is normal

DE2L37 = DE2_readout_cnt[3] & (DE2L623Q # !DE2L762);


--DE2L362 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7430 at LC1_13_Z3
--operation mode is normal

DE2L362 = !DE2L713Q & !DE2L323Q & !DE2L023Q & !DE2L913Q;


--DE2L662 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7438 at LC2_13_Z3
--operation mode is normal

DE2L662 = (!DE2L123Q & !DE1L123Q) & CASCADE(DE2L362);

--DE2L862 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7441 at LC2_13_Z3
--operation mode is normal

DE2L862 = (!DE2L123Q & !DE1L123Q) & CASCADE(DE2L362);


--B1L54 is calibration_sources:inst_calibration_sources|i67~131 at LC7_3_P2
--operation mode is normal

B1L54 = !N2_sload_path[3] # !N2_sload_path[0] # !N2_sload_path[1] # !N2_sload_path[2];


--B1_now is calibration_sources:inst_calibration_sources|now at LC1_15_G1
--operation mode is normal

B1_now_lut_out = B1L48 # !B1_delay_bit & B1L21 & B1L411;
B1_now = DFFE(B1_now_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--B1L08 is calibration_sources:inst_calibration_sources|i~464 at LC6_3_P2
--operation mode is normal

B1L08 = !N2_sload_path[0] & !N2_sload_path[1] & !N2_sload_path[2];


--B1L64 is calibration_sources:inst_calibration_sources|i67~132 at LC8_3_P2
--operation mode is normal

B1L64 = B1L08 & !B1_now & !N2_sload_path[3] # !B1L54;


--B1L18 is calibration_sources:inst_calibration_sources|i~465 at LC10_6_N3
--operation mode is normal

B1L18 = !N1_q[5] # !N1_q[4];


--B1L76 is calibration_sources:inst_calibration_sources|i441~0 at LC6_5_N3
--operation mode is normal

B1L76 = N1_q[6] & (B1L97 # B1L18 # !N1_q[7]);


--B1_ATWD_R2R is calibration_sources:inst_calibration_sources|ATWD_R2R at LC3_14_N3
--operation mode is normal

B1_ATWD_R2R_lut_out = B1L36;
B1_ATWD_R2R = DFFE(B1_ATWD_R2R_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--B1L46 is calibration_sources:inst_calibration_sources|i429~38 at LC1_5_N2
--operation mode is normal

B1L46 = B1_now_action & (J1_CS_ctrl_local.CS_enable[5] # J1_CS_ctrl_local.CS_enable[4]);


--B1L56 is calibration_sources:inst_calibration_sources|i429~39 at LC3_4_N3
--operation mode is normal

B1L56 = !B1_ATWD_R2R & !B1_fe_R2R & !B1L46 # !B1L57;


--B1L66 is calibration_sources:inst_calibration_sources|i440~0 at LC7_5_N3
--operation mode is normal

B1L66 = N1_q[7] & (B1L97 # B1L18 # !N1_q[6]);


--B1L37 is calibration_sources:inst_calibration_sources|i447~0 at LC4_5_N3
--operation mode is normal

B1L37 = N1_q[0] & (B1L87 # B1L97 # B1L18);


--B1L27 is calibration_sources:inst_calibration_sources|i446~0 at LC3_7_N3
--operation mode is normal

B1L27 = N1_q[1] & (B1L87 # B1L97 # B1L18);


--B1L17 is calibration_sources:inst_calibration_sources|i445~0 at LC6_7_N3
--operation mode is normal

B1L17 = N1_q[2] & (B1L87 # B1L97 # B1L18);


--B1L07 is calibration_sources:inst_calibration_sources|i444~0 at LC9_5_N3
--operation mode is normal

B1L07 = N1_q[3] & (B1L87 # B1L18 # B1L97);


--B1L96 is calibration_sources:inst_calibration_sources|i443~0 at LC5_7_N3
--operation mode is normal

B1L96 = N1_q[4] & (B1L97 # B1L87 # !N1_q[5]);


--B1L86 is calibration_sources:inst_calibration_sources|i442~0 at LC8_5_N3
--operation mode is normal

B1L86 = N1_q[5] & (B1L87 # B1L97 # !N1_q[4]);


--WB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~580 at LC3_9_C4
--operation mode is normal

WB1L4 = !N6_sload_path[1] & N6_sload_path[3] & !N6_sload_path[0];


--WB1L42Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~34 at LC6_9_C4
--operation mode is normal

WB1L42Q_lut_out = WB1L32Q # WB1L42Q & (N6_sload_path[2] # !WB1L4);
WB1L42Q = DFFE(WB1L42Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--JB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXSTOP~234 at LC5_8_L4
--operation mode is normal

JB1L81 = !WB1L02Q & JB1L52Q & (!JB1L41 # !N4_sload_path[2]);


--JB1_rxcteq9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9 at LC8_7_L4
--operation mode is normal

JB1_rxcteq9 = !N4_sload_path[4] & N4_sload_path[3] & !N4_sload_path[2] & JB1L31;

--JB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9~21 at LC8_7_L4
--operation mode is normal

JB1L61 = !N4_sload_path[4] & N4_sload_path[3] & !N4_sload_path[2] & JB1L31;


--JB1L82Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~42 at LC2_7_L4
--operation mode is normal

JB1L82Q_lut_out = JB1L91Q # JB1L62Q # !JB1_rxcteq9 & JB1L82Q;
JB1L82Q = DFFE(JB1L82Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--Q1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CRES_WAIT~16 at LC3_2_F3
--operation mode is normal

Q1L22 = !Y1L7Q & Q1_CRES_WAIT;


--Q1_PON is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|PON at LC6_2_F3
--operation mode is normal

Q1_PON_lut_out = T1L81Q # Q1_PON & !N33_sload_path[5];
Q1_PON = DFFE(Q1_PON_lut_out, GLOBAL(JE1_outclock0), , , );


--Q1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|DRREQ_WT~11 at LC7_6_F3
--operation mode is normal

Q1L52 = Q1_DRREQ_WT & !Y1L71Q;


--JB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~882 at LC3_1_H4
--operation mode is normal

JB1L5 = NB1_dffs[4] & NB1_dffs[3] & !NB1_dffs[5] & !NB1_dffs[1];


--Y1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~48 at LC5_9_J4
--operation mode is normal

Y1L11 = !JB1L4 & Y1L8 & (A_nB $ !NB1_dffs[7]);


--BB1_CTR_ERR is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR at LC5_16_H4
--operation mode is normal

BB1_CTR_ERR_lut_out = BB1_CTR_MSG & (JB1L92Q # JB1L11Q & BB1L81);
BB1_CTR_ERR = DFFE(BB1_CTR_ERR_lut_out, GLOBAL(JE1_outclock0), !T1L81Q, , );


--BB1_CTR_MSG is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CTR_MSG at LC9_16_H4
--operation mode is normal

BB1_CTR_MSG_lut_out = BB1_CTR_MSG & (BB1L1 # !BB1_IDLE & BB1L3) # !BB1_CTR_MSG & !BB1_IDLE & BB1L3;
BB1_CTR_MSG = DFFE(BB1_CTR_MSG_lut_out, GLOBAL(JE1_outclock0), !T1L81Q, , );


--BB1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~88 at LC10_15_H4
--operation mode is normal

BB1L72 = BB1_DAT_MSG & (BB1_BYTE0 # BB1_CTR_MSG & BB1_EOF_WAIT) # !BB1_DAT_MSG & BB1_CTR_MSG & BB1_EOF_WAIT;


--BB1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~89 at LC10_16_H4
--operation mode is normal

BB1L82 = !DB1L21 & BB1L72 & JB1L11Q & !DB1L71;


--BB1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~90 at LC7_14_H4
--operation mode is normal

BB1L92 = !BB1_IDLE & (!Y1L01Q & !Y1L21Q # !Y1L5);


--BB1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~73 at LC9_15_H4
--operation mode is normal

BB1L53 = BB1_DATA_OK # BB1_STF_WAIT # BB1_CTRL_OK;


--BB1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~74 at LC6_14_H4
--operation mode is normal

BB1L63 = BB1L53 # !Y1L21Q & Y1L5 & !Y1L01Q;


--BB1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~75 at LC6_15_H4
--operation mode is normal

BB1L73 = JB1L11Q & (BB1_BYTE0 # BB1_EOF_WAIT);


--BB1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~76 at LC5_15_H4
--operation mode is normal

BB1L83 = BB1L63 # BB1L73 & (DB1L71 # DB1L21);


--JB1L22Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~34 at LC1_1_H4
--operation mode is normal

JB1L22Q_lut_out = JB1L1 & (JB1L7 # JB1L6 # !JB1L2);
JB1L22Q = DFFE(JB1L22Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--JB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~16 at LC9_2_H4
--operation mode is normal

JB1L8 = JB1L22Q # JB1L01Q;


--JB1L72Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~40 at LC6_8_L4
--operation mode is normal

JB1L72Q_lut_out = !JB1_rxcteq5 & (JB1L72Q # WB1L02Q & JB1L32Q);
JB1L72Q = DFFE(JB1L72Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--JB1L32Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~35 at LC10_7_L4
--operation mode is normal

JB1L32Q_lut_out = JB1L71 # !JB1_rxcteq5 & !WB1L02Q & JB1L32Q;
JB1L32Q = DFFE(JB1L32Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--DB1_crc32_en is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32_en at LC8_12_H4
--operation mode is normal

DB1_crc32_en_lut_out = !BB1_START & DB1L34Q & !BB1_STF_WAIT;
DB1_crc32_en = DFFE(DB1_crc32_en_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--BB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|crc_init~233 at LC5_12_H4
--operation mode is normal

BB1L61 = !BB1_STF_WAIT & !BB1_START;


--YB1_i16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i16 at LC5_9_H4
--operation mode is normal

YB1_i16 = YB1_SRG[31] $ YB1_SRG[22];


--YB1_i17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i17 at LC1_10_H4
--operation mode is normal

YB1_i17 = YB1_SRG[25] $ YB1_SRG[31];


--YB1_i15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i15 at LC2_11_H4
--operation mode is normal

YB1_i15 = YB1_SRG[21] $ YB1_SRG[31];


--YB1_i14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i14 at LC8_11_H4
--operation mode is normal

YB1_i14 = YB1_SRG[15] $ YB1_SRG[31];


--YB1_i12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i12 at LC10_13_H4
--operation mode is normal

YB1_i12 = YB1_SRG[10] $ YB1_SRG[31];


--YB1_i13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i13 at LC1_6_H4
--operation mode is normal

YB1_i13 = YB1_SRG[11] $ YB1_SRG[31];


--YB1_i9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i9 at LC3_12_H4
--operation mode is normal

YB1_i9 = YB1_SRG[31] $ YB1_SRG[6];


--YB1_i10 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i10 at LC8_13_H4
--operation mode is normal

YB1_i10 = YB1_SRG[31] $ YB1_SRG[7];


--YB1_i11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i11 at LC6_13_H4
--operation mode is normal

YB1_i11 = YB1_SRG[9] $ YB1_SRG[31];


--YB1_i7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i7 at LC10_8_H4
--operation mode is normal

YB1_i7 = YB1_SRG[31] $ YB1_SRG[3];


--YB1_i8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i8 at LC10_6_H4
--operation mode is normal

YB1_i8 = YB1_SRG[31] $ YB1_SRG[4];


--DB1_crc32_data is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32_data at LC8_1_H4
--operation mode is normal

DB1_crc32_data_lut_out = DB1_srg[7];
DB1_crc32_data = DFFE(DB1_crc32_data_lut_out, GLOBAL(JE1_outclock0), , , !Q1L72);


--YB1_i4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i4 at LC6_11_H4
--operation mode is normal

YB1_i4 = YB1_SRG[31] $ DB1_crc32_data;


--YB1_i5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i5 at LC4_7_H4
--operation mode is normal

YB1_i5 = YB1_SRG[31] $ YB1_SRG[0];


--YB1_i6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i6 at LC2_7_H4
--operation mode is normal

YB1_i6 = YB1_SRG[1] $ YB1_SRG[31];


--ED1_BYT2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT2 at LC5_3_J3
--operation mode is normal

ED1_BYT2_lut_out = ED1_BYT1;
ED1_BYT2 = DFFE(ED1_BYT2_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , KD1L6Q);


--ZD2L731 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|wr_ptr[1]~16 at LC3_4_F2
--operation mode is normal

ZD2L731 = ZD2_wr_ptr[0] & AE2L76Q;


--ZD2L331 is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|rd_ptr[1]~0 at LC3_3_F2
--operation mode is normal

ZD2L331 = !UD1_AnB & ZD2_rd_ptr[0] & UD1_read_done;


--ZD1L731 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|wr_ptr[1]~16 at LC3_4_O2
--operation mode is normal

ZD1L731 = ZD1_wr_ptr[0] & AE1L76Q;


--ZD1L331 is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|rd_ptr[1]~0 at LC9_12_I2
--operation mode is normal

ZD1L331 = ZD1_rd_ptr[0] & UD1_AnB & UD1_read_done;


--UD1L314 is daq:inst_daq|mem_interface:inst_mem_interface|i~3238 at LC5_13_B2
--operation mode is normal

UD1L314 = UD1L854Q & (J1_DAQ_ctrl_local.LBM_mode[1] # !UD1_start_address[23] # !J1_DAQ_ctrl_local.LBM_mode[0]);


--UD1L414 is daq:inst_daq|mem_interface:inst_mem_interface|i~3240 at LC4_15_M2
--operation mode is normal

UD1L414 = !UD1L13 & UD1L454Q & SE1_SLAVEHREADYO & !UD1L23;


--UD1L8 is daq:inst_daq|mem_interface:inst_mem_interface|i212~167 at LC2_11_U2
--operation mode is normal

UD1L8 = UD1_rdaddr[1] & UD1_rdaddr[2] & UD1_rdaddr[3] & UD1_rdaddr[0];

--UD1L01 is daq:inst_daq|mem_interface:inst_mem_interface|i212~173 at LC2_11_U2
--operation mode is normal

UD1L01 = UD1_rdaddr[1] & UD1_rdaddr[2] & UD1_rdaddr[3] & UD1_rdaddr[0];


--UD1L653 is daq:inst_daq|mem_interface:inst_mem_interface|i~3 at LC5_11_U2
--operation mode is normal

UD1L653 = !UD1_rdaddr[5] # !UD1L8 # !UD1_rdaddr[4] # !UD1_rdaddr[6];


--UD1L514 is daq:inst_daq|mem_interface:inst_mem_interface|i~3241 at LC5_15_M2
--operation mode is normal

UD1L514 = UD1L414 # !UD1L653 & UD1L554Q & !UD1L03;


--KE1L13 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6632 at LC5_8_M1
--operation mode is normal

KE1L13 = (SE1_MASTERHTRANS[0] & !KE1L33Q # !SE1_MASTERHTRANS[0] & (SE1_MASTERHTRANS[1] & SE1_MASTERHWRITE # !SE1_MASTERHTRANS[1] & !KE1L33Q)) & CASCADE(KE1L2);


--UD1L614 is daq:inst_daq|mem_interface:inst_mem_interface|i~3245 at LC3_13_B2
--operation mode is normal

UD1L614 = !J1_DAQ_ctrl_local.LBM_mode[1] & UD1_start_address[23];


--SD1L751 is daq:inst_daq|ahb_master:inst_ahb_master|i~8720 at LC6_9_A2
--operation mode is normal

SD1L751 = (!SE1_SLAVEHREADYO # !UD1L1Q) & CASCADE(SD1L851);


--AE1L22 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0~0 at LC10_12_O2
--operation mode is normal

AE1L22 = !H1L4Q & !AE1L56Q;


--UD1_done_pulse_done_last is daq:inst_daq|mem_interface:inst_mem_interface|done_pulse_done_last at LC3_7_B2
--operation mode is normal

UD1_done_pulse_done_last_lut_out = UD1L854Q;
UD1_done_pulse_done_last = DFFE(UD1_done_pulse_done_last_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--CE1L2 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~49 at LC10_15_O2
--operation mode is normal

CE1L2 = !CE1L1Q # !N52_sload_path[0] # !N52_sload_path[2] # !N52_sload_path[1];


--CE1L3 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~50 at LC7_14_O2
--operation mode is normal

CE1L3 = !N52_sload_path[4] # !N52_sload_path[3];


--CE1L4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~51 at LC5_14_O2
--operation mode is normal

CE1L4 = CE1L3 # !N52_sload_path[5] # !N52_sload_path[6] # !N52_sload_path[7];


--CE1L6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~132 at LC9_16_O2
--operation mode is normal

CE1L6 = CE1L1Q # AE1_enable & !J1_DAQ_ctrl_local.DAQ_mode[1] & VD1_ATWDTrigger_A_sig;

--CE1L8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~134 at LC9_16_O2
--operation mode is normal

CE1L8 = CE1L1Q # AE1_enable & !J1_DAQ_ctrl_local.DAQ_mode[1] & VD1_ATWDTrigger_A_sig;


--N52_sset_path[0] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[0] at LC2_14_O2
--operation mode is normal

N52_sset_path[0] = N52_sload_path[0] # !CE1L2 & !CE1L4 # !CE1L6;


--N52_sset_path[1] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[1] at LC7_16_O2
--operation mode is normal

N52_sset_path[1] = N52_sload_path[1] # !CE1L4 & !CE1L2 # !CE1L6;


--N52_sset_path[2] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[2] at LC9_15_O2
--operation mode is normal

N52_sset_path[2] = N52_sload_path[2] # !CE1L2 & !CE1L4 # !CE1L6;


--N52_sset_path[3] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[3] at LC4_16_O2
--operation mode is normal

N52_sset_path[3] = N52_sload_path[3] # !CE1L4 & !CE1L2 # !CE1L6;


--N52_sset_path[4] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[4] at LC3_16_O2
--operation mode is normal

N52_sset_path[4] = N52_sload_path[4] # !CE1L4 & !CE1L2 # !CE1L6;


--N52_sset_path[5] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[5] at LC8_16_O2
--operation mode is normal

N52_sset_path[5] = N52_sload_path[5] # !CE1L4 & !CE1L2 # !CE1L6;


--N52_sset_path[6] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[6] at LC1_16_O2
--operation mode is normal

N52_sset_path[6] = N52_sload_path[6] # !CE1L4 & !CE1L2 # !CE1L6;


--N52_sset_path[7] is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_5|alt_synch_counter:wysi_counter|sset_path[7] at LC6_16_O2
--operation mode is normal

N52_sset_path[7] = N52_sload_path[7] # !CE1L4 & !CE1L2 # !CE1L6;


--UD1L753 is daq:inst_daq|mem_interface:inst_mem_interface|i~28 at LC5_15_B2
--operation mode is normal

UD1L753 = UD1L354Q # UD1L854Q # !UD1L443 # !UD1L944Q;


--UD1L714 is daq:inst_daq|mem_interface:inst_mem_interface|i~3246 at LC2_12_U2
--operation mode is normal

UD1L714 = UD1L654Q # UD1L554Q & (UD1L653 # !UD1L03);


--WC01_q[0] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[0] at EC1_1_P3
WC01_q[0]_data_in = SE1_MASTERHWDATA[0];
WC01_q[0]_write_enable = J1_i7909;
WC01_q[0]_clock_0 = GLOBAL(JE1_outclock0);
WC01_q[0]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC01_q[0]_read_address = RD_ADDR(DE1_readout_cnt[0], DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1]);
WC01_q[0] = MEMORY_SEGMENT(WC01_q[0]_data_in, WC01_q[0]_write_enable, WC01_q[0]_clock_0, , , , , , VCC, WC01_q[0]_write_address, WC01_q[0]_read_address);


--DE1L5Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[2]~reg0 at LC4_2_T3
--operation mode is normal

DE1L5Q_lut_out = ATWD0_D[2];
DE1L5Q = DFFE(DE1L5Q_lut_out, GLOBAL(JE1_outclock1), , , DE1L21);


--DE1L4Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[1]~reg0 at LC10_2_T3
--operation mode is normal

DE1L4Q_lut_out = ATWD0_D[1];
DE1L4Q = DFFE(DE1L4Q_lut_out, GLOBAL(JE1_outclock1), , , DE1L21);


--DE1L3Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[0]~reg0 at LC2_3_T3
--operation mode is normal

DE1L3Q_lut_out = ATWD0_D[0];
DE1L3Q = DFFE(DE1L3Q_lut_out, GLOBAL(JE1_outclock1), , , DE1L21);


--DE1L8Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[5]~reg0 at LC8_3_T3
--operation mode is normal

DE1L8Q_lut_out = ATWD0_D[5];
DE1L8Q = DFFE(DE1L8Q_lut_out, GLOBAL(JE1_outclock1), , , DE1L21);


--DE1L7Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[4]~reg0 at LC3_2_T3
--operation mode is normal

DE1L7Q_lut_out = ATWD0_D[4];
DE1L7Q = DFFE(DE1L7Q_lut_out, GLOBAL(JE1_outclock1), , , DE1L21);


--DE1L6Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[3]~reg0 at LC6_2_T3
--operation mode is normal

DE1L6Q_lut_out = ATWD0_D[3];
DE1L6Q = DFFE(DE1L6Q_lut_out, GLOBAL(JE1_outclock1), , , DE1L21);


--DE1L9Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[6]~reg0 at LC6_3_T3
--operation mode is normal

DE1L9Q_lut_out = ATWD0_D[6];
DE1L9Q = DFFE(DE1L9Q_lut_out, GLOBAL(JE1_outclock1), , , DE1L21);


--EE1_i6 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i6 at LC7_3_T3
--operation mode is normal

EE1_i6 = DE1L9Q $ DE1L01Q $ DE1L31Q $ DE1L11Q;


--EE1_i9 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i9 at LC5_2_T3
--operation mode is normal

EE1_i9 = DE1L7Q $ DE1L8Q $ DE1L6Q $ EE1_i6;


--EE1_i12 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i12 at LC7_2_T3
--operation mode is normal

EE1_i12 = DE1L5Q $ DE1L3Q $ DE1L4Q $ EE1_i9;


--AE2L22 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[16]~reg0~0 at LC7_10_F2
--operation mode is normal

AE2L22 = !AE2L56Q & !H1L4Q;


--CE2L2 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~49 at LC7_16_F2
--operation mode is normal

CE2L2 = !N62_sload_path[2] # !N62_sload_path[1] # !N62_sload_path[0] # !CE2L1Q;


--CE2L3 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~50 at LC3_13_F2
--operation mode is normal

CE2L3 = !N62_sload_path[4] # !N62_sload_path[3];


--CE2L4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~51 at LC7_13_F2
--operation mode is normal

CE2L4 = CE2L3 # !N62_sload_path[7] # !N62_sload_path[6] # !N62_sload_path[5];


--CE2L6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~132 at LC9_15_F2
--operation mode is normal

CE2L6 = CE2L1Q # AE2_enable & VD1_ATWDTrigger_B_sig & !J1_DAQ_ctrl_local.DAQ_mode[1];

--CE2L8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~134 at LC9_15_F2
--operation mode is normal

CE2L8 = CE2L1Q # AE2_enable & VD1_ATWDTrigger_B_sig & !J1_DAQ_ctrl_local.DAQ_mode[1];


--N62_sset_path[0] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[0] at LC9_16_F2
--operation mode is normal

N62_sset_path[0] = N62_sload_path[0] # !CE2L4 & !CE2L2 # !CE2L6;


--N62_sset_path[1] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[1] at LC3_15_F2
--operation mode is normal

N62_sset_path[1] = N62_sload_path[1] # !CE2L2 & !CE2L4 # !CE2L6;


--N62_sset_path[2] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[2] at LC2_15_F2
--operation mode is normal

N62_sset_path[2] = N62_sload_path[2] # !CE2L4 & !CE2L2 # !CE2L6;


--N62_sset_path[3] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[3] at LC6_15_F2
--operation mode is normal

N62_sset_path[3] = N62_sload_path[3] # !CE2L4 & !CE2L2 # !CE2L6;


--N62_sset_path[4] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[4] at LC5_15_F2
--operation mode is normal

N62_sset_path[4] = N62_sload_path[4] # !CE2L4 & !CE2L2 # !CE2L6;


--N62_sset_path[5] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[5] at LC7_15_F2
--operation mode is normal

N62_sset_path[5] = N62_sload_path[5] # !CE2L4 & !CE2L2 # !CE2L6;


--N62_sset_path[6] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[6] at LC8_15_F2
--operation mode is normal

N62_sset_path[6] = N62_sload_path[6] # !CE2L4 & !CE2L2 # !CE2L6;


--N62_sset_path[7] is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|lpm_counter:wr_addr_rtl_4|alt_synch_counter:wysi_counter|sset_path[7] at LC1_15_F2
--operation mode is normal

N62_sset_path[7] = N62_sload_path[7] # !CE2L4 & !CE2L2 # !CE2L6;


--WC11_q[0] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[0] at EC3_1_Y3
WC11_q[0]_data_in = SE1_MASTERHWDATA[0];
WC11_q[0]_write_enable = J1_i7970;
WC11_q[0]_clock_0 = GLOBAL(JE1_outclock0);
WC11_q[0]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC11_q[0]_read_address = RD_ADDR(DE2_readout_cnt[0], DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1]);
WC11_q[0] = MEMORY_SEGMENT(WC11_q[0]_data_in, WC11_q[0]_write_enable, WC11_q[0]_clock_0, , , , , , VCC, WC11_q[0]_write_address, WC11_q[0]_read_address);


--DE2L5Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[2]~reg0 at LC3_2_U2
--operation mode is normal

DE2L5Q_lut_out = ATWD1_D[2];
DE2L5Q = DFFE(DE2L5Q_lut_out, GLOBAL(JE1_outclock1), , , DE2L21);


--DE2L4Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[1]~reg0 at LC8_3_U2
--operation mode is normal

DE2L4Q_lut_out = ATWD1_D[1];
DE2L4Q = DFFE(DE2L4Q_lut_out, GLOBAL(JE1_outclock1), , , DE2L21);


--DE2L3Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[0]~reg0 at LC10_3_U2
--operation mode is normal

DE2L3Q_lut_out = ATWD1_D[0];
DE2L3Q = DFFE(DE2L3Q_lut_out, GLOBAL(JE1_outclock1), , , DE2L21);


--DE2L8Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[5]~reg0 at LC9_3_U2
--operation mode is normal

DE2L8Q_lut_out = ATWD1_D[5];
DE2L8Q = DFFE(DE2L8Q_lut_out, GLOBAL(JE1_outclock1), , , DE2L21);


--DE2L7Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[4]~reg0 at LC6_3_U2
--operation mode is normal

DE2L7Q_lut_out = ATWD1_D[4];
DE2L7Q = DFFE(DE2L7Q_lut_out, GLOBAL(JE1_outclock1), , , DE2L21);


--DE2L6Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[3]~reg0 at LC5_3_U2
--operation mode is normal

DE2L6Q_lut_out = ATWD1_D[3];
DE2L6Q = DFFE(DE2L6Q_lut_out, GLOBAL(JE1_outclock1), , , DE2L21);


--DE2L9Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[6]~reg0 at LC3_3_U2
--operation mode is normal

DE2L9Q_lut_out = ATWD1_D[6];
DE2L9Q = DFFE(DE2L9Q_lut_out, GLOBAL(JE1_outclock1), , , DE2L21);


--EE2_i6 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i6 at LC9_2_U2
--operation mode is normal

EE2_i6 = DE2L31Q $ DE2L01Q $ DE2L11Q $ DE2L9Q;


--EE2_i9 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i9 at LC5_2_U2
--operation mode is normal

EE2_i9 = EE2_i6 $ DE2L6Q $ DE2L7Q $ DE2L8Q;


--EE2_i12 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i12 at LC7_2_U2
--operation mode is normal

EE2_i12 = EE2_i9 $ DE2L4Q $ DE2L5Q $ DE2L3Q;


--DE2L462 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7432 at LC3_8_Z3
--operation mode is normal

DE2L462 = !DE2L613Q & !DE2L813Q & !DE2L713Q;


--DE2L562 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7433 at LC9_8_Z3
--operation mode is normal

DE2L562 = DE2L462 & !DE2L913Q & DE2L122 & DE2L222;


--WC01_q[1] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[1] at EC3_1_O3
WC01_q[1]_data_in = SE1_MASTERHWDATA[1];
WC01_q[1]_write_enable = J1_i7909;
WC01_q[1]_clock_0 = GLOBAL(JE1_outclock0);
WC01_q[1]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC01_q[1]_read_address = RD_ADDR(DE1_readout_cnt[0], DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1]);
WC01_q[1] = MEMORY_SEGMENT(WC01_q[1]_data_in, WC01_q[1]_write_enable, WC01_q[1]_clock_0, , , , , , VCC, WC01_q[1]_write_address, WC01_q[1]_read_address);


--EE1_i5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i5 at LC9_3_T3
--operation mode is normal

EE1_i5 = DE1L01Q $ DE1L31Q $ DE1L11Q;


--EE1_i8 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i8 at LC9_2_T3
--operation mode is normal

EE1_i8 = DE1L7Q $ DE1L8Q $ EE1_i5 $ DE1L9Q;


--EE1_i11 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i11 at LC5_1_T3
--operation mode is normal

EE1_i11 = DE1L4Q $ DE1L6Q $ DE1L5Q $ EE1_i8;


--WC11_q[1] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[1] at EC3_1_Z3
WC11_q[1]_data_in = SE1_MASTERHWDATA[1];
WC11_q[1]_write_enable = J1_i7970;
WC11_q[1]_clock_0 = GLOBAL(JE1_outclock0);
WC11_q[1]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC11_q[1]_read_address = RD_ADDR(DE2_readout_cnt[0], DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1]);
WC11_q[1] = MEMORY_SEGMENT(WC11_q[1]_data_in, WC11_q[1]_write_enable, WC11_q[1]_clock_0, , , , , , VCC, WC11_q[1]_write_address, WC11_q[1]_read_address);


--EE2_i5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i5 at LC8_2_U2
--operation mode is normal

EE2_i5 = DE2L31Q $ DE2L11Q $ DE2L01Q;


--EE2_i8 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i8 at LC2_2_U2
--operation mode is normal

EE2_i8 = EE2_i5 $ DE2L9Q $ DE2L7Q $ DE2L8Q;


--EE2_i11 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i11 at LC4_2_U2
--operation mode is normal

EE2_i11 = DE2L5Q $ DE2L4Q $ EE2_i8 $ DE2L6Q;


--WC01_q[2] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[2] at EC1_1_O3
WC01_q[2]_data_in = SE1_MASTERHWDATA[2];
WC01_q[2]_write_enable = J1_i7909;
WC01_q[2]_clock_0 = GLOBAL(JE1_outclock0);
WC01_q[2]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC01_q[2]_read_address = RD_ADDR(DE1_readout_cnt[0], DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1]);
WC01_q[2] = MEMORY_SEGMENT(WC01_q[2]_data_in, WC01_q[2]_write_enable, WC01_q[2]_clock_0, , , , , , VCC, WC01_q[2]_write_address, WC01_q[2]_read_address);


--EE1_i4 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i4 at LC1_3_T3
--operation mode is normal

EE1_i4 = DE1L31Q $ DE1L11Q;


--EE1_i7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i7 at LC8_2_T3
--operation mode is normal

EE1_i7 = DE1L01Q $ DE1L8Q $ EE1_i4 $ DE1L9Q;


--EE1_i10 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i10 at LC3_1_T3
--operation mode is normal

EE1_i10 = DE1L7Q $ DE1L6Q $ DE1L5Q $ EE1_i7;


--WC11_q[2] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[2] at EC4_1_Z3
WC11_q[2]_data_in = SE1_MASTERHWDATA[2];
WC11_q[2]_write_enable = J1_i7970;
WC11_q[2]_clock_0 = GLOBAL(JE1_outclock0);
WC11_q[2]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC11_q[2]_read_address = RD_ADDR(DE2_readout_cnt[0], DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1]);
WC11_q[2] = MEMORY_SEGMENT(WC11_q[2]_data_in, WC11_q[2]_write_enable, WC11_q[2]_clock_0, , , , , , VCC, WC11_q[2]_write_address, WC11_q[2]_read_address);


--EE2_i4 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i4 at LC10_2_U2
--operation mode is normal

EE2_i4 = DE2L31Q $ DE2L11Q;


--EE2_i7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i7 at LC6_2_U2
--operation mode is normal

EE2_i7 = EE2_i4 $ DE2L8Q $ DE2L01Q $ DE2L9Q;


--EE2_i10 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|gray2bin:inst_gray2bin|i10 at LC1_2_U2
--operation mode is normal

EE2_i10 = EE2_i7 $ DE2L7Q $ DE2L5Q $ DE2L6Q;


--WC01_q[3] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[3] at EC4_1_T3
WC01_q[3]_data_in = SE1_MASTERHWDATA[3];
WC01_q[3]_write_enable = J1_i7909;
WC01_q[3]_clock_0 = GLOBAL(JE1_outclock0);
WC01_q[3]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC01_q[3]_read_address = RD_ADDR(DE1_readout_cnt[0], DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1]);
WC01_q[3] = MEMORY_SEGMENT(WC01_q[3]_data_in, WC01_q[3]_write_enable, WC01_q[3]_clock_0, , , , , , VCC, WC01_q[3]_write_address, WC01_q[3]_read_address);


--WC11_q[3] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[3] at EC3_1_U3
WC11_q[3]_data_in = SE1_MASTERHWDATA[3];
WC11_q[3]_write_enable = J1_i7970;
WC11_q[3]_clock_0 = GLOBAL(JE1_outclock0);
WC11_q[3]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC11_q[3]_read_address = RD_ADDR(DE2_readout_cnt[0], DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1]);
WC11_q[3] = MEMORY_SEGMENT(WC11_q[3]_data_in, WC11_q[3]_write_enable, WC11_q[3]_clock_0, , , , , , VCC, WC11_q[3]_write_address, WC11_q[3]_read_address);


--WC01_q[4] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[4] at EC3_1_T3
WC01_q[4]_data_in = SE1_MASTERHWDATA[4];
WC01_q[4]_write_enable = J1_i7909;
WC01_q[4]_clock_0 = GLOBAL(JE1_outclock0);
WC01_q[4]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC01_q[4]_read_address = RD_ADDR(DE1_readout_cnt[0], DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1]);
WC01_q[4] = MEMORY_SEGMENT(WC01_q[4]_data_in, WC01_q[4]_write_enable, WC01_q[4]_clock_0, , , , , , VCC, WC01_q[4]_write_address, WC01_q[4]_read_address);


--WC11_q[4] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[4] at EC2_1_U3
WC11_q[4]_data_in = SE1_MASTERHWDATA[4];
WC11_q[4]_write_enable = J1_i7970;
WC11_q[4]_clock_0 = GLOBAL(JE1_outclock0);
WC11_q[4]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC11_q[4]_read_address = RD_ADDR(DE2_readout_cnt[0], DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1]);
WC11_q[4] = MEMORY_SEGMENT(WC11_q[4]_data_in, WC11_q[4]_write_enable, WC11_q[4]_clock_0, , , , , , VCC, WC11_q[4]_write_address, WC11_q[4]_read_address);


--WC01_q[5] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[5] at EC2_1_T3
WC01_q[5]_data_in = SE1_MASTERHWDATA[5];
WC01_q[5]_write_enable = J1_i7909;
WC01_q[5]_clock_0 = GLOBAL(JE1_outclock0);
WC01_q[5]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC01_q[5]_read_address = RD_ADDR(DE1_readout_cnt[0], DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1]);
WC01_q[5] = MEMORY_SEGMENT(WC01_q[5]_data_in, WC01_q[5]_write_enable, WC01_q[5]_clock_0, , , , , , VCC, WC01_q[5]_write_address, WC01_q[5]_read_address);


--WC11_q[5] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[5] at EC4_1_U3
WC11_q[5]_data_in = SE1_MASTERHWDATA[5];
WC11_q[5]_write_enable = J1_i7970;
WC11_q[5]_clock_0 = GLOBAL(JE1_outclock0);
WC11_q[5]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC11_q[5]_read_address = RD_ADDR(DE2_readout_cnt[0], DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1]);
WC11_q[5] = MEMORY_SEGMENT(WC11_q[5]_data_in, WC11_q[5]_write_enable, WC11_q[5]_clock_0, , , , , , VCC, WC11_q[5]_write_address, WC11_q[5]_read_address);


--WC01_q[6] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[6] at EC1_1_T3
WC01_q[6]_data_in = SE1_MASTERHWDATA[6];
WC01_q[6]_write_enable = J1_i7909;
WC01_q[6]_clock_0 = GLOBAL(JE1_outclock0);
WC01_q[6]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC01_q[6]_read_address = RD_ADDR(DE1_readout_cnt[0], DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1]);
WC01_q[6] = MEMORY_SEGMENT(WC01_q[6]_data_in, WC01_q[6]_write_enable, WC01_q[6]_clock_0, , , , , , VCC, WC01_q[6]_write_address, WC01_q[6]_read_address);


--WC11_q[6] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[6] at EC1_1_U3
WC11_q[6]_data_in = SE1_MASTERHWDATA[6];
WC11_q[6]_write_enable = J1_i7970;
WC11_q[6]_clock_0 = GLOBAL(JE1_outclock0);
WC11_q[6]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC11_q[6]_read_address = RD_ADDR(DE2_readout_cnt[0], DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1]);
WC11_q[6] = MEMORY_SEGMENT(WC11_q[6]_data_in, WC11_q[6]_write_enable, WC11_q[6]_clock_0, , , , , , VCC, WC11_q[6]_write_address, WC11_q[6]_read_address);


--AE1_HEADER_data.trigger_word[7]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[7]~reg0 at LC3_8_L2
--operation mode is normal

AE1_HEADER_data.trigger_word[7]~reg0_lut_out = B1L8Q;
AE1_HEADER_data.trigger_word[7]~reg0 = DFFE(AE1_HEADER_data.trigger_word[7]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.trigger_word[7]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.trigger_word[7]~reg0 at LC5_11_L2
--operation mode is normal

AE2_HEADER_data.trigger_word[7]~reg0_lut_out = B1L8Q;
AE2_HEADER_data.trigger_word[7]~reg0 = DFFE(AE2_HEADER_data.trigger_word[7]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--AE1_HEADER_data.timestamp[23]~reg0 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[23]~reg0 at LC6_8_L2
--operation mode is normal

AE1_HEADER_data.timestamp[23]~reg0_lut_out = N33_sload_path[23];
AE1_HEADER_data.timestamp[23]~reg0 = DFFE(AE1_HEADER_data.timestamp[23]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE1L22);


--AE2_HEADER_data.timestamp[23]~reg0 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|HEADER_data.timestamp[23]~reg0 at LC3_12_L2
--operation mode is normal

AE2_HEADER_data.timestamp[23]~reg0_lut_out = N33_sload_path[23];
AE2_HEADER_data.timestamp[23]~reg0 = DFFE(AE2_HEADER_data.timestamp[23]~reg0_lut_out, GLOBAL(JE1_outclock1), , , AE2L22);


--DE1L66 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~74 at LC10_13_O3
--operation mode is normal

DE1L66 = DE1L813Q # DE1L023Q # !DE1L362 # !DE1L322;


--DE2L56 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~461 at LC4_9_Z3
--operation mode is normal

DE2L56 = DE2_channel[0] & DE2L423Q;


--AE1L66Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~21 at LC3_12_O2
--operation mode is normal

AE1L66Q_lut_out = AE1L66Q & (!AE1L56Q & VD1_ATWDTrigger_A_sig # !AE1L26) # !AE1L66Q & !AE1L56Q & VD1_ATWDTrigger_A_sig;
AE1L66Q = DFFE(AE1L66Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--AE2L66Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~21 at LC5_10_F2
--operation mode is normal

AE2L66Q_lut_out = VD1_ATWDTrigger_B_sig & (AE2L66Q & !AE2L36 # !AE2L56Q) # !VD1_ATWDTrigger_B_sig & AE2L66Q & !AE2L36;
AE2L66Q = DFFE(AE2L66Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--WC01_q[8] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[8] at EC2_1_P3
WC01_q[8]_data_in = SE1_MASTERHWDATA[8];
WC01_q[8]_write_enable = J1_i7909;
WC01_q[8]_clock_0 = GLOBAL(JE1_outclock0);
WC01_q[8]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC01_q[8]_read_address = RD_ADDR(DE1_readout_cnt[0], DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1]);
WC01_q[8] = MEMORY_SEGMENT(WC01_q[8]_data_in, WC01_q[8]_write_enable, WC01_q[8]_clock_0, , , , , , VCC, WC01_q[8]_write_address, WC01_q[8]_read_address);


--WC11_q[8] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[8] at EC2_1_Y3
WC11_q[8]_data_in = SE1_MASTERHWDATA[8];
WC11_q[8]_write_enable = J1_i7970;
WC11_q[8]_clock_0 = GLOBAL(JE1_outclock0);
WC11_q[8]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC11_q[8]_read_address = RD_ADDR(DE2_readout_cnt[0], DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1]);
WC11_q[8] = MEMORY_SEGMENT(WC11_q[8]_data_in, WC11_q[8]_write_enable, WC11_q[8]_clock_0, , , , , , VCC, WC11_q[8]_write_address, WC11_q[8]_read_address);


--WC01_q[9] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[9] at EC3_1_P3
WC01_q[9]_data_in = SE1_MASTERHWDATA[9];
WC01_q[9]_write_enable = J1_i7909;
WC01_q[9]_clock_0 = GLOBAL(JE1_outclock0);
WC01_q[9]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC01_q[9]_read_address = RD_ADDR(DE1_readout_cnt[0], DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1]);
WC01_q[9] = MEMORY_SEGMENT(WC01_q[9]_data_in, WC01_q[9]_write_enable, WC01_q[9]_clock_0, , , , , , VCC, WC01_q[9]_write_address, WC01_q[9]_read_address);


--WC11_q[9] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[9] at EC4_1_Y3
WC11_q[9]_data_in = SE1_MASTERHWDATA[9];
WC11_q[9]_write_enable = J1_i7970;
WC11_q[9]_clock_0 = GLOBAL(JE1_outclock0);
WC11_q[9]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC11_q[9]_read_address = RD_ADDR(DE2_readout_cnt[0], DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1]);
WC11_q[9] = MEMORY_SEGMENT(WC11_q[9]_data_in, WC11_q[9]_write_enable, WC11_q[9]_clock_0, , , , , , VCC, WC11_q[9]_write_address, WC11_q[9]_read_address);


--DE2L66 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~464 at LC5_9_Z3
--operation mode is normal

DE2L66 = DE2_channel[1] & DE2L423Q;


--UD1L24 is daq:inst_daq|mem_interface:inst_mem_interface|i587~206 at LC10_8_M2
--operation mode is normal

UD1L24 = UD1_AnB & (ZD1_rd_ptr[0] & ZD1_header_1.ATWDsize[0] # !ZD1_rd_ptr[0] & ZD1_header_0.ATWDsize[0]);


--UD1L34 is daq:inst_daq|mem_interface:inst_mem_interface|i587~207 at LC10_11_M2
--operation mode is normal

UD1L34 = !UD1_AnB & (ZD2_rd_ptr[0] & ZD2_header_1.ATWDsize[0] # !ZD2_rd_ptr[0] & ZD2_header_0.ATWDsize[0]);


--UD1L73 is daq:inst_daq|mem_interface:inst_mem_interface|i586~206 at LC8_7_M2
--operation mode is normal

UD1L73 = UD1_AnB & (ZD1_rd_ptr[0] & ZD1_header_1.ATWDsize[1] # !ZD1_rd_ptr[0] & ZD1_header_0.ATWDsize[1]);


--UD1L83 is daq:inst_daq|mem_interface:inst_mem_interface|i586~207 at LC6_7_M2
--operation mode is normal

UD1L83 = !UD1_AnB & (ZD2_rd_ptr[0] & ZD2_header_1.ATWDsize[1] # !ZD2_rd_ptr[0] & ZD2_header_0.ATWDsize[1]);


--UD1L162 is daq:inst_daq|mem_interface:inst_mem_interface|i1226~366 at LC10_7_M2
--operation mode is normal

UD1L162 = (UD1L34 # UD1L24 # UD1L83 # UD1L73) & CASCADE(UD1L062);


--WC01_q[7] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDAped|altdpram:altdpram_component|q[7] at EC4_1_P3
WC01_q[7]_data_in = SE1_MASTERHWDATA[7];
WC01_q[7]_write_enable = J1_i7909;
WC01_q[7]_clock_0 = GLOBAL(JE1_outclock0);
WC01_q[7]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC01_q[7]_read_address = RD_ADDR(DE1_readout_cnt[0], DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1]);
WC01_q[7] = MEMORY_SEGMENT(WC01_q[7]_data_in, WC01_q[7]_write_enable, WC01_q[7]_clock_0, , , , , , VCC, WC01_q[7]_write_address, WC01_q[7]_read_address);


--WC11_q[7] is slaveregister:inst_slaveregister|ATWDped:inst_ATWDBped|altdpram:altdpram_component|q[7] at EC1_1_Y3
WC11_q[7]_data_in = SE1_MASTERHWDATA[7];
WC11_q[7]_write_enable = J1_i7970;
WC11_q[7]_clock_0 = GLOBAL(JE1_outclock0);
WC11_q[7]_write_address = WR_ADDR(KE1L53Q, KE1L63Q, KE1L73Q, KE1L83Q, KE1L93Q, KE1L04Q, KE1L14Q, KE1L24Q, KE1L34Q);
WC11_q[7]_read_address = RD_ADDR(DE2_readout_cnt[0], DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1]);
WC11_q[7] = MEMORY_SEGMENT(WC11_q[7]_data_in, WC11_q[7]_write_enable, WC11_q[7]_clock_0, , , , , , VCC, WC11_q[7]_write_address, WC11_q[7]_read_address);


--WC3_q[15] is daq:inst_daq|pingpong:ping|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[15] at EC1_1_C2
WC3_q[15]_data_in = ~GND;
WC3_q[15]_write_enable = ZD1_i932;
WC3_q[15]_clock_0 = GLOBAL(JE1_outclock1);
WC3_q[15]_write_address = WR_ADDR(DE1_readout_cnt[1], DE1_readout_cnt[2], DE1_readout_cnt[3], DE1_readout_cnt[4], DE1_readout_cnt[5], DE1_readout_cnt[6], DE1_channel[0], DE1_channel[1], ZD1_wr_ptr[0]);
WC3_q[15]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD1_rd_ptr[0]);
WC3_q[15] = MEMORY_SEGMENT(WC3_q[15]_data_in, WC3_q[15]_write_enable, WC3_q[15]_clock_0, , , , , , VCC, WC3_q[15]_write_address, WC3_q[15]_read_address);


--WC7_q[15] is daq:inst_daq|pingpong:pong|data_buffer:inst_data_buffer|ATWD_buffer:inst_ATWD_buffer_odd|altdpram:altdpram_component|q[15] at EC2_1_J2
WC7_q[15]_data_in = ~GND;
WC7_q[15]_write_enable = ZD2_i932;
WC7_q[15]_clock_0 = GLOBAL(JE1_outclock1);
WC7_q[15]_write_address = WR_ADDR(DE2_readout_cnt[1], DE2_readout_cnt[2], DE2_readout_cnt[3], DE2_readout_cnt[4], DE2_readout_cnt[5], DE2_readout_cnt[6], DE2_channel[0], DE2_channel[1], ZD2_wr_ptr[0]);
WC7_q[15]_read_address = RD_ADDR(UD1_rdaddr[0], UD1_rdaddr[1], UD1_rdaddr[2], UD1_rdaddr[3], UD1_rdaddr[4], UD1_rdaddr[5], UD1_rdaddr[6], UD1_rdaddr[7], ZD2_rd_ptr[0]);
WC7_q[15] = MEMORY_SEGMENT(WC7_q[15]_data_in, WC7_q[15]_write_enable, WC7_q[15]_clock_0, , , , , , VCC, WC7_q[15]_write_address, WC7_q[15]_read_address);


--UD1L15 is daq:inst_daq|mem_interface:inst_mem_interface|i1149~676 at LC8_16_J2
--operation mode is normal

UD1L15 = (WC7_q[15] & (WC3_q[15] # !UD1_AnB) # !WC7_q[15] & UD1_AnB & WC3_q[15]) & CASCADE(UD1L332);


--KE1L72 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6625 at LC6_5_M1
--operation mode is normal

KE1L72 = KE1L35Q # KE1L15Q & SE1_MASTERHTRANS[1];


--KE1L82 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6626 at LC4_5_M1
--operation mode is normal

KE1L82 = !KE1L94Q & KE1L1 & (KE1L74Q # KE1L7);


--KE1L92 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6627 at LC7_5_M1
--operation mode is normal

KE1L92 = KE1L05Q & (KE1L4 # SE1_MASTERHTRANS[0] & !SE1_MASTERHTRANS[1]);


--KE1L03 is slaveregister:inst_slaveregister|ahb_slave:inst_ahb_slave|i~6629 at LC7_9_M1
--operation mode is normal

KE1L03 = SE1_MASTERHWRITE & (KE1L5 # KE1L02 # KE1L91);


--J1_COMM_ctrl_local.tx_packet_ready is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_packet_ready at LC3_1_C1
--operation mode is normal

J1_COMM_ctrl_local.tx_packet_ready_lut_out = J1L661 & J1L727 & (KE1L34Q # !J1L481);
J1_COMM_ctrl_local.tx_packet_ready = DFFE(J1_COMM_ctrl_local.tx_packet_ready_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--S1_inst44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst44 at LC1_5_J3
--operation mode is normal

S1_inst44_lut_out = J1_COMM_ctrl_local.tx_packet_ready;
S1_inst44 = DFFE(S1_inst44_lut_out, GLOBAL(JE1_outclock0), , , );


--S1_inst46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst46 at LC10_5_J3
--operation mode is normal

S1_inst46 = !S1_inst44 & J1_COMM_ctrl_local.tx_packet_ready;


--S1_inst48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst48 at LC6_11_I3
--operation mode is normal

S1_inst48 = S1_inst46 $ (ED1L26Q & Q1_SND_DAT & UB6L1);


--J1L032 is slaveregister:inst_slaveregister|i2691~80 at LC4_12_M1
--operation mode is normal

J1L032 = (!KE1L64Q & KE1L73Q & !KE1L44Q & !KE1L54Q) & CASCADE(J1L132);


--J1L63 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~59 at LC6_15_L1
--operation mode is normal

J1L63 = !J1_i2499 & J1_i2130 & KE1L53Q & J1_i1945;


--J1L83 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~63 at LC7_15_L1
--operation mode is normal

J1L83 = (!J1L993 & J1_i1675 & J1_i1038 & J1L411) & CASCADE(J1L63);


--Q1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|_~88 at LC5_11_I3
--operation mode is normal

Q1L2 = !ED1L26Q & Q1_SND_DRBT & !T1L81Q;


--G1L272 is rate_meters:inst_rate_meters|RM_sn_data_int[0]~27 at LC5_11_J1
--operation mode is normal

G1L272 = G1_delay_bit & !G1_sn_t_cnt[1] & !G1_sn_t_cnt[0] & !N33_sload_path[15];


--G1_i590 is rate_meters:inst_rate_meters|i590 at LC10_4_Q1
--operation mode is normal

G1_i590 = G1_delay_bit & !N33_sload_path[15];


--G1L872 is rate_meters:inst_rate_meters|RM_sn_data_int[4]~57 at LC7_7_J1
--operation mode is normal

G1L872 = G1_delay_bit & G1_sn_t_cnt[0] & !N33_sload_path[15];


--G1_i346 is rate_meters:inst_rate_meters|i346 at LC7_5_V1
--operation mode is normal

G1_i346 = J1_RM_ctrl_local.rm_rate_enable[0] & G1L48 & !VD1_discSPE_latch & !VD1_discSPE_pulse;


--G1L56 is rate_meters:inst_rate_meters|i278~0 at LC10_11_V1
--operation mode is normal

G1L56 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[0];


--G1L89 is rate_meters:inst_rate_meters|i410~16 at LC3_7_X1
--operation mode is normal

G1L89 = G1_second_cnt[26] # !J1_RM_ctrl_local.rm_rate_enable[1] & !J1_RM_ctrl_local.rm_rate_enable[0];


--G1_i281 is rate_meters:inst_rate_meters|i281 at LC1_4_Z1
--operation mode is normal

G1_i281 = J1_RM_ctrl_local.rm_rate_enable[1] & G1L86 & !VD1_discMPE_latch & !VD1_discMPE_pulse;


--G1L33 is rate_meters:inst_rate_meters|i214~0 at LC9_13_Z1
--operation mode is normal

G1L33 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[0];


--G1_RM_rate_SPE[1] is rate_meters:inst_rate_meters|RM_rate_SPE[1] at LC8_1_V1
--operation mode is normal

G1_RM_rate_SPE[1]_lut_out = N13_q[1];
G1_RM_rate_SPE[1] = DFFE(G1_RM_rate_SPE[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L273 is slaveregister:inst_slaveregister|i3495~153 at LC9_5_I1
--operation mode is normal

J1L273 = G1_RM_rate_SPE[1] & (J1_RM_ctrl_local.rm_rate_enable[1] # KE1L53Q) # !G1_RM_rate_SPE[1] & J1_RM_ctrl_local.rm_rate_enable[1] & !KE1L53Q;


--G1_RM_sn_data[1] is rate_meters:inst_rate_meters|RM_sn_data[1] at LC5_12_I1
--operation mode is normal

G1_RM_sn_data[1]_lut_out = G1_RM_sn_data_int[1];
G1_RM_sn_data[1] = DFFE(G1_RM_sn_data[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1_RM_ctrl_local.rm_sn_enable[1] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[1] at LC8_13_L1
--operation mode is normal

J1_RM_ctrl_local.rm_sn_enable[1]_lut_out = SE1_MASTERHWDATA[1];
J1_RM_ctrl_local.rm_sn_enable[1] = DFFE(J1_RM_ctrl_local.rm_sn_enable[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L987);


--J1L203 is slaveregister:inst_slaveregister|i3431~542 at LC6_13_I1
--operation mode is normal

J1L203 = J1_RM_ctrl_local.rm_sn_enable[1] & (G1_RM_sn_data[1] # !KE1L53Q) # !J1_RM_ctrl_local.rm_sn_enable[1] & G1_RM_sn_data[1] & KE1L53Q;


--J1L303 is slaveregister:inst_slaveregister|i3431~543 at LC3_14_I1
--operation mode is normal

J1L303 = J1L112 & !J1_i1217 & J1L203 & !J1L312;


--G1_RM_rate_MPE[1] is rate_meters:inst_rate_meters|RM_rate_MPE[1] at LC4_2_Z1
--operation mode is normal

G1_RM_rate_MPE[1]_lut_out = N03_q[1];
G1_RM_rate_MPE[1] = DFFE(G1_RM_rate_MPE[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L403 is slaveregister:inst_slaveregister|i3431~544 at LC10_14_I1
--operation mode is normal

J1L403 = !J1_i1217 & !J1L112 & G1_RM_rate_MPE[1];


--J1L503 is slaveregister:inst_slaveregister|i3431~545 at LC4_14_I1
--operation mode is normal

J1L503 = J1L403 # J1L303 # J1L103 & J1L013;


--J1L535 is slaveregister:inst_slaveregister|i3655~237 at LC8_5_I1
--operation mode is normal

J1L535 = (J1_i1238 & (J1L903 # J1L503) # !J1_i1238 & J1L273) & CASCADE(J1L635);


--G1_RM_sn_data[2] is rate_meters:inst_rate_meters|RM_sn_data[2] at LC5_10_J1
--operation mode is normal

G1_RM_sn_data[2]_lut_out = G1_RM_sn_data_int[2];
G1_RM_sn_data[2] = DFFE(G1_RM_sn_data[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L104 is slaveregister:inst_slaveregister|i3526~226 at LC10_6_A1
--operation mode is normal

J1L104 = J1L981 & !J1_i1217 & KE1L83Q & G1_RM_sn_data[2];


--DD1L68 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~342 at LC3_11_A3
--operation mode is normal

DD1L68 = DD1L73 # DD1L93 # DD1L33 # DD1L53;


--DD1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~343 at LC1_12_A3
--operation mode is normal

DD1L78 = DD1L54 # DD1L34;


--DD1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~344 at LC2_11_A3
--operation mode is normal

DD1L88 = DD1L74 & (DD1L14 # DD1L78 # DD1L68);


--DD1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~345 at LC8_13_A3
--operation mode is normal

DD1L98 = DD1L94 # DD1L55 # DD1L35 # DD1L15;


--DD1_tx_dpr_waddr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[13] at LC9_1_A3
--operation mode is normal

DD1_tx_dpr_waddr[13]_lut_out = J1_COMM_ctrl_local.tx_head[13];
DD1_tx_dpr_waddr[13] = DFFE(DD1_tx_dpr_waddr[13]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--DD1_tx_dpr_waddr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[14] at LC3_1_A3
--operation mode is normal

DD1_tx_dpr_waddr[14]_lut_out = J1_COMM_ctrl_local.tx_head[14];
DD1_tx_dpr_waddr[14] = DFFE(DD1_tx_dpr_waddr[14]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--DD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~189 at LC10_1_A3
--operation mode is normal

DD1L1 = N91_q[14] & (!DD1_tx_dpr_waddr[13] & N91_q[13] # !DD1_tx_dpr_waddr[14]) # !N91_q[14] & !DD1_tx_dpr_waddr[13] & N91_q[13] & !DD1_tx_dpr_waddr[14];


--DD1_tx_dpr_waddr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[15] at LC8_1_A3
--operation mode is normal

DD1_tx_dpr_waddr[15]_lut_out = J1_COMM_ctrl_local.tx_head[15];
DD1_tx_dpr_waddr[15] = DFFE(DD1_tx_dpr_waddr[15]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--DD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~190 at LC5_1_A3
--operation mode is normal

DD1L2 = N91_q[15] & (DD1L1 # !DD1_tx_dpr_waddr[15]) # !N91_q[15] & DD1L1 & !DD1_tx_dpr_waddr[15];

--DD1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~192 at LC5_1_A3
--operation mode is normal

DD1L3 = N91_q[15] & (DD1L1 # !DD1_tx_dpr_waddr[15]) # !N91_q[15] & DD1L1 & !DD1_tx_dpr_waddr[15];


--J1L204 is slaveregister:inst_slaveregister|i3526~227 at LC9_13_A3
--operation mode is normal

J1L204 = !DD1L2 & (DD1L98 # DD1L75 # DD1L88);


--J1L404 is slaveregister:inst_slaveregister|i3526~231 at LC3_6_A1
--operation mode is normal

J1L404 = (J1L104 # J1L373 & (J1L504 # J1L204)) & CASCADE(J1L304);


--J1L304 is slaveregister:inst_slaveregister|i3526~229 at LC2_6_A1
--operation mode is normal

J1L304 = KE1L53Q & (J1_i1217 # KE1L83Q # !J1L981);


--G1L13 is rate_meters:inst_rate_meters|i212~0 at LC8_2_Z1
--operation mode is normal

G1L13 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[2];


--G1L36 is rate_meters:inst_rate_meters|i276~0 at LC9_1_V1
--operation mode is normal

G1L36 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[2];


--G1L26 is rate_meters:inst_rate_meters|i275~0 at LC6_1_V1
--operation mode is normal

G1L26 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[3];


--G1L03 is rate_meters:inst_rate_meters|i211~0 at LC5_14_Z1
--operation mode is normal

G1L03 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[3];


--G1L16 is rate_meters:inst_rate_meters|i274~0 at LC3_1_V1
--operation mode is normal

G1L16 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[4];


--G1L92 is rate_meters:inst_rate_meters|i210~0 at LC9_2_Z1
--operation mode is normal

G1L92 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[4];


--G1L772 is rate_meters:inst_rate_meters|RM_sn_data_int[4]~23 at LC1_9_J1
--operation mode is normal

G1L772 = G1_delay_bit & !G1_sn_t_cnt[1] & G1_sn_t_cnt[0] & !N33_sload_path[15];


--G1_RM_rate_SPE[5] is rate_meters:inst_rate_meters|RM_rate_SPE[5] at LC10_1_V1
--operation mode is normal

G1_RM_rate_SPE[5]_lut_out = N13_q[5];
G1_RM_rate_SPE[5] = DFFE(G1_RM_rate_SPE[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--G1_RM_sn_data[5] is rate_meters:inst_rate_meters|RM_sn_data[5] at LC7_9_J1
--operation mode is normal

G1_RM_sn_data[5]_lut_out = G1_RM_sn_data_int[5];
G1_RM_sn_data[5] = DFFE(G1_RM_sn_data[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L225 is slaveregister:inst_slaveregister|i3651~821 at LC6_6_J1
--operation mode is normal

J1L225 = J1_i1238 & !J1_i1502 & G1_RM_sn_data[5] # !J1_i1238 & G1_RM_rate_SPE[5];


--W1L711 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~333 at LC8_14_A1
--operation mode is normal

W1L711 = !W1L78 & !W1L58 & !W1L38 & !W1L98;


--W1L811 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~334 at LC9_14_A1
--operation mode is normal

W1L811 = !W1L19 & (W1L521 # !W1L18);

--W1L821 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~363 at LC9_14_A1
--operation mode is normal

W1L821 = !W1L19 & (W1L521 # !W1L18);


--W1_dpr_radr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[14] at LC6_16_A1
--operation mode is normal

W1_dpr_radr[14]_lut_out = J1_COMM_ctrl_local.rx_tail[14];
W1_dpr_radr[14] = DFFE(W1_dpr_radr[14]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--W1_dpr_radr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[13] at LC7_16_A1
--operation mode is normal

W1_dpr_radr[13]_lut_out = J1_COMM_ctrl_local.rx_tail[13];
W1_dpr_radr[13] = DFFE(W1_dpr_radr[13]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--W1_dpr_wadr[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[13] at LC6_10_A4
--operation mode is normal

W1_dpr_wadr[13]_lut_out = N01_q[13];
W1_dpr_wadr[13] = DFFE(W1_dpr_wadr[13]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1_dpr_wadr[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[14] at LC9_5_A3
--operation mode is normal

W1_dpr_wadr[14]_lut_out = N01_q[14];
W1_dpr_wadr[14] = DFFE(W1_dpr_wadr[14]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~189 at LC9_15_A1
--operation mode is normal

W1L53 = W1_dpr_wadr[14] & W1_dpr_radr[14] & !W1_dpr_wadr[13] & W1_dpr_radr[13] # !W1_dpr_wadr[14] & (W1_dpr_radr[14] # !W1_dpr_wadr[13] & W1_dpr_radr[13]);


--W1_dpr_radr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[15] at LC3_8_A1
--operation mode is normal

W1_dpr_radr[15]_lut_out = J1_COMM_ctrl_local.rx_tail[15];
W1_dpr_radr[15] = DFFE(W1_dpr_radr[15]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--W1_dpr_wadr[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[15] at LC4_9_A1
--operation mode is normal

W1_dpr_wadr[15]_lut_out = N01_q[15];
W1_dpr_wadr[15] = DFFE(W1_dpr_wadr[15]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~190 at LC8_8_A1
--operation mode is normal

W1L63 = W1_dpr_wadr[15] & W1L53 & W1_dpr_radr[15] # !W1_dpr_wadr[15] & (W1L53 # W1_dpr_radr[15]);

--W1L73 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~192 at LC8_8_A1
--operation mode is normal

W1L73 = W1_dpr_wadr[15] & W1L53 & W1_dpr_radr[15] # !W1_dpr_wadr[15] & (W1L53 # W1_dpr_radr[15]);


--W1L911 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~335 at LC3_13_A1
--operation mode is normal

W1L911 = W1L421 # !W1L63 & W1L811 & W1L711;


--J1L425 is slaveregister:inst_slaveregister|i3651~824 at LC5_6_J1
--operation mode is normal

J1L425 = (J1L225 # J1_i1238 & W1L911 & J1L373) & CASCADE(J1L325);


--J1L325 is slaveregister:inst_slaveregister|i3651~823 at LC4_6_J1
--operation mode is normal

J1L325 = J1L125 & (J1_i908 # KE1L83Q # !J1L981);


--G1L82 is rate_meters:inst_rate_meters|i209~0 at LC6_10_Z1
--operation mode is normal

G1L82 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[5];


--G1L95 is rate_meters:inst_rate_meters|i272~0 at LC3_3_V1
--operation mode is normal

G1L95 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[6];


--G1L72 is rate_meters:inst_rate_meters|i208~0 at LC5_2_Z1
--operation mode is normal

G1L72 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[6];


--Q1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|COM_OFF~29 at LC3_15_F3
--operation mode is normal

Q1L71 = T1L81Q # Q1_COM_OFF & (!Q1_SND_IDLE # !ED1L26Q);


--G1L85 is rate_meters:inst_rate_meters|i271~0 at LC4_1_V1
--operation mode is normal

G1L85 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[7];


--G1L62 is rate_meters:inst_rate_meters|i207~0 at LC7_12_Z1
--operation mode is normal

G1L62 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[7];


--G1L382 is rate_meters:inst_rate_meters|RM_sn_data_int[8]~19 at LC2_11_J1
--operation mode is normal

G1L382 = G1_delay_bit & G1_sn_t_cnt[1] & !G1_sn_t_cnt[0] & !N33_sload_path[15];


--G1L52 is rate_meters:inst_rate_meters|i206~0 at LC10_2_Z1
--operation mode is normal

G1L52 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[8];


--G1L75 is rate_meters:inst_rate_meters|i270~0 at LC7_1_V1
--operation mode is normal

G1L75 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[8];


--G1L42 is rate_meters:inst_rate_meters|i205~0 at LC10_13_Z1
--operation mode is normal

G1L42 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[9];


--G1L65 is rate_meters:inst_rate_meters|i269~0 at LC10_10_V1
--operation mode is normal

G1L65 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[9];


--G1L32 is rate_meters:inst_rate_meters|i204~0 at LC5_10_Z1
--operation mode is normal

G1L32 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[10];


--G1L55 is rate_meters:inst_rate_meters|i268~0 at LC4_10_V1
--operation mode is normal

G1L55 = N13_q[10] & !J1_RM_ctrl_local.rm_rate_enable[0];


--J1_CS_ctrl_local.CS_time[11] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[11] at LC6_5_I1
--operation mode is normal

J1_CS_ctrl_local.CS_time[11]_lut_out = SE1_MASTERHWDATA[11];
J1_CS_ctrl_local.CS_time[11] = DFFE(J1_CS_ctrl_local.CS_time[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L294 is slaveregister:inst_slaveregister|i3645~740 at LC3_14_B1
--operation mode is normal

J1L294 = J1_i761 & J1L385 & J1_CS_ctrl_local.CS_time[11] # !J1_i761 & N33_sload_path[43];


--J1L394 is slaveregister:inst_slaveregister|i3645~741 at LC6_14_B1
--operation mode is normal

J1L394 = KE1L53Q & J1L294 # !KE1L53Q & !J1_i761 & N33_sload_path[11];


--S1_inst16[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[11] at LC9_3_A3
--operation mode is normal

S1_inst16[11]_lut_out = N91_q[11];
S1_inst16[11] = DFFE(S1_inst16[11]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1_COMM_ctrl_local.tx_head[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[11] at LC10_9_H1
--operation mode is normal

J1_COMM_ctrl_local.tx_head[11]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[11] # !J1L827 & J1_COMM_ctrl_local.tx_head[11]);
J1_COMM_ctrl_local.tx_head[11] = DFFE(J1_COMM_ctrl_local.tx_head[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L742 is slaveregister:inst_slaveregister|i3261~954 at LC9_9_H1
--operation mode is normal

J1L742 = J1_COMM_ctrl_local.tx_head[11] & (S1_inst16[11] # !KE1L53Q) # !J1_COMM_ctrl_local.tx_head[11] & KE1L53Q & S1_inst16[11];


--J1_COMM_ctrl_local.rx_tail[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[11] at LC2_9_H1
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[11]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[11] # !J1L927 & J1_COMM_ctrl_local.rx_tail[11]);
J1_COMM_ctrl_local.rx_tail[11] = DFFE(J1_COMM_ctrl_local.rx_tail[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L842 is slaveregister:inst_slaveregister|i3261~955 at LC1_9_H1
--operation mode is normal

J1L842 = J1_COMM_ctrl_local.rx_tail[11] & (N01_q[11] # !KE1L53Q) # !J1_COMM_ctrl_local.rx_tail[11] & N01_q[11] & KE1L53Q;


--J1L942 is slaveregister:inst_slaveregister|i3261~956 at LC6_9_H1
--operation mode is normal

J1L942 = J1_i1945 & !J1_i2130 & J1L842 # !J1_i1945 & J1L742;


--J1L052 is slaveregister:inst_slaveregister|i3261~957 at LC6_10_H1
--operation mode is normal

J1L052 = N9_pre_out[11] & (N7_sload_path[11] # !KE1L53Q) # !N9_pre_out[11] & N7_sload_path[11] & KE1L53Q;


--J1_COMM_ctrl_local.id[43] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[43] at LC10_10_H1
--operation mode is normal

J1_COMM_ctrl_local.id[43]_lut_out = SE1_MASTERHWDATA[11];
J1_COMM_ctrl_local.id[43] = DFFE(J1_COMM_ctrl_local.id[43]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1_COMM_ctrl_local.id[11] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[11] at LC3_10_H1
--operation mode is normal

J1_COMM_ctrl_local.id[11]_lut_out = SE1_MASTERHWDATA[11];
J1_COMM_ctrl_local.id[11] = DFFE(J1_COMM_ctrl_local.id[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L152 is slaveregister:inst_slaveregister|i3261~958 at LC6_11_H1
--operation mode is normal

J1L152 = J1_COMM_ctrl_local.id[43] & (J1_COMM_ctrl_local.id[11] # KE1L53Q) # !J1_COMM_ctrl_local.id[43] & J1_COMM_ctrl_local.id[11] & !KE1L53Q;


--J1L252 is slaveregister:inst_slaveregister|i3261~959 at LC4_11_H1
--operation mode is normal

J1L252 = KE1L83Q & !J1_i1654 & J1L722 & J1L152;


--J1L352 is slaveregister:inst_slaveregister|i3261~960 at LC5_10_H1
--operation mode is normal

J1L352 = J1_i2298 & (J1L232 # J1L252) # !J1_i2298 & J1L052;


--J1L313 is slaveregister:inst_slaveregister|i3453~351 at LC4_9_H1
--operation mode is normal

J1L313 = J1L623 & (J1L942 # J1L862 & J1L352);


--G1_RM_sn_data[11] is rate_meters:inst_rate_meters|RM_sn_data[11] at LC1_11_J1
--operation mode is normal

G1_RM_sn_data[11]_lut_out = G1_RM_sn_data_int[11];
G1_RM_sn_data[11] = DFFE(G1_RM_sn_data[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--G1_RM_rate_MPE[11] is rate_meters:inst_rate_meters|RM_rate_MPE[11] at LC3_12_Z1
--operation mode is normal

G1_RM_rate_MPE[11]_lut_out = N03_q[11];
G1_RM_rate_MPE[11] = DFFE(G1_RM_rate_MPE[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L413 is slaveregister:inst_slaveregister|i3453~352 at LC2_14_J1
--operation mode is normal

J1L413 = G1_RM_rate_MPE[11] & (J1L133 # G1_RM_sn_data[11] & J1L223) # !G1_RM_rate_MPE[11] & G1_RM_sn_data[11] & J1L223;


--G1_RM_rate_SPE[11] is rate_meters:inst_rate_meters|RM_rate_SPE[11] at LC9_11_V1
--operation mode is normal

G1_RM_rate_SPE[11]_lut_out = N13_q[11];
G1_RM_rate_SPE[11] = DFFE(G1_RM_rate_SPE[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L513 is slaveregister:inst_slaveregister|i3453~353 at LC10_14_B1
--operation mode is normal

J1L513 = J1L413 # G1_RM_rate_SPE[11] & KE1L53Q & !J1_i1238;


--J1L926 is slaveregister:inst_slaveregister|i3837~361 at LC5_14_B1
--operation mode is normal

J1L926 = (J1L394 # J1L005 & (J1L313 # J1L513)) & CASCADE(J1L566);


--G1L12 is rate_meters:inst_rate_meters|i202~0 at LC8_13_Z1
--operation mode is normal

G1L12 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[12];


--G1L621 is rate_meters:inst_rate_meters|i731~0 at LC7_2_Q1
--operation mode is normal

G1L621 = N23_q[0] & (J1_RM_ctrl_local.rm_sn_enable[0] # J1_RM_ctrl_local.rm_sn_enable[1]);


--G1L361 is rate_meters:inst_rate_meters|i~780 at LC10_2_Q1
--operation mode is normal

G1L361 = !N23_q[0] # !N23_q[1];


--G1L811 is rate_meters:inst_rate_meters|i725~149 at LC3_1_Q1
--operation mode is normal

G1L811 = G1L021 & (G1L361 # !N23_q[2] # !N23_q[3]);


--G1L511 is rate_meters:inst_rate_meters|i720~6 at LC6_5_Q1
--operation mode is normal

G1L511 = !J1_RM_ctrl_local.rm_sn_enable[1] & !VD1_discSPE_latch & J1_RM_ctrl_local.rm_sn_enable[0] & !VD1_discSPE_pulse;


--G1L311 is rate_meters:inst_rate_meters|i717~6 at LC3_8_Y1
--operation mode is normal

G1L311 = !J1_RM_ctrl_local.rm_sn_enable[0] & J1_RM_ctrl_local.rm_sn_enable[1];

--G1L411 is rate_meters:inst_rate_meters|i717~8 at LC3_8_Y1
--operation mode is normal

G1L411 = !J1_RM_ctrl_local.rm_sn_enable[0] & J1_RM_ctrl_local.rm_sn_enable[1];


--G1_i725 is rate_meters:inst_rate_meters|i725 at LC6_2_Q1
--operation mode is normal

G1_i725 = !G1L511 & (!VD1_i78 # !G1L311) # !G1L811;


--J1_CS_ctrl_local.CS_time[12] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[12] at LC9_12_B1
--operation mode is normal

J1_CS_ctrl_local.CS_time[12]_lut_out = SE1_MASTERHWDATA[12];
J1_CS_ctrl_local.CS_time[12] = DFFE(J1_CS_ctrl_local.CS_time[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--G1_RM_rate_SPE[12] is rate_meters:inst_rate_meters|RM_rate_SPE[12] at LC10_3_V1
--operation mode is normal

G1_RM_rate_SPE[12]_lut_out = N13_q[12];
G1_RM_rate_SPE[12] = DFFE(G1_RM_rate_SPE[12]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L194 is slaveregister:inst_slaveregister|i3644~1125 at LC3_12_B1
--operation mode is normal

J1L194 = (J1L385 & J1_CS_ctrl_local.CS_time[12] # !J1L385 & G1_RM_rate_SPE[12] & !J1_i1238) & CASCADE(J1L491);


--J1_COMM_ctrl_local.id[45] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[45] at LC10_5_L1
--operation mode is normal

J1_COMM_ctrl_local.id[45]_lut_out = SE1_MASTERHWDATA[13];
J1_COMM_ctrl_local.id[45] = DFFE(J1_COMM_ctrl_local.id[45]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1_COMM_ctrl_local.id[13] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[13] at LC6_6_L1
--operation mode is normal

J1_COMM_ctrl_local.id[13]_lut_out = SE1_MASTERHWDATA[13];
J1_COMM_ctrl_local.id[13] = DFFE(J1_COMM_ctrl_local.id[13]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L474 is slaveregister:inst_slaveregister|i3643~933 at LC8_4_L1
--operation mode is normal

J1L474 = (J1_COMM_ctrl_local.id[13] & (J1_COMM_ctrl_local.id[45] # !KE1L53Q) # !J1_COMM_ctrl_local.id[13] & KE1L53Q & J1_COMM_ctrl_local.id[45]) & CASCADE(J1L872);


--G1L25 is rate_meters:inst_rate_meters|i265~0 at LC3_5_V1
--operation mode is normal

G1L25 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[13];


--G1L521 is rate_meters:inst_rate_meters|i730~0 at LC8_2_Q1
--operation mode is normal

G1L521 = N23_q[1] & (J1_RM_ctrl_local.rm_sn_enable[0] # J1_RM_ctrl_local.rm_sn_enable[1]);


--G1L02 is rate_meters:inst_rate_meters|i201~0 at LC6_8_Z1
--operation mode is normal

G1L02 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[13];


--J1L242 is slaveregister:inst_slaveregister|i3258~981 at LC10_3_H1
--operation mode is normal

J1L242 = N7_sload_path[14] & (KE1L53Q # N9_pre_out[14]) # !N7_sload_path[14] & !KE1L53Q & N9_pre_out[14];


--J1_COMM_ctrl_local.id[46] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[46] at LC10_2_H1
--operation mode is normal

J1_COMM_ctrl_local.id[46]_lut_out = SE1_MASTERHWDATA[14];
J1_COMM_ctrl_local.id[46] = DFFE(J1_COMM_ctrl_local.id[46]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1_COMM_ctrl_local.id[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[14] at LC10_15_H1
--operation mode is normal

J1_COMM_ctrl_local.id[14]_lut_out = SE1_MASTERHWDATA[14];
J1_COMM_ctrl_local.id[14] = DFFE(J1_COMM_ctrl_local.id[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L342 is slaveregister:inst_slaveregister|i3258~982 at LC6_2_H1
--operation mode is normal

J1L342 = J1_COMM_ctrl_local.id[14] & (J1_COMM_ctrl_local.id[46] # !KE1L53Q) # !J1_COMM_ctrl_local.id[14] & J1_COMM_ctrl_local.id[46] & KE1L53Q;


--J1L442 is slaveregister:inst_slaveregister|i3258~983 at LC9_3_H1
--operation mode is normal

J1L442 = J1L342 & J1L722 & !J1_i1654 & KE1L83Q;


--J1L542 is slaveregister:inst_slaveregister|i3258~986 at LC8_4_H1
--operation mode is normal

J1L542 = (J1_i2298 & (J1L442 # J1L232) # !J1_i2298 & J1L242) & CASCADE(J1L972);


--J1L772 is slaveregister:inst_slaveregister|i3264~760 at LC6_5_A3
--operation mode is normal

J1L772 = !KE1L83Q & !KE1L63Q & KE1L73Q & !J1_i1654;


--J1_COMM_ctrl_local.rx_tail[14] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[14] at LC9_2_A3
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[14]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[14] # !J1L927 & J1_COMM_ctrl_local.rx_tail[14]);
J1_COMM_ctrl_local.rx_tail[14] = DFFE(J1_COMM_ctrl_local.rx_tail[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L642 is slaveregister:inst_slaveregister|i3258~987 at LC7_5_A3
--operation mode is normal

J1L642 = (J1_COMM_ctrl_local.rx_tail[14] & (N01_q[14] # !KE1L53Q) # !J1_COMM_ctrl_local.rx_tail[14] & N01_q[14] & KE1L53Q) & CASCADE(J1L772);


--J1_CS_ctrl_local.CS_time[14] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[14] at LC8_12_J1
--operation mode is normal

J1_CS_ctrl_local.CS_time[14]_lut_out = SE1_MASTERHWDATA[14];
J1_CS_ctrl_local.CS_time[14] = DFFE(J1_CS_ctrl_local.CS_time[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--G1_RM_rate_SPE[14] is rate_meters:inst_rate_meters|RM_rate_SPE[14] at LC1_10_V1
--operation mode is normal

G1_RM_rate_SPE[14]_lut_out = N13_q[14];
G1_RM_rate_SPE[14] = DFFE(G1_RM_rate_SPE[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L654 is slaveregister:inst_slaveregister|i3642~769 at LC6_7_J1
--operation mode is normal

J1L654 = !KE1L83Q & !J1_i1217 & G1_RM_rate_SPE[14] & J1L981;


--G1_RM_sn_data[14] is rate_meters:inst_rate_meters|RM_sn_data[14] at LC7_10_J1
--operation mode is normal

G1_RM_sn_data[14]_lut_out = N23_q[2];
G1_RM_sn_data[14] = DFFE(G1_RM_sn_data[14]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L754 is slaveregister:inst_slaveregister|i3642~770 at LC9_12_J1
--operation mode is normal

J1L754 = G1_RM_sn_data[14] & !J1_i1217 & KE1L83Q & J1L981;


--J1L954 is slaveregister:inst_slaveregister|i3642~773 at LC9_11_J1
--operation mode is normal

J1L954 = (J1L385 & J1_CS_ctrl_local.CS_time[14] # !J1L385 & (J1L654 # J1L754)) & CASCADE(J1L854);


--J1L854 is slaveregister:inst_slaveregister|i3642~772 at LC8_11_J1
--operation mode is normal

J1L854 = KE1L53Q & (J1_i908 # KE1L83Q # !J1L981);


--G1L91 is rate_meters:inst_rate_meters|i200~0 at LC7_11_Z1
--operation mode is normal

G1L91 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[14];


--G1L05 is rate_meters:inst_rate_meters|i263~0 at LC6_5_V1
--operation mode is normal

G1L05 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[15];


--R1_inst40[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|inst40[14] at LC3_10_A4
--operation mode is normal

R1_inst40[14]_lut_out = N01_q[14];
R1_inst40[14] = DFFE(R1_inst40[14]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , BB1_DCMD_SEQ1);


--G1L321 is rate_meters:inst_rate_meters|i728~0 at LC5_1_Q1
--operation mode is normal

G1L321 = N23_q[3] & (J1_RM_ctrl_local.rm_sn_enable[1] # J1_RM_ctrl_local.rm_sn_enable[0]);


--G1L81 is rate_meters:inst_rate_meters|i199~0 at LC6_4_Z1
--operation mode is normal

G1L81 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[15];


--J1_CS_ctrl_local.CS_time[15] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[15] at LC10_7_J1
--operation mode is normal

J1_CS_ctrl_local.CS_time[15]_lut_out = SE1_MASTERHWDATA[15];
J1_CS_ctrl_local.CS_time[15] = DFFE(J1_CS_ctrl_local.CS_time[15]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L126 is slaveregister:inst_slaveregister|i3833~1193 at LC9_4_J1
--operation mode is normal

J1L126 = (J1L091 & UD1_start_address[15] # !J1L091 & J1_CS_ctrl_local.CS_time[15] & J1L544) & CASCADE(J1L956);


--G1L71 is rate_meters:inst_rate_meters|i198~0 at LC5_9_Z1
--operation mode is normal

G1L71 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[16];


--G1L94 is rate_meters:inst_rate_meters|i262~0 at LC2_3_V1
--operation mode is normal

G1L94 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[16];


--G1L61 is rate_meters:inst_rate_meters|i197~0 at LC4_4_Z1
--operation mode is normal

G1L61 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[17];


--G1L84 is rate_meters:inst_rate_meters|i261~0 at LC5_5_V1
--operation mode is normal

G1L84 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[17];


--G1_RM_sn_data[18] is rate_meters:inst_rate_meters|RM_sn_data[18] at LC6_9_G1
--operation mode is normal

G1_RM_sn_data[18]_lut_out = G1_RM_sn_data_int[18];
G1_RM_sn_data[18] = DFFE(G1_RM_sn_data[18]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1_RM_ctrl_local.rm_sn_dead[2] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_dead[2] at LC3_13_Q1
--operation mode is normal

J1_RM_ctrl_local.rm_sn_dead[2]_lut_out = SE1_MASTERHWDATA[18];
J1_RM_ctrl_local.rm_sn_dead[2] = DFFE(J1_RM_ctrl_local.rm_sn_dead[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L987);


--J1L753 is slaveregister:inst_slaveregister|i3478~414 at LC8_8_V1
--operation mode is normal

J1L753 = (KE1L53Q & G1_RM_sn_data[18] # !KE1L53Q & J1_RM_ctrl_local.rm_sn_dead[2]) & CASCADE(J1L783);


--G1L74 is rate_meters:inst_rate_meters|i260~0 at LC5_3_V1
--operation mode is normal

G1L74 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[18];


--G1L51 is rate_meters:inst_rate_meters|i196~0 at LC6_2_Z1
--operation mode is normal

G1L51 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[18];


--J1L295 is slaveregister:inst_slaveregister|i3829~698 at LC10_9_B1
--operation mode is normal

J1L295 = N33_sload_path[19] & (J1_i306 # !KE1L83Q # !J1L691);


--J1L695 is slaveregister:inst_slaveregister|i3829~704 at LC3_9_B1
--operation mode is normal

J1L695 = (J1_i431 & J1_i334 & J1L206 & J1L295) & CASCADE(J1L814);


--G1_RM_rate_MPE[19] is rate_meters:inst_rate_meters|RM_rate_MPE[19] at LC3_12_L1
--operation mode is normal

G1_RM_rate_MPE[19]_lut_out = N03_q[19];
G1_RM_rate_MPE[19] = DFFE(G1_RM_rate_MPE[19]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L395 is slaveregister:inst_slaveregister|i3829~700 at LC5_12_L1
--operation mode is normal

J1L395 = G1_RM_rate_MPE[19] & !J1_i1217 & !J1L112;


--J1_COMM_ctrl_local.id[19] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[19] at LC7_10_L1
--operation mode is normal

J1_COMM_ctrl_local.id[19]_lut_out = SE1_MASTERHWDATA[19];
J1_COMM_ctrl_local.id[19] = DFFE(J1_COMM_ctrl_local.id[19]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L495 is slaveregister:inst_slaveregister|i3829~701 at LC2_10_L1
--operation mode is normal

J1L495 = J1_i2499 & J1L032 # !J1_i2499 & J1_COMM_ctrl_local.id[19] & !KE1L53Q;


--J1L795 is slaveregister:inst_slaveregister|i3829~705 at LC7_11_L1
--operation mode is normal

J1L795 = (J1L395 # J1_i1661 & J1L103 & J1L495) & CASCADE(J1L595);


--J1L595 is slaveregister:inst_slaveregister|i3829~703 at LC6_11_L1
--operation mode is normal

J1L595 = J1_i1238 & (J1_i908 # J1L045 # J1L202);


--G1L64 is rate_meters:inst_rate_meters|i259~0 at LC1_3_V1
--operation mode is normal

G1L64 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[19];


--J1L443 is slaveregister:inst_slaveregister|i3473~328 at LC7_10_B1
--operation mode is normal

J1L443 = (KE1L83Q & !J1_i1654 & (J1_i1217 # !J1L981)) & CASCADE(J1L891);


--G1L54 is rate_meters:inst_rate_meters|i258~0 at LC3_7_V1
--operation mode is normal

G1L54 = N13_q[20] & !J1_RM_ctrl_local.rm_rate_enable[0];


--G1L31 is rate_meters:inst_rate_meters|i194~0 at LC7_6_Z1
--operation mode is normal

G1L31 = N03_q[20] & !J1_RM_ctrl_local.rm_rate_enable[1];


--G1L44 is rate_meters:inst_rate_meters|i257~0 at LC5_7_V1
--operation mode is normal

G1L44 = N13_q[21] & !J1_RM_ctrl_local.rm_rate_enable[0];


--G1L21 is rate_meters:inst_rate_meters|i193~0 at LC4_6_Z1
--operation mode is normal

G1L21 = N03_q[21] & !J1_RM_ctrl_local.rm_rate_enable[1];


--G1L11 is rate_meters:inst_rate_meters|i192~0 at LC7_9_Z1
--operation mode is normal

G1L11 = N03_q[22] & !J1_RM_ctrl_local.rm_rate_enable[1];


--G1L34 is rate_meters:inst_rate_meters|i256~0 at LC7_7_V1
--operation mode is normal

G1L34 = N13_q[22] & !J1_RM_ctrl_local.rm_rate_enable[0];


--G1L24 is rate_meters:inst_rate_meters|i255~0 at LC10_7_V1
--operation mode is normal

G1L24 = N13_q[23] & !J1_RM_ctrl_local.rm_rate_enable[0];


--G1L01 is rate_meters:inst_rate_meters|i191~0 at LC2_6_Z1
--operation mode is normal

G1L01 = N03_q[23] & !J1_RM_ctrl_local.rm_rate_enable[1];


--G1L14 is rate_meters:inst_rate_meters|i254~0 at LC8_7_V1
--operation mode is normal

G1L14 = N13_q[24] & !J1_RM_ctrl_local.rm_rate_enable[0];


--G1L9 is rate_meters:inst_rate_meters|i190~0 at LC9_6_Z1
--operation mode is normal

G1L9 = N03_q[24] & !J1_RM_ctrl_local.rm_rate_enable[1];


--J1_CS_ctrl_local.CS_time[25] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[25] at LC10_13_G1
--operation mode is normal

J1_CS_ctrl_local.CS_time[25]_lut_out = SE1_MASTERHWDATA[25];
J1_CS_ctrl_local.CS_time[25] = DFFE(J1_CS_ctrl_local.CS_time[25]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1_CS_ctrl_local.CS_rate[1] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[1] at LC3_14_G1
--operation mode is normal

J1_CS_ctrl_local.CS_rate[1]_lut_out = SE1_MASTERHWDATA[25];
J1_CS_ctrl_local.CS_rate[1] = DFFE(J1_CS_ctrl_local.CS_rate[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--J1L914 is slaveregister:inst_slaveregister|i3631~352 at LC1_13_G1
--operation mode is normal

J1L914 = KE1L53Q & J1_CS_ctrl_local.CS_time[25] # !KE1L53Q & J1_CS_ctrl_local.CS_rate[1];


--J1L024 is slaveregister:inst_slaveregister|i3631~353 at LC5_11_G1
--operation mode is normal

J1L024 = J1L114 & (N33_sload_path[25] # J1L544 & J1L914) # !J1L114 & J1L544 & J1L914;


--G1_RM_sn_data[25] is rate_meters:inst_rate_meters|RM_sn_data[25] at LC8_9_G1
--operation mode is normal

G1_RM_sn_data[25]_lut_out = G1_RM_sn_data_int[25];
G1_RM_sn_data[25] = DFFE(G1_RM_sn_data[25]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L233 is slaveregister:inst_slaveregister|i3471~309 at LC6_11_G1
--operation mode is normal

J1L233 = !J1L312 & G1_RM_sn_data[25] & KE1L53Q & !J1_i1217;


--J1_COMM_ctrl_local.id[25] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[25] at LC9_4_G1
--operation mode is normal

J1_COMM_ctrl_local.id[25]_lut_out = SE1_MASTERHWDATA[25];
J1_COMM_ctrl_local.id[25] = DFFE(J1_COMM_ctrl_local.id[25]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L333 is slaveregister:inst_slaveregister|i3471~310 at LC10_11_G1
--operation mode is normal

J1L333 = J1L683 & (J1L233 # J1L443 & J1_COMM_ctrl_local.id[25]);


--G1_RM_rate_MPE[25] is rate_meters:inst_rate_meters|RM_rate_MPE[25] at LC3_4_Z1
--operation mode is normal

G1_RM_rate_MPE[25]_lut_out = N03_q[25];
G1_RM_rate_MPE[25] = DFFE(G1_RM_rate_MPE[25]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L433 is slaveregister:inst_slaveregister|i3471~311 at LC7_4_Z1
--operation mode is normal

J1L433 = !J1L902 & G1_RM_rate_MPE[25] & !J1_i1217 & !J1L112;


--G1_RM_rate_SPE[25] is rate_meters:inst_rate_meters|RM_rate_SPE[25] at LC6_12_V1
--operation mode is normal

G1_RM_rate_SPE[25]_lut_out = N13_q[25];
G1_RM_rate_SPE[25] = DFFE(G1_RM_rate_SPE[25]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1_RM_ctrl_local.rm_rate_dead[9] is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_dead[9] at LC6_12_Q1
--operation mode is normal

J1_RM_ctrl_local.rm_rate_dead[9]_lut_out = SE1_MASTERHWDATA[25];
J1_RM_ctrl_local.rm_rate_dead[9] = DFFE(J1_RM_ctrl_local.rm_rate_dead[9]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L187);


--J1L533 is slaveregister:inst_slaveregister|i3471~312 at LC5_11_V1
--operation mode is normal

J1L533 = J1_RM_ctrl_local.rm_rate_dead[9] & (G1_RM_rate_SPE[25] # !KE1L53Q) # !J1_RM_ctrl_local.rm_rate_dead[9] & KE1L53Q & G1_RM_rate_SPE[25];


--J1L633 is slaveregister:inst_slaveregister|i3471~313 at LC10_4_Z1
--operation mode is normal

J1L633 = J1L433 # J1L902 & !J1_i1217 & J1L533;


--J1L275 is slaveregister:inst_slaveregister|i3823~560 at LC3_10_G1
--operation mode is normal

J1L275 = (J1L024 # J1L135 & (J1L633 # J1L333)) & CASCADE(J1L917);


--G1L7 is rate_meters:inst_rate_meters|i188~0 at LC10_6_Z1
--operation mode is normal

G1L7 = N03_q[26] & !J1_RM_ctrl_local.rm_rate_enable[1];


--G1L93 is rate_meters:inst_rate_meters|i252~0 at LC1_5_V1
--operation mode is normal

G1L93 = N13_q[26] & !J1_RM_ctrl_local.rm_rate_enable[0];


--J1L604 is slaveregister:inst_slaveregister|i3629~411 at LC8_8_B1
--operation mode is normal

J1L604 = J1L014 # J1L114 & N33_sload_path[27];


--G1_RM_sn_data[27] is rate_meters:inst_rate_meters|RM_sn_data[27] at LC3_8_G1
--operation mode is normal

G1_RM_sn_data[27]_lut_out = G1_RM_sn_data_int[27];
G1_RM_sn_data[27] = DFFE(G1_RM_sn_data[27]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L704 is slaveregister:inst_slaveregister|i3629~412 at LC10_8_G1
--operation mode is normal

J1L704 = !J1L312 & KE1L53Q & !J1_i1217 & G1_RM_sn_data[27];


--J1_COMM_ctrl_local.id[27] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[27] at LC6_4_G1
--operation mode is normal

J1_COMM_ctrl_local.id[27]_lut_out = SE1_MASTERHWDATA[27];
J1_COMM_ctrl_local.id[27] = DFFE(J1_COMM_ctrl_local.id[27]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L804 is slaveregister:inst_slaveregister|i3629~413 at LC4_8_G1
--operation mode is normal

J1L804 = J1L683 & (J1L704 # J1_COMM_ctrl_local.id[27] & J1L443);


--G1_RM_rate_MPE[27] is rate_meters:inst_rate_meters|RM_rate_MPE[27] at LC3_11_Z1
--operation mode is normal

G1_RM_rate_MPE[27]_lut_out = N03_q[27];
G1_RM_rate_MPE[27] = DFFE(G1_RM_rate_MPE[27]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--G1_RM_rate_SPE[27] is rate_meters:inst_rate_meters|RM_rate_SPE[27] at LC9_7_V1
--operation mode is normal

G1_RM_rate_SPE[27]_lut_out = N13_q[27];
G1_RM_rate_SPE[27] = DFFE(G1_RM_rate_SPE[27]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L904 is slaveregister:inst_slaveregister|i3629~414 at LC9_11_Z1
--operation mode is normal

J1L904 = G1_RM_rate_SPE[27] & (J1L993 # G1_RM_rate_MPE[27] & J1L383) # !G1_RM_rate_SPE[27] & G1_RM_rate_MPE[27] & J1L383;


--J1L765 is slaveregister:inst_slaveregister|i3821~325 at LC10_8_B1
--operation mode is normal

J1L765 = (J1L604 # J1L525 & (J1L804 # J1L904)) & CASCADE(J1L075);


--G1L5 is rate_meters:inst_rate_meters|i186~0 at LC6_6_Z1
--operation mode is normal

G1L5 = N03_q[28] & !J1_RM_ctrl_local.rm_rate_enable[1];


--G1L73 is rate_meters:inst_rate_meters|i250~0 at LC2_5_V1
--operation mode is normal

G1L73 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[28];


--G1L63 is rate_meters:inst_rate_meters|i249~0 at LC9_8_V1
--operation mode is normal

G1L63 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[29];


--G1L4 is rate_meters:inst_rate_meters|i185~0 at LC10_8_Z1
--operation mode is normal

G1L4 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[29];


--G1_RM_sn_data_int[30] is rate_meters:inst_rate_meters|RM_sn_data_int[30] at LC6_12_I1
--operation mode is normal

G1_RM_sn_data_int[30]_lut_out = N33_sload_path[30];
G1_RM_sn_data_int[30] = DFFE(G1_RM_sn_data_int[30]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--G1_RM_rate_SPE[31] is rate_meters:inst_rate_meters|RM_rate_SPE[31] at LC7_9_V1
--operation mode is normal

G1_RM_rate_SPE[31]_lut_out = N13_q[31];
G1_RM_rate_SPE[31] = DFFE(G1_RM_rate_SPE[31]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L402);


--J1L445 is slaveregister:inst_slaveregister|i3817~505 at LC6_15_C1
--operation mode is normal

J1L445 = !J1_i1217 & G1_RM_rate_SPE[31] & KE1L53Q & J1L902;


--G1_RM_rate_MPE[31] is rate_meters:inst_rate_meters|RM_rate_MPE[31] at LC7_8_Z1
--operation mode is normal

G1_RM_rate_MPE[31]_lut_out = N03_q[31];
G1_RM_rate_MPE[31] = DFFE(G1_RM_rate_MPE[31]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L071);


--J1L545 is slaveregister:inst_slaveregister|i3817~506 at LC3_15_C1
--operation mode is normal

J1L545 = G1_RM_rate_MPE[31] & !J1_i1217 & !J1L112;


--G1_RM_sn_data[31] is rate_meters:inst_rate_meters|RM_sn_data[31] at LC1_3_J1
--operation mode is normal

G1_RM_sn_data[31]_lut_out = G1_RM_sn_data_int[31];
G1_RM_sn_data[31] = DFFE(G1_RM_sn_data[31]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L832);


--J1L645 is slaveregister:inst_slaveregister|i3817~507 at LC8_2_J1
--operation mode is normal

J1L645 = !J1L312 & G1_RM_sn_data[31] & KE1L53Q & !J1_i1217;


--J1_COMM_ctrl_local.id[31] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[31] at LC3_4_L1
--operation mode is normal

J1_COMM_ctrl_local.id[31]_lut_out = SE1_MASTERHWDATA[31];
J1_COMM_ctrl_local.id[31] = DFFE(J1_COMM_ctrl_local.id[31]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L745 is slaveregister:inst_slaveregister|i3817~508 at LC5_3_J1
--operation mode is normal

J1L745 = J1_i1425 & (J1L645 # J1L443 & J1_COMM_ctrl_local.id[31]);


--J1L845 is slaveregister:inst_slaveregister|i3817~510 at LC8_15_C1
--operation mode is normal

J1L845 = (J1L445 # J1_i1238 & (J1L745 # J1L545)) & CASCADE(J1L035);


--BB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|_~166 at LC6_5_H4
--operation mode is normal

BB1L3 = JB1L01Q & BB1_DCMD_SEQ1 & Y1L01Q;


--NC1L9Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~34 at LC7_13_D3
--operation mode is normal

NC1L9Q_lut_out = TB01_agb_out & (NC1L9Q # WB1L32Q & NC1L8Q) # !TB01_agb_out & WB1L32Q & NC1L8Q;
NC1L9Q = DFFE(NC1L9Q_lut_out, GLOBAL(JE1_outclock0), !Y1L32Q, , );


--ED1_EOF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|EOF at LC8_14_J3
--operation mode is normal

ED1_EOF_lut_out = KD1L6Q & ED1_CRC0 # !KD1L6Q & ED1_EOF;
ED1_EOF = DFFE(ED1_EOF_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--J1_id_set[0] is slaveregister:inst_slaveregister|id_set[0] at LC3_8_F1
--operation mode is normal

J1_id_set[0]_lut_out = VCC;
J1_id_set[0] = DFFE(J1_id_set[0]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1_id_set[1] is slaveregister:inst_slaveregister|id_set[1] at LC3_9_F1
--operation mode is normal

J1_id_set[1]_lut_out = VCC;
J1_id_set[1] = DFFE(J1_id_set[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--Q1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT~159 at LC8_13_F3
--operation mode is normal

Q1L41 = (!BB1_DATA_OK & !Y1L1Q & (!Y1L12Q # !S1_inst9)) & CASCADE(Q1L51);


--KD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~178 at LC8_13_L3
--operation mode is normal

KD1L2 = KD1_TXCNT & (N61_sload_path[0] # !N61_sload_path[4] # !TB31L3);


--ED1_SEND_IDLE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|SEND_IDLE at LC7_4_J3
--operation mode is normal

ED1_SEND_IDLE_lut_out = !ED1L26Q & (ED1_SEND_IDLE # Q1L43 # !ED1L2);
ED1_SEND_IDLE = DFFE(ED1_SEND_IDLE_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1869 at LC4_4_J3
--operation mode is normal

ED1L3 = !ED1_SEND_IDLE & (Q1_SND_DRBT # !Q1L53 # !ED1L2);


--ED1_STF is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|STF at LC7_15_J3
--operation mode is normal

ED1_STF_lut_out = ED1L3 # ED1_STF & !KD1L6Q;
ED1_STF = DFFE(ED1_STF_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1_CRC0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|CRC0 at LC4_13_J3
--operation mode is normal

ED1_CRC0_lut_out = ED1_CRC0 & (ED1_CRC1 # !KD1L6Q) # !ED1_CRC0 & KD1L6Q & ED1_CRC1;
ED1_CRC0 = DFFE(ED1_CRC0_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1870 at LC2_14_J3
--operation mode is normal

ED1L4 = ED1_EOF & !ED1_CRC0 & KD1L6Q # !ED1_EOF & (!KD1L6Q # !ED1_CRC0);


--ED1_RXSHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|RXSHR8 at LC10_11_J3
--operation mode is normal

ED1_RXSHR8_lut_out = ED1L11 # !N02L8 & ED1_RXSHR8 & !N12L9;
ED1_RXSHR8 = DFFE(ED1_RXSHR8_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1871 at LC8_8_J3
--operation mode is normal

ED1L5 = ED1_RXSHR8 & N02L8 & !N12L9;


--ED1_DCMD_SEQ1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1 at LC4_16_J3
--operation mode is normal

ED1_DCMD_SEQ1_lut_out = KD1L6Q & (ED1_PTYPE_SEQ0 # ED1_DCMD_SEQ1 & ED1L7) # !KD1L6Q & ED1_DCMD_SEQ1;
ED1_DCMD_SEQ1 = DFFE(ED1_DCMD_SEQ1_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~390 at LC10_16_J3
--operation mode is normal

ED1L1 = ED1_DCMD_SEQ1 & KD1L6Q & Q1_SND_TC_DAT;


--ED1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1872 at LC5_7_J3
--operation mode is normal

ED1L6 = ED1_STF & KD1L6Q;


--ED1L79 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~41 at LC3_8_J3
--operation mode is normal

ED1L79 = Q1_SND_DAT & (TE1_portadataout[0] # TE1_portadataout[1]);


--ED1L14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~185 at LC2_8_J3
--operation mode is normal

ED1L14 = ED1L1 # ED1L5 # ED1L6 & !ED1L79;


--ED1_TXSHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TXSHR8 at LC9_11_J3
--operation mode is normal

ED1_TXSHR8_lut_out = ED1L21 # ED1_TXSHR8 & !N12L9 & !N02L8;
ED1_TXSHR8 = DFFE(ED1_TXSHR8_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L24 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~186 at LC7_12_J3
--operation mode is normal

ED1L24 = N12L9 & (ED1_TXSHR8 # ED1_RXSHR8) # !N12L9 & ED1_TXSHR8 & N02L8;


--ED1_TC_RX_TIME is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TC_RX_TIME at LC9_9_J3
--operation mode is normal

ED1_TC_RX_TIME_lut_out = ED1L5 # ED1L1 # !KD1L6Q & ED1_TC_RX_TIME;
ED1_TC_RX_TIME = DFFE(ED1_TC_RX_TIME_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1_TC_TX_TIME is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME at LC7_1_J3
--operation mode is normal

ED1_TC_TX_TIME_lut_out = ED1L41 # ED1L31 # ED1_TC_TX_TIME & !KD1L6Q;
ED1_TC_TX_TIME = DFFE(ED1_TC_TX_TIME_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1_TCWFM_H is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_H at LC2_13_J3
--operation mode is normal

ED1_TCWFM_H_lut_out = ED1_TCWFM_L;
ED1_TCWFM_H = DFFE(ED1_TCWFM_H_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , KD1L6Q);


--ED1L34 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~187 at LC8_12_J3
--operation mode is normal

ED1L34 = ED1_TC_RX_TIME # ED1_BYT3 # ED1_TC_TX_TIME # ED1_TCWFM_H;


--ED1L44 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~188 at LC10_12_J3
--operation mode is normal

ED1L44 = ED1L24 # !KD1L6Q & (ED1L34 # ED1_CRC0);


--ED1_MTYPE_LEN1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|MTYPE_LEN1 at LC6_5_J3
--operation mode is normal

ED1_MTYPE_LEN1_lut_out = ED1_LEN0;
ED1_MTYPE_LEN1 = DFFE(ED1_MTYPE_LEN1_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , KD1L6Q);


--ED1_CRC1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|CRC1 at LC10_10_J3
--operation mode is normal

ED1_CRC1_lut_out = ED1_CRC2;
ED1_CRC1 = DFFE(ED1_CRC1_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , KD1L6Q);


--ED1_TCWF_CHK is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TCWF_CHK at LC3_14_J3
--operation mode is normal

ED1_TCWF_CHK_lut_out = ED1_TCWFM_WT;
ED1_TCWF_CHK = DFFE(ED1_TCWF_CHK_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L54 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~189 at LC8_13_J3
--operation mode is normal

ED1L54 = ED1_MTYPE_LEN1 # ED1_CRC1 # !N11L41 & ED1_TCWF_CHK;


--ED1_LEN0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|LEN0 at LC8_5_J3
--operation mode is normal

ED1_LEN0_lut_out = KD1L6Q & !Q1_SND_DAT & ED1_STF # !KD1L6Q & ED1_LEN0;
ED1_LEN0 = DFFE(ED1_LEN0_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1_TCWFM_L is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_L at LC7_14_J3
--operation mode is normal

ED1_TCWFM_L_lut_out = ED1L9 # ED1L51 # ED1_TXSHR8 & N12L9;
ED1_TCWFM_L = DFFE(ED1_TCWFM_L_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1_CRC2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|CRC2 at LC10_9_J3
--operation mode is normal

ED1_CRC2_lut_out = ED1_CRC3;
ED1_CRC2 = DFFE(ED1_CRC2_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , KD1L6Q);


--ED1_BYT1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT1 at LC5_2_J3
--operation mode is normal

ED1_BYT1_lut_out = KD1L6Q & ED1_BYT0 # !KD1L6Q & ED1_BYT1;
ED1_BYT1 = DFFE(ED1_BYT1_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L64 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~190 at LC7_5_J3
--operation mode is normal

ED1L64 = ED1_BYT1 # ED1_CRC2 # ED1_TCWFM_L # ED1_LEN0;


--ED1_PL_INC is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC at LC1_7_J3
--operation mode is normal

ED1_PL_INC_lut_out = ED1_STF & Q1_SND_DAT & !ED1L61 & KD1L6Q;
ED1_PL_INC = DFFE(ED1_PL_INC_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1_BYT0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT0 at LC3_7_J3
--operation mode is normal

ED1_BYT0_lut_out = ED1L82 # Q1_SND_DAT & ED1L61 & ED1L6;
ED1_BYT0 = DFFE(ED1_BYT0_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L74 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~191 at LC3_12_J3
--operation mode is normal

ED1L74 = ED1_BYT0 # ED1_PL_INC # ED1L55Q & !N81L43;


--ED1L84 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|data_val~192 at LC4_12_J3
--operation mode is normal

ED1L84 = ED1L74 # ED1L44 # ED1L64 # ED1L54;


--ED1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1873 at LC9_16_J3
--operation mode is normal

ED1L7 = !Q1_SND_ID & !Q1_SND_TC_DAT & !Q1_SND_DRBT & Q1L53;


--YC1L3Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|done~reg0 at LC5_15_K3
--operation mode is normal

YC1L3Q_lut_out = YC1L55Q & !ED1_STF;
YC1L3Q = DFFE(YC1L3Q_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--ED1L73Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|crc_last~reg at LC1_15_J3
--operation mode is normal

ED1L73Q_lut_out = ED1L02 # ED1L83 # ED1_ID_SHR8 & N12L9;
ED1L73Q = DFFE(ED1L73Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1874 at LC5_16_J3
--operation mode is normal

ED1L8 = ED1L73Q & YC1L3Q;


--ED1L46 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~424 at LC8_15_J3
--operation mode is normal

ED1L46 = !ED1L8 & (KD1L6Q & !ED1L7 # !ED1_DCMD_SEQ1);


--TB31_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC10_10_L3
--operation mode is normal

TB31_aeb_out = !N61_sload_path[2] & !N61_sload_path[3] & N61_sload_path[1] & N61_sload_path[0];


--AD1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|_~207 at LC8_5_B3
--operation mode is normal

AD1L1 = !N51_pre_out[4] & !N51_pre_out[6] & !N51_pre_out[7] & !N51_pre_out[5];


--AD1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|_~209 at LC9_5_B3
--operation mode is normal

AD1L2 = (!N51_pre_out[3] & !N51_pre_out[1] & !N51_pre_out[2] & !N51_lsb) & CASCADE(AD1L1);


--ED1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1875 at LC9_14_J3
--operation mode is normal

ED1L9 = ED1_TCWF_CHK & !N11L41;


--ED1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1876 at LC6_14_J3
--operation mode is normal

ED1L01 = ED1_TXSHR8 & N12L9;


--ED1_ID_BYTE is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|ID_BYTE at LC6_2_J3
--operation mode is normal

ED1_ID_BYTE_lut_out = ED1_ID_LOAD # ED1L12 # ED1_ID_BYTE & !KD1L6Q;
ED1_ID_BYTE = DFFE(ED1_ID_BYTE_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1_ID_LOAD is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|ID_LOAD at LC1_4_J3
--operation mode is normal

ED1_ID_LOAD_lut_out = KD1L6Q & ED1_DCMD_SEQ1 & Q1_SND_ID;
ED1_ID_LOAD = DFFE(ED1_ID_LOAD_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1_ID_SHR8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|ID_SHR8 at LC9_2_J3
--operation mode is normal

ED1_ID_SHR8_lut_out = ED1L22 # !N12L9 & !N02L8 & ED1_ID_SHR8;
ED1_ID_SHR8 = DFFE(ED1_ID_SHR8_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L39 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~78 at LC8_2_J3
--operation mode is normal

ED1L39 = ED1_ID_LOAD # ED1_ID_BYTE # ED1_ID_SHR8 & !N12L9;


--ED1_TCWFM_WT is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_WT at LC10_14_J3
--operation mode is normal

ED1_TCWFM_WT_lut_out = ED1L011Q;
ED1_TCWFM_WT = DFFE(ED1_TCWFM_WT_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L011Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|tcwf_rd_next~reg at LC5_13_J3
--operation mode is normal

ED1L011Q_lut_out = KD1L6Q & ED1_TCWFM_H;
ED1L011Q = DFFE(ED1L011Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L49 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~79 at LC1_13_J3
--operation mode is normal

ED1L49 = ED1_TCWFM_H # ED1L011Q # ED1_TCWFM_L # ED1_TCWFM_WT;


--YC1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~827 at LC2_6_D3
--operation mode is normal

YC1L31 = GC63L2 & (ED1L59Q # GC53L2) # !GC63L2 & !ED1L59Q & GC53L2;


--NB4_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC7_12_L3
--operation mode is normal

NB4_dffs[3]_lut_out = NB4_dffs[4] & (YC1L41 # !KD1L6Q) # !NB4_dffs[4] & KD1L6Q & YC1L41;
NB4_dffs[3] = DFFE(NB4_dffs[3]_lut_out, GLOBAL(JE1_outclock0), KD1L01Q, , KD1L5Q);


--TB32_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC10_8_L3
--operation mode is normal

TB32_aeb_out = TB02_aeb_out & TB12_aeb_out & TB91_aeb_out & TB22_aeb_out;


--T1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~105 at LC3_7_L3
--operation mode is normal

T1L3 = !N42_sload_path[2] & !N42_sload_path[4] & N42_sload_path[1] & N42_sload_path[6];


--T1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~109 at LC8_7_L3
--operation mode is normal

T1L5 = (T1L7 & !N42_sload_path[0] & T1L8 & T1L3) & CASCADE(T1L4);


--T1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~107 at LC7_7_L3
--operation mode is normal

T1L4 = !N42_sload_path[5] & !N42_sload_path[3];


--T1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|_~110 at LC6_5_L3
--operation mode is normal

T1L6 = (Q1_SND_PULSE & N42_sload_path[1]) & CASCADE(T1L11);


--DE1L2Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_busy~reg0 at LC5_2_O3
--operation mode is normal

DE1L2Q_lut_out = DE1L562 # DE1L2Q & (DE1L662 # !DE1L132);
DE1L2Q = DFFE(DE1L2Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--AE1L26 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~259 at LC6_13_O2
--operation mode is normal

AE1L26 = !J1_DAQ_ctrl_local.LC_mode[0] & !DE1L2Q & !J1_DAQ_ctrl_local.LC_mode[1] & !CE1L1Q;


--AE1L36 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~260 at LC4_11_O2
--operation mode is normal

AE1L36 = ZD1_wr_ptr[1] & !ZD1_rd_ptr[1] & (ZD1_rd_ptr[0] $ !ZD1_wr_ptr[0]) # !ZD1_wr_ptr[1] & ZD1_rd_ptr[1] & (ZD1_rd_ptr[0] $ !ZD1_wr_ptr[0]);


--AE1L1Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|busy~reg0 at LC1_11_O2
--operation mode is normal

AE1L1Q_lut_out = AE1L86Q # AE1L66Q # AE1L46 & AE1L1Q;
AE1L1Q = DFFE(AE1L1Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--VD1L31 is daq:inst_daq|trigger:inst_trigger|i35~31 at LC2_10_O2
--operation mode is normal

VD1L31 = !VD1_ATWDTrigger_A_sig & !AE1L1Q;


--VD1_last_A is daq:inst_daq|trigger:inst_trigger|last_A at LC9_10_O2
--operation mode is normal

VD1_last_A_lut_out = VD1_i179 # VD1_last_A & (VD1_ATWDTrigger_B_shift[0] # !VD1_ATWDTrigger_B_sig);
VD1_last_A = DFFE(VD1_last_A_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--AE2L1Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|busy~reg0 at LC6_8_O2
--operation mode is normal

AE2L1Q_lut_out = AE2L86Q # AE2L66Q # AE2L46 & AE2L1Q;
AE2L1Q = DFFE(AE2L1Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--VD1L61 is daq:inst_daq|trigger:inst_trigger|i54~31 at LC10_9_O2
--operation mode is normal

VD1L61 = !AE2L1Q & !VD1_ATWDTrigger_B_sig;


--VD1L51 is daq:inst_daq|trigger:inst_trigger|i38~39 at LC8_9_O2
--operation mode is normal

VD1L51 = (VD1L31 & (!VD1L61 # !VD1_last_A) # !J1_DAQ_ctrl_local.enable_AB[1]) & CASCADE(VD1L41);


--VD1L41 is daq:inst_daq|trigger:inst_trigger|i38~38 at LC7_9_O2
--operation mode is normal

VD1L41 = !CE2L1Q & J1_DAQ_ctrl_local.enable_DAQ & !CE1L1Q & J1_DAQ_ctrl_local.enable_AB[0];


--H1L1Q is ROC:inst_ROC|RST_state~10 at LC3_13_O2
--operation mode is normal

H1L1Q_lut_out = VCC;
H1L1Q = DFFE(H1L1Q_lut_out, GLOBAL(JE1_outclock0), , , );


--DE1L21 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~10 at LC4_3_T3
--operation mode is normal

DE1L21 = DE1L423Q & !H1L4Q;


--AE1L86Q is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~23 at LC6_12_O2
--operation mode is normal

AE1L86Q_lut_out = AE1L76Q # AE1L86Q & !TriggerComplete_0;
AE1L86Q = DFFE(AE1L86Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--VD1L81 is daq:inst_daq|trigger:inst_trigger|i57~24 at LC5_9_O2
--operation mode is normal

VD1L81 = (VD1L61 & (VD1_last_A # !VD1L31) # !J1_DAQ_ctrl_local.enable_AB[0]) & CASCADE(VD1L71);


--VD1L71 is daq:inst_daq|trigger:inst_trigger|i57~23 at LC4_9_O2
--operation mode is normal

VD1L71 = !CE2L1Q & J1_DAQ_ctrl_local.enable_DAQ & !CE1L1Q & J1_DAQ_ctrl_local.enable_AB[1];


--AE2L26 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~273 at LC3_8_F2
--operation mode is normal

AE2L26 = ZD2_wr_ptr[0] & ZD2_rd_ptr[0] & (ZD2_wr_ptr[1] $ ZD2_rd_ptr[1]) # !ZD2_wr_ptr[0] & !ZD2_rd_ptr[0] & (ZD2_wr_ptr[1] $ ZD2_rd_ptr[1]);


--DE2L2Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_busy~reg0 at LC6_7_Z3
--operation mode is normal

DE2L2Q_lut_out = DE2L623Q # DE2L2Q & DE2L022 # !DE1L613Q;
DE2L2Q = DFFE(DE2L2Q_lut_out, GLOBAL(JE1_outclock1), , , !H1L4Q);


--AE2L36 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~274 at LC6_10_F2
--operation mode is normal

AE2L36 = !J1_DAQ_ctrl_local.LC_mode[0] & !J1_DAQ_ctrl_local.LC_mode[1] & !DE2L2Q & !CE2L1Q;


--AE2L86Q is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|state~23 at LC3_11_F2
--operation mode is normal

AE2L86Q_lut_out = AE2L76Q # AE2L86Q & !TriggerComplete_1;
AE2L86Q = DFFE(AE2L86Q_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--DE2L21 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|ATWD_D_gray[9]~10 at LC4_3_U2
--operation mode is normal

DE2L21 = DE2L223Q & !H1L4Q;


--J1L387 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_rate_enable[0]~51 at LC3_10_M1
--operation mode is normal

J1L387 = (J1_i908 # !J1L791 & (KE1L53Q # !J1L902)) & CASCADE(J1L761);


--B1L301 is calibration_sources:inst_calibration_sources|rate_bit~44 at LC2_13_G1
--operation mode is normal

B1L301 = J1_CS_ctrl_local.CS_rate[0] & (N33_sload_path[16] # J1_CS_ctrl_local.CS_rate[1]) # !J1_CS_ctrl_local.CS_rate[0] & !J1_CS_ctrl_local.CS_rate[1] & N33_sload_path[17];


--B1L401 is calibration_sources:inst_calibration_sources|rate_bit~45 at LC8_13_G1
--operation mode is normal

B1L401 = B1L301 & (N33_sload_path[14] # !J1_CS_ctrl_local.CS_rate[1]) # !B1L301 & J1_CS_ctrl_local.CS_rate[1] & N33_sload_path[15];


--J1_CS_ctrl_local.CS_rate[3] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_rate[3] at LC6_1_G1
--operation mode is normal

J1_CS_ctrl_local.CS_rate[3]_lut_out = SE1_MASTERHWDATA[27];
J1_CS_ctrl_local.CS_rate[3] = DFFE(J1_CS_ctrl_local.CS_rate[3]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L49);


--B1L101 is calibration_sources:inst_calibration_sources|rate_bit~42 at LC2_15_G1
--operation mode is normal

B1L101 = J1_CS_ctrl_local.CS_rate[1] & (J1_CS_ctrl_local.CS_rate[0] # N33_sload_path[19]) # !J1_CS_ctrl_local.CS_rate[1] & !J1_CS_ctrl_local.CS_rate[0] & N33_sload_path[21];


--B1L201 is calibration_sources:inst_calibration_sources|rate_bit~43 at LC4_15_G1
--operation mode is normal

B1L201 = B1L101 & (N33_sload_path[18] # !J1_CS_ctrl_local.CS_rate[0]) # !B1L101 & N33_sload_path[20] & J1_CS_ctrl_local.CS_rate[0];


--B1L99 is calibration_sources:inst_calibration_sources|rate_bit~40 at LC8_14_G1
--operation mode is normal

B1L99 = J1_CS_ctrl_local.CS_rate[0] & (N33_sload_path[24] # J1_CS_ctrl_local.CS_rate[1]) # !J1_CS_ctrl_local.CS_rate[0] & !J1_CS_ctrl_local.CS_rate[1] & N33_sload_path[25];


--B1L001 is calibration_sources:inst_calibration_sources|rate_bit~41 at LC1_14_G1
--operation mode is normal

B1L001 = B1L99 & (N33_sload_path[22] # !J1_CS_ctrl_local.CS_rate[1]) # !B1L99 & N33_sload_path[23] & J1_CS_ctrl_local.CS_rate[1];


--B1L79 is calibration_sources:inst_calibration_sources|rate_bit~38 at LC9_15_G1
--operation mode is normal

B1L79 = J1_CS_ctrl_local.CS_rate[2] & (J1_CS_ctrl_local.CS_rate[3] # B1L201) # !J1_CS_ctrl_local.CS_rate[2] & !J1_CS_ctrl_local.CS_rate[3] & B1L001;


--B1L501 is calibration_sources:inst_calibration_sources|rate_bit~46 at LC5_14_G1
--operation mode is normal

B1L501 = J1_CS_ctrl_local.CS_rate[1] & (N33_sload_path[11] # J1_CS_ctrl_local.CS_rate[0]) # !J1_CS_ctrl_local.CS_rate[1] & !J1_CS_ctrl_local.CS_rate[0] & N33_sload_path[13];


--B1L601 is calibration_sources:inst_calibration_sources|rate_bit~47 at LC5_6_G1
--operation mode is normal

B1L601 = B1L501 & (N33_sload_path[10] # !J1_CS_ctrl_local.CS_rate[0]) # !B1L501 & N33_sload_path[12] & J1_CS_ctrl_local.CS_rate[0];


--B1L89 is calibration_sources:inst_calibration_sources|rate_bit~39 at LC6_15_G1
--operation mode is normal

B1L89 = B1L79 & (B1L601 # !J1_CS_ctrl_local.CS_rate[3]) # !B1L79 & J1_CS_ctrl_local.CS_rate[3] & B1L401;


--B1L901 is calibration_sources:inst_calibration_sources|rate_bit~50 at LC7_13_G1
--operation mode is normal

B1L901 = J1_CS_ctrl_local.CS_rate[1] & (N33_sload_path[3] # J1_CS_ctrl_local.CS_rate[0]) # !J1_CS_ctrl_local.CS_rate[1] & N33_sload_path[5] & !J1_CS_ctrl_local.CS_rate[0];


--B1L011 is calibration_sources:inst_calibration_sources|rate_bit~51 at LC2_14_G1
--operation mode is normal

B1L011 = B1L901 & (N33_sload_path[2] # !J1_CS_ctrl_local.CS_rate[0]) # !B1L901 & J1_CS_ctrl_local.CS_rate[0] & N33_sload_path[4];


--B1L111 is calibration_sources:inst_calibration_sources|rate_bit~420 at LC7_15_G1
--operation mode is normal

B1L111 = J1_CS_ctrl_local.CS_rate[2] & B1L011 & !J1_CS_ctrl_local.CS_rate[3];


--B1L211 is calibration_sources:inst_calibration_sources|rate_bit~421 at LC10_15_G1
--operation mode is normal

B1L211 = !J1_CS_ctrl_local.CS_rate[1] & (J1_CS_ctrl_local.CS_rate[0] & N33_sload_path[0] # !J1_CS_ctrl_local.CS_rate[0] & N33_sload_path[1]);


--B1L701 is calibration_sources:inst_calibration_sources|rate_bit~48 at LC9_14_G1
--operation mode is normal

B1L701 = J1_CS_ctrl_local.CS_rate[0] & (N33_sload_path[8] # J1_CS_ctrl_local.CS_rate[1]) # !J1_CS_ctrl_local.CS_rate[0] & !J1_CS_ctrl_local.CS_rate[1] & N33_sload_path[9];


--B1L801 is calibration_sources:inst_calibration_sources|rate_bit~49 at LC6_14_G1
--operation mode is normal

B1L801 = B1L701 & (N33_sload_path[6] # !J1_CS_ctrl_local.CS_rate[1]) # !B1L701 & J1_CS_ctrl_local.CS_rate[1] & N33_sload_path[7];


--B1L311 is calibration_sources:inst_calibration_sources|rate_bit~422 at LC5_15_G1
--operation mode is normal

B1L311 = !J1_CS_ctrl_local.CS_rate[2] & (J1_CS_ctrl_local.CS_rate[3] & B1L211 # !J1_CS_ctrl_local.CS_rate[3] & B1L801);


--B1L411 is calibration_sources:inst_calibration_sources|rate_bit~423 at LC8_15_G1
--operation mode is normal

B1L411 = J1_CS_ctrl_local.CS_rate[4] & (B1L111 # B1L311) # !J1_CS_ctrl_local.CS_rate[4] & B1L89;


--B1L21 is calibration_sources:inst_calibration_sources|delay_bit~23 at LC8_1_G1
--operation mode is normal

B1L21 = !J1_CS_ctrl_local.CS_mode[1] & !J1_CS_ctrl_local.CS_mode[2] & J1_CS_ctrl_local.CS_mode[0];


--B1_delay_bit is calibration_sources:inst_calibration_sources|delay_bit at LC3_15_G1
--operation mode is normal

B1_delay_bit_lut_out = J1_CS_ctrl_local.CS_rate[4] & (B1L111 # B1L311) # !J1_CS_ctrl_local.CS_rate[4] & B1L89;
B1_delay_bit = DFFE(B1_delay_bit_lut_out, GLOBAL(JE1_outclock1), , , B1L11);


--J1L337 is slaveregister:inst_slaveregister|i7970~13 at LC8_11_M1
--operation mode is normal

J1L337 = KE1L74Q & KE1L44Q & KE1L84Q & !KE1L64Q;


--J1L037 is slaveregister:inst_slaveregister|i7848~21 at LC9_11_M1
--operation mode is normal

J1L037 = (!KE1L54Q & KE1L34Q) & CASCADE(J1L337);


--B1L36 is calibration_sources:inst_calibration_sources|i399~54 at LC3_15_N3
--operation mode is normal

B1L36 = (B1_ATWD_R2R # B1_now_action & J1_CS_ctrl_local.CS_enable[5]) & CASCADE(B1L58);


--TB5_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC8_14_L4
--operation mode is normal

TB5_aeb_out = TB4_aeb_out & TB3_aeb_out;


--WB1L51Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|ct_aclr~reg at LC10_7_C4
--operation mode is normal

WB1L51Q_lut_out = WB1L41 & (!WB1L1 # !WB1L22Q);
WB1L51Q = DFFE(WB1L51Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--WB1L32Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~33 at LC7_15_C4
--operation mode is normal

WB1L32Q_lut_out = WB1L22Q & (WB1L2 # Z1_low_lev & WB1L8);
WB1L32Q = DFFE(WB1L32Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--JB1L62Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~38 at LC1_8_L4
--operation mode is normal

JB1L62Q_lut_out = !WB1L02Q & N4_sload_path[2] & JB1L32Q & JB1L41;
JB1L62Q = DFFE(JB1L62Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--BB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR~43 at LC6_16_H4
--operation mode is normal

BB1L81 = DB1L21 # DB1L71 # !BB1_EOF_WAIT;


--JB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~883 at LC2_1_H4
--operation mode is normal

JB1L6 = NB1_dffs[5] & (NB1_dffs[3] # NB1_dffs[6] & !NB1_dffs[1]) # !NB1_dffs[5] & (NB1_dffs[6] # NB1_dffs[1]);


--JB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~884 at LC10_1_H4
--operation mode is normal

JB1L7 = NB1_dffs[4] & !NB1_dffs[3] # !NB1_dffs[4] & !NB1_dffs[6];


--DB1L34Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|state~22 at LC9_5_H4
--operation mode is normal

DB1L34Q_lut_out = BB1L61 & (DB1L6 # !DB1L3 & DB1L34Q);
DB1L34Q = DFFE(DB1L34Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--DB1_srg[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[7] at LC1_2_H4
--operation mode is normal

DB1_srg[7]_lut_out = DB1L81 # DB1L24Q & NB1_dffs[7];
DB1_srg[7] = DFFE(DB1_srg[7]_lut_out, GLOBAL(JE1_outclock0), , , DB1L82);


--UD1L814 is daq:inst_daq|mem_interface:inst_mem_interface|i~3256 at LC7_15_B2
--operation mode is normal

UD1L814 = (!UD1L454Q & !UD1L654Q & !UD1L554Q) & CASCADE(UD1L914);


--CE1L5 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~52 at LC10_10_O2
--operation mode is normal

CE1L5 = !N52_sload_path[1] # !N52_sload_path[2];


--CE1L7 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~133 at LC10_16_O2
--operation mode is normal

CE1L7 = (CE1L4 # CE1L5 # !N52_sload_path[0] # !CE1L1Q) & CASCADE(CE1L8);


--UD1L9 is daq:inst_daq|mem_interface:inst_mem_interface|i212~172 at LC3_11_U2
--operation mode is normal

UD1L9 = (UD1_rdaddr[5] & UD1_rdaddr[4]) & CASCADE(UD1L01);


--J1_i7909 is slaveregister:inst_slaveregister|i7909 at LC5_11_M1
--operation mode is normal

J1_i7909 = KE1L54Q & !KE1L64Q & J1L661 & !KE1L44Q;


--CE2L5 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i16~52 at LC6_13_F2
--operation mode is normal

CE2L5 = !N62_sload_path[2] # !N62_sload_path[1];


--CE2L7 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|FADC_interface:inst_FADC_interface|i49~133 at LC10_15_F2
--operation mode is normal

CE2L7 = (CE2L4 # CE2L5 # !N62_sload_path[0] # !CE2L1Q) & CASCADE(CE2L8);


--J1_i7970 is slaveregister:inst_slaveregister|i7970 at LC4_11_M1
--operation mode is normal

J1_i7970 = KE1L54Q & !KE1L64Q & J1L661 & KE1L44Q;


--J1L097 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~65 at LC7_7_C1
--operation mode is normal

J1L097 = (J1_i936 & (J1_i410 # KE1L53Q # !J1L981)) & CASCADE(J1L297);


--J1L922 is slaveregister:inst_slaveregister|i2691~78 at LC2_12_M1
--operation mode is normal

J1L922 = !KE1L53Q & KE1L63Q & KE1L83Q & KE1L14Q;


--J1L132 is slaveregister:inst_slaveregister|i2691~81 at LC3_12_M1
--operation mode is normal

J1L132 = (KE1L93Q & KE1L04Q & KE1L24Q & KE1L34Q) & CASCADE(J1L922);


--J1L427 is slaveregister:inst_slaveregister|i6949~38 at LC5_7_C1
--operation mode is normal

J1L427 = J1L751 & (J1_i306 # KE1L53Q # !J1L902);


--J1L197 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~66 at LC6_7_C1
--operation mode is normal

J1L197 = (KE1L53Q # J1_i1217 & J1_i908 # !J1L902) & CASCADE(J1L427);

--J1L297 is slaveregister:inst_slaveregister|RM_ctrl_local.rm_sn_enable[0]~67 at LC6_7_C1
--operation mode is normal

J1L297 = (KE1L53Q # J1_i1217 & J1_i908 # !J1L902) & CASCADE(J1L427);


--G1_RM_sn_data_int[1] is rate_meters:inst_rate_meters|RM_sn_data_int[1] at LC3_12_I1
--operation mode is normal

G1_RM_sn_data_int[1]_lut_out = N23_q[1];
G1_RM_sn_data_int[1] = DFFE(G1_RM_sn_data_int[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--G1_RM_sn_data_int[2] is rate_meters:inst_rate_meters|RM_sn_data_int[2] at LC10_11_J1
--operation mode is normal

G1_RM_sn_data_int[2]_lut_out = N23_q[2];
G1_RM_sn_data_int[2] = DFFE(G1_RM_sn_data_int[2]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--G1L23 is rate_meters:inst_rate_meters|i213~0 at LC7_2_Z1
--operation mode is normal

G1L23 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[1];


--G1L46 is rate_meters:inst_rate_meters|i277~0 at LC1_1_V1
--operation mode is normal

G1L46 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[1];


--G1_RM_sn_data_int[5] is rate_meters:inst_rate_meters|RM_sn_data_int[5] at LC6_8_J1
--operation mode is normal

G1_RM_sn_data_int[5]_lut_out = N23_q[1];
G1_RM_sn_data_int[5] = DFFE(G1_RM_sn_data_int[5]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L772);


--G1L06 is rate_meters:inst_rate_meters|i273~0 at LC2_1_V1
--operation mode is normal

G1L06 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[5];


--G1L421 is rate_meters:inst_rate_meters|i729~0 at LC9_2_Q1
--operation mode is normal

G1L421 = N23_q[2] & (J1_RM_ctrl_local.rm_sn_enable[0] # J1_RM_ctrl_local.rm_sn_enable[1]);


--G1_RM_sn_data_int[11] is rate_meters:inst_rate_meters|RM_sn_data_int[11] at LC8_10_J1
--operation mode is normal

G1_RM_sn_data_int[11]_lut_out = N23_q[3];
G1_RM_sn_data_int[11] = DFFE(G1_RM_sn_data_int[11]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L382);


--G1L22 is rate_meters:inst_rate_meters|i203~0 at LC9_12_Z1
--operation mode is normal

G1L22 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[11];


--G1L35 is rate_meters:inst_rate_meters|i266~0 at LC8_3_V1
--operation mode is normal

G1L35 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[12];


--G1L15 is rate_meters:inst_rate_meters|i264~0 at LC4_3_V1
--operation mode is normal

G1L15 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[14];


--G1_RM_sn_data_int[18] is rate_meters:inst_rate_meters|RM_sn_data_int[18] at LC10_12_G1
--operation mode is normal

G1_RM_sn_data_int[18]_lut_out = N33_sload_path[18];
G1_RM_sn_data_int[18] = DFFE(G1_RM_sn_data_int[18]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--G1L41 is rate_meters:inst_rate_meters|i195~0 at LC2_2_Z1
--operation mode is normal

G1L41 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[19];


--G1_RM_sn_data_int[25] is rate_meters:inst_rate_meters|RM_sn_data_int[25] at LC7_10_G1
--operation mode is normal

G1_RM_sn_data_int[25]_lut_out = N33_sload_path[25];
G1_RM_sn_data_int[25] = DFFE(G1_RM_sn_data_int[25]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--G1L8 is rate_meters:inst_rate_meters|i189~0 at LC2_4_Z1
--operation mode is normal

G1L8 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[25];


--G1L04 is rate_meters:inst_rate_meters|i253~0 at LC8_11_V1
--operation mode is normal

G1L04 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[25];


--G1_RM_sn_data_int[27] is rate_meters:inst_rate_meters|RM_sn_data_int[27] at LC10_10_G1
--operation mode is normal

G1_RM_sn_data_int[27]_lut_out = N33_sload_path[27];
G1_RM_sn_data_int[27] = DFFE(G1_RM_sn_data_int[27]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--G1L6 is rate_meters:inst_rate_meters|i187~0 at LC6_11_Z1
--operation mode is normal

G1L6 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[27];


--G1L83 is rate_meters:inst_rate_meters|i251~0 at LC6_7_V1
--operation mode is normal

G1L83 = N13_q[27] & !J1_RM_ctrl_local.rm_rate_enable[0];


--J1_COMM_ctrl_local.id[30] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[30] at LC3_2_D1
--operation mode is normal

J1_COMM_ctrl_local.id[30]_lut_out = SE1_MASTERHWDATA[30];
J1_COMM_ctrl_local.id[30] = DFFE(J1_COMM_ctrl_local.id[30]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L293 is slaveregister:inst_slaveregister|i3498~249 at LC9_2_I1
--operation mode is normal

J1L293 = (J1_i2499 & J1L032 # !J1_i2499 & J1_COMM_ctrl_local.id[30] & !KE1L53Q) & CASCADE(J1L173);


--G1L3 is rate_meters:inst_rate_meters|i184~0 at LC7_7_Z1
--operation mode is normal

G1L3 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[30];


--G1L53 is rate_meters:inst_rate_meters|i248~0 at LC6_8_V1
--operation mode is normal

G1L53 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[30];


--G1_RM_sn_data_int[31] is rate_meters:inst_rate_meters|RM_sn_data_int[31] at LC3_11_J1
--operation mode is normal

G1_RM_sn_data_int[31]_lut_out = N33_sload_path[31];
G1_RM_sn_data_int[31] = DFFE(G1_RM_sn_data_int[31]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , G1L272);


--NC1L8Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~33 at LC10_13_D3
--operation mode is normal

NC1L8Q_lut_out = WB1L32Q & N11L41 & NC1L01Q # !WB1L32Q & (NC1L8Q # N11L41 & NC1L01Q);
NC1L8Q = DFFE(NC1L8Q_lut_out, GLOBAL(JE1_outclock0), !Y1L32Q, , );


--HB1_inst10[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[9] at LC6_4_D3
--operation mode is normal

HB1_inst10[9]_lut_out = COM_AD_D[11];
HB1_inst10[9] = DFFE(HB1_inst10[9]_lut_out, GLOBAL(JE1_outclock0), , , );


--TB01_agb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out at LC10_3_D3
--operation mode is normal

TB01_agb_out = COM_AD_D[11] & TB01_lcarry[8] & HB1_inst10[9] # !COM_AD_D[11] & (TB01_lcarry[8] # HB1_inst10[9]);


--W1L021 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~345 at LC8_15_A1
--operation mode is normal

W1L021 = !W1L58 & !W1L38;


--W1L321 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~358 at LC10_14_A1
--operation mode is normal

W1L321 = (!W1L78 & !W1L98 & !W1L63 & W1L021) & CASCADE(W1L821);


--W1L421 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~359 at LC10_8_A1
--operation mode is normal

W1L421 = (W1L721 # !W1L801) & CASCADE(W1L621);


--Y1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~30 at LC1_15_F4
--operation mode is normal

Y1L61 = BB1_CTRL_OK & !Y1L3Q & Y1L01Q & Y1L2Q;


--Q1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT~157 at LC6_13_F3
--operation mode is normal

Q1L31 = !Y1L32Q & Q1_CMD_WAIT & !Y1L7Q & !Y1L22Q;


--Q1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|CMD_WAIT~160 at LC7_13_F3
--operation mode is normal

Q1L51 = (!Y1L71Q & !Y1L91Q) & CASCADE(Q1L31);


--TB61_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out at LC10_11_L3
--operation mode is normal

TB61_aeb_out = !N71_sload_path[1] & !N71_sload_path[2] & N71_sload_path[3] & N71_sload_path[0];


--Q1L63 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|send_ctrl~27 at LC10_10_B3
--operation mode is normal

Q1L63 = !Q1_SND_MRWB & !Q1_SND_MRNB & !Q1_SND_IDLE;


--Q1L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|send_ctrl~0 at LC9_10_B3
--operation mode is normal

Q1L43 = Q1_SND_DRAND # Q1_SND_DRBT # !Q1L63;


--ED1L501Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~reg at LC9_1_J3
--operation mode is normal

ED1L501Q_lut_out = ED1L301 # ED1L401 # ED1_TXSHR8 & ED1L32;
ED1L501Q = DFFE(ED1L501Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1877 at LC2_12_J3
--operation mode is normal

ED1L11 = ED1_TC_RX_TIME & KD1L6Q;


--ED1_PTYPE_SEQ0 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|PTYPE_SEQ0 at LC6_4_J3
--operation mode is normal

ED1_PTYPE_SEQ0_lut_out = ED1_MTYPE_LEN1;
ED1_PTYPE_SEQ0 = DFFE(ED1_PTYPE_SEQ0_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , KD1L6Q);


--ED1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1878 at LC9_12_J3
--operation mode is normal

ED1L21 = ED1_TC_TX_TIME & KD1L6Q;


--ED1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1879 at LC3_1_J3
--operation mode is normal

ED1L31 = !N12L9 & N02L8 & ED1_TXSHR8;


--ED1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1880 at LC7_2_J3
--operation mode is normal

ED1L41 = N12L9 & ED1_RXSHR8;


--NC1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~reg at LC6_1_D3
--operation mode is normal

NC1L91Q_lut_out = NC1L81 # NC1L3 # !TB01_agb_out & NC1L9Q;
NC1L91Q = DFFE(NC1L91Q_lut_out, GLOBAL(JE1_outclock0), !Y1L32Q, , );


--NC1L02Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_sload~reg at LC4_13_D3
--operation mode is normal

NC1L02Q_lut_out = NC1L9Q & (Q1_REC_PULSE & !NC1L41Q # !TB01_agb_out) # !NC1L9Q & Q1_REC_PULSE & !NC1L41Q;
NC1L02Q = DFFE(NC1L02Q_lut_out, GLOBAL(JE1_outclock0), !Y1L32Q, , );


--ED1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1881 at LC4_15_J3
--operation mode is normal

ED1L51 = !KD1L6Q & ED1_TCWFM_L;


--ED1_CRC3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|CRC3 at LC6_12_J3
--operation mode is normal

ED1_CRC3_lut_out = YC1L3Q & (ED1L73Q # ED1_CRC3 & !KD1L6Q) # !YC1L3Q & ED1_CRC3 & !KD1L6Q;
ED1_CRC3 = DFFE(ED1_CRC3_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L03 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT1~24 at LC3_2_J3
--operation mode is normal

ED1L03 = KD1L6Q & ED1_BYT0 # !KD1L6Q & ED1_BYT1;


--ED1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1882 at LC10_8_J3
--operation mode is normal

ED1L61 = !TE1_portadataout[0] & !TE1_portadataout[1];


--ED1L89 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~42 at LC7_16_J3
--operation mode is normal

ED1L89 = KD1L6Q & Q1_SND_DAT & ED1_STF & !ED1L61;


--ED1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1883 at LC6_8_J3
--operation mode is normal

ED1L71 = ED1_BYT0 & !KD1L6Q;


--ED1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|BYT0~19 at LC4_8_J3
--operation mode is normal

ED1L82 = ED1_PL_INC # ED1L71 # !N81L43 & ED1L55Q;


--ED1L99Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|plen_clk_en~reg at LC6_15_J3
--operation mode is normal

ED1L99Q_lut_out = ED1L3 # ED1L42 # ED1L45 # ED1L89;
ED1L99Q = DFFE(ED1L99Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--YC1L55Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|state~24 at LC3_14_K3
--operation mode is normal

YC1L55Q_lut_out = !ED1_STF & (YC1L55Q # !YC1L9 & YC1L45Q);
YC1L55Q = DFFE(YC1L55Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1884 at LC5_14_J3
--operation mode is normal

ED1L81 = ED1_TCWF_CHK & N11L41;


--ED1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1885 at LC8_16_J3
--operation mode is normal

ED1L91 = ED1_DCMD_SEQ1 & KD1L6Q & (Q1_SND_DRBT # !Q1L53);


--ED1L83 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~45 at LC2_15_J3
--operation mode is normal

ED1L83 = ED1L81 # ED1L91 # ED1L55Q & N81L43;


--ED1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1886 at LC6_16_J3
--operation mode is normal

ED1L02 = ED1L73Q & !YC1L3Q;


--ED1L87Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~reg at LC3_10_J3
--operation mode is normal

ED1L87Q_lut_out = ED1L41 # ED1L57 # !ED1L67 # !ED1L78;
ED1L87Q = DFFE(ED1L87Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--WC1_q[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8] at EC7_1_D3
WC1_q[8]_data_in = COM_AD_D[10];
WC1_q[8]_write_enable = UC1_valid_wreq;
WC1_q[8]_clock_0 = GLOBAL(JE1_outclock0);
WC1_q[8]_clock_1 = GLOBAL(JE1_outclock0);
WC1_q[8]_clear_0 = !NC1L41Q;
WC1_q[8]_clock_enable_1 = UC1_valid_rreq;
WC1_q[8]_write_address = WR_ADDR(N41_sload_path[0], N41_sload_path[1], N41_sload_path[2], N41_sload_path[3], N41_sload_path[4], N41_sload_path[5], N41_sload_path[5]);
WC1_q[8]_read_address = RD_ADDR(WC1L231, N31_sload_path[0], N31_sload_path[1], N31_sload_path[2], N31_sload_path[3], N31_sload_path[4], N31_sload_path[4]);
WC1_q[8] = MEMORY_SEGMENT(WC1_q[8]_data_in, WC1_q[8]_write_enable, WC1_q[8]_clock_0, WC1_q[8]_clock_1, WC1_q[8]_clear_0, , , WC1_q[8]_clock_enable_1, VCC, WC1_q[8]_write_address, WC1_q[8]_read_address);


--WC1_q[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[0] at EC6_1_D3
WC1_q[0]_data_in = COM_AD_D[2];
WC1_q[0]_write_enable = UC1_valid_wreq;
WC1_q[0]_clock_0 = GLOBAL(JE1_outclock0);
WC1_q[0]_clock_1 = GLOBAL(JE1_outclock0);
WC1_q[0]_clear_0 = !NC1L41Q;
WC1_q[0]_clock_enable_1 = UC1_valid_rreq;
WC1_q[0]_write_address = WR_ADDR(N41_sload_path[0], N41_sload_path[1], N41_sload_path[2], N41_sload_path[3], N41_sload_path[4], N41_sload_path[5], N41_sload_path[5]);
WC1_q[0]_read_address = RD_ADDR(WC1L231, N31_sload_path[0], N31_sload_path[1], N31_sload_path[2], N31_sload_path[3], N31_sload_path[4], N31_sload_path[4]);
WC1_q[0] = MEMORY_SEGMENT(WC1_q[0]_data_in, WC1_q[0]_write_enable, WC1_q[0]_clock_0, WC1_q[0]_clock_1, WC1_q[0]_clear_0, , , WC1_q[0]_clock_enable_1, VCC, WC1_q[0]_write_address, WC1_q[0]_read_address);


--ED1L27Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~reg at LC10_3_J3
--operation mode is normal

ED1L27Q_lut_out = ED1L96 # ED1L66 # !ED1L07 # !ED1L46;
ED1L27Q = DFFE(ED1L27Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--GC72L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|$00012~0 at LC7_6_D3
--operation mode is normal

GC72L1 = ED1L87Q # ED1L27Q & WC1_q[8] # !ED1L27Q & WC1_q[0];


--NB3_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC5_7_D3
--operation mode is normal

NB3_dffs[0]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[0] # !ED1_ID_LOAD & NB3_dffs[1];
NB3_dffs[0] = DFFE(NB3_dffs[0]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--GC72L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|result_node~16 at LC8_6_D3
--operation mode is normal

GC72L2 = (!ED1L27Q & NB3_dffs[0] # !ED1L87Q) & CASCADE(GC72L1);


--ED1L29Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~reg at LC9_10_J3
--operation mode is normal

ED1L29Q_lut_out = ED1L41 # ED1L09 # ED1L25 # !ED1L78;
ED1L29Q = DFFE(ED1L29Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--ED1L68Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~reg at LC4_9_J3
--operation mode is normal

ED1L68Q_lut_out = ED1_CRC2 # ED1L28 # ED1L58 # ED1L08;
ED1L68Q = DFFE(ED1L68Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--GC62L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|$00012~0 at LC7_2_E3
--operation mode is normal

GC62L1 = ED1L29Q # ED1L68Q & GC32L2 # !ED1L68Q & GC22L2;


--GC42L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node~111 at LC5_10_B3
--operation mode is normal

GC42L2 = Q1_SND_DRBT # Q1_SND_ID # Q1_SND_IDLE # Q1_SND_MRNB;


--GC42_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node at LC4_10_B3
--operation mode is normal

GC42_result_node = ED1L87Q & (ED1L27Q & GC42L2 # !ED1L27Q & !N51_lsb);


--GC62L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|result_node~24 at LC8_2_E3
--operation mode is normal

GC62L2 = (ED1L68Q & GC52L1 # !ED1L68Q & GC42_result_node # !ED1L29Q) & CASCADE(GC62L1);


--ED1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1887 at LC8_1_J3
--operation mode is normal

ED1L12 = !N12L9 & N02L8 & ED1_ID_SHR8;


--ED1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1888 at LC6_1_J3
--operation mode is normal

ED1L22 = KD1L6Q & ED1_ID_BYTE;


--YC1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~828 at LC6_3_L3
--operation mode is normal

YC1L41 = GC44L2 & (GC54L2 # !ED1L59Q) # !GC44L2 & ED1L59Q & GC54L2;


--NB4_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC2_13_L3
--operation mode is normal

NB4_dffs[4]_lut_out = KD1L6Q & YC1L61 # !KD1L6Q & NB4_dffs[5];
NB4_dffs[4] = DFFE(NB4_dffs[4]_lut_out, GLOBAL(JE1_outclock0), KD1L01Q, , KD1L5Q);


--TB22_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC6_8_L3
--operation mode is normal

TB22_aeb_out = !N42_sload_path[13] & !N42_sload_path[12] & N42_sload_path[14];


--TB12_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out at LC9_8_L3
--operation mode is normal

TB12_aeb_out = N42_sload_path[11] & N42_sload_path[9] & N42_sload_path[10] & !N42_sload_path[8];


--TB91_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC10_7_L3
--operation mode is normal

TB91_aeb_out = N42_sload_path[2] & N42_sload_path[0] & N42_sload_path[1] & N42_sload_path[3];


--TB02_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out at LC6_7_L3
--operation mode is normal

TB02_aeb_out = !N42_sload_path[5] & !N42_sload_path[6] & !N42_sload_path[7] & N42_sload_path[4];


--T1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|del_15us~102 at LC5_5_L3
--operation mode is normal

T1L11 = (!N42_sload_path[4] & N42_sload_path[2]) & CASCADE(T1L21);


--DE1L562 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7379 at LC7_3_O3
--operation mode is normal

DE1L562 = DE1L823Q # !DE1L613Q;


--DE1L662 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7380 at LC9_3_O3
--operation mode is normal

DE1L662 = DE1L913Q # DE1L723Q;


--AE1L46 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~262 at LC10_11_O2
--operation mode is normal

AE1L46 = AE1L76Q # AE1L96Q;


--VD1_ATWDTrigger_A_shift[0] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_A_shift[0] at LC3_3_O2
--operation mode is normal

VD1_ATWDTrigger_A_shift[0]_lut_out = VD1_ATWDTrigger_A_sig;
VD1_ATWDTrigger_A_shift[0] = DFFE(VD1_ATWDTrigger_A_shift[0]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--VD1_i179 is daq:inst_daq|trigger:inst_trigger|i179 at LC6_3_O2
--operation mode is normal

VD1_i179 = VD1_ATWDTrigger_A_sig & !VD1_ATWDTrigger_A_shift[0];


--VD1_ATWDTrigger_B_shift[0] is daq:inst_daq|trigger:inst_trigger|ATWDTrigger_B_shift[0] at LC5_4_O2
--operation mode is normal

VD1_ATWDTrigger_B_shift[0]_lut_out = VD1_ATWDTrigger_B_sig;
VD1_ATWDTrigger_B_shift[0] = DFFE(VD1_ATWDTrigger_B_shift[0]_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--AE2L46 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ADC_control:inst_ADC_control|i~276 at LC5_11_F2
--operation mode is normal

AE2L46 = AE2L76Q # AE2L96Q;


--DE1L762 is daq:inst_daq|pingpong:ping|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7382 at LC9_6_O3
--operation mode is normal

DE1L762 = (!DE1L123Q & !DE1L323Q & !DE1L023Q) & CASCADE(DE1L862);


--DE2L762 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7439 at LC3_13_Z3
--operation mode is normal

DE2L762 = (!DE2L423Q & !DE2L523Q) & CASCADE(DE2L862);


--B1L11 is calibration_sources:inst_calibration_sources|delay_bit~0 at LC10_2_G1
--operation mode is normal

B1L11 = !J1_CS_ctrl_local.CS_mode[1] & !J1_CS_ctrl_local.CS_mode[2] & J1_CS_ctrl_local.CS_mode[0] & !H1L4Q;


--TB3_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC10_14_L4
--operation mode is normal

TB3_aeb_out = !N4_sload_path[2] & !N4_sload_path[3] & N4_sload_path[0] & N4_sload_path[1];


--Z1_lrg_hl is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|lrg_hl at LC9_6_J4
--operation mode is normal

Z1_lrg_hl_lut_out = Z1L921 & !Z1L011;
Z1_lrg_hl = DFFE(Z1_lrg_hl_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--WB1L81Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|lrgsig~reg at LC9_15_C4
--operation mode is normal

WB1L81Q_lut_out = WB1L9 # WB1_SV3 # !WB1_SV4 & WB1L01;
WB1L81Q = DFFE(WB1L81Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--Z1_low_hl is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|low_hl at LC3_13_J4
--operation mode is normal

Z1_low_hl_lut_out = !Z1L07 & Z1L98;
Z1_low_hl = DFFE(Z1_low_hl_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--WB1L71Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|lowsig~reg at LC10_15_C4
--operation mode is normal

WB1L71Q_lut_out = JB1L9Q & (WB1_SV4 # WB1L01) # !JB1L9Q & !WB1L12Q & (WB1_SV4 # WB1L01);
WB1L71Q = DFFE(WB1L71Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--WB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~34 at LC3_14_C4
--operation mode is normal

WB1L3 = Z1_low_hl & (Z1_lrg_hl & WB1L81Q # !WB1L71Q) # !Z1_low_hl & Z1_lrg_hl & WB1L81Q;


--WB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~582 at LC7_8_C4
--operation mode is normal

WB1L5 = N6_sload_path[0] & N6_sload_path[2] & N6_sload_path[3] & N6_sload_path[1];


--WB1L62Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~36 at LC6_8_C4
--operation mode is normal

WB1L62Q_lut_out = WB1L5 & WB1L52Q & WB1L61 # !WB1L5 & (WB1L62Q # WB1L52Q & WB1L61);
WB1L62Q = DFFE(WB1L62Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--WB1L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|ct_aclr~50 at LC8_8_C4
--operation mode is normal

WB1L41 = WB1L5 & !WB1L62Q & (WB1L3 # WB1L51Q) # !WB1L5 & (WB1L3 # WB1L51Q);


--WB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~583 at LC10_8_C4
--operation mode is normal

WB1L6 = !N6_sload_path[2] & !N6_sload_path[3] & N6_sload_path[1];


--WB1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~584 at LC1_15_C4
--operation mode is normal

WB1L7 = WB1L6 & N6_sload_path[0] & WB1L81Q;


--WB1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|CNT1~284 at LC3_7_C4
--operation mode is normal

WB1L11 = N6_sload_path[0] & !N6_sload_path[3];


--WB1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~585 at LC3_16_C4
--operation mode is normal

WB1L8 = N6_sload_path[2] & !N6_sload_path[1] & !WB1L71Q & WB1L11;


--Z1_lrg_lev is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|lrg_lev at LC9_4_K4
--operation mode is normal

Z1_lrg_lev_lut_out = Z1L702 & !Z1L881;
Z1_lrg_lev = DFFE(Z1_lrg_lev_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--Z1_low_lev is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|low_lev at LC3_15_K4
--operation mode is normal

Z1_low_lev_lut_out = !Z1L841 & Z1L761;
Z1_low_lev = DFFE(Z1_low_lev_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--WB1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~24 at LC3_15_C4
--operation mode is normal

WB1L1 = WB1L7 & (!Z1_low_lev & WB1L8 # !Z1_lrg_lev) # !WB1L7 & !Z1_low_lev & WB1L8;


--WB1L22Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~31 at LC9_8_C4
--operation mode is normal

WB1L22Q_lut_out = WB1L22Q & (WB1L31 # WB1L3 & !WB1L51Q) # !WB1L22Q & WB1L3 & !WB1L51Q;
WB1L22Q = DFFE(WB1L22Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--WB1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~29 at LC2_15_C4
--operation mode is normal

WB1L2 = WB1L6 & N6_sload_path[0] & Z1_lrg_lev & WB1L81Q;


--DB1L24Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|state~21 at LC10_5_H4
--operation mode is normal

DB1L24Q_lut_out = BB1L61 & (DB1L4 # DB1L34Q & DB1L3);
DB1L24Q = DFFE(DB1L24Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--DB1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i37~57 at LC3_5_H4
--operation mode is normal

DB1L6 = DB1L24Q & JB1L01Q;


--DB1_loopcnt[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0] at LC2_4_H4
--operation mode is normal

DB1_loopcnt[0]_lut_out = DB1L14Q & DB1L34Q & !DB1_loopcnt[0] # !DB1L14Q & (DB1L34Q # DB1_loopcnt[0]);
DB1_loopcnt[0] = DFFE(DB1_loopcnt[0]_lut_out, GLOBAL(JE1_outclock0), , , DB1L82);


--DB1_loopcnt[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|loopcnt[1] at LC9_4_H4
--operation mode is normal

DB1_loopcnt[1]_lut_out = DB1_loopcnt[1] & (DB1L34Q & !DB1_loopcnt[0] # !DB1L14Q) # !DB1_loopcnt[1] & DB1L34Q & DB1_loopcnt[0];
DB1_loopcnt[1] = DFFE(DB1_loopcnt[1]_lut_out, GLOBAL(JE1_outclock0), , , DB1L82);


--DB1_loopcnt[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|loopcnt[2] at LC6_4_H4
--operation mode is normal

DB1_loopcnt[2]_lut_out = DB1_loopcnt[2] & (!DB1L91 & DB1L34Q # !DB1L14Q) # !DB1_loopcnt[2] & DB1L91 & DB1L34Q;
DB1_loopcnt[2] = DFFE(DB1_loopcnt[2]_lut_out, GLOBAL(JE1_outclock0), , , DB1L82);


--DB1_loopcnt[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|loopcnt[3] at LC10_4_H4
--operation mode is normal

DB1_loopcnt[3]_lut_out = DB1_loopcnt[3] & (DB1L34Q & !DB1L5 # !DB1L14Q) # !DB1_loopcnt[3] & DB1L34Q & DB1L5;
DB1_loopcnt[3] = DFFE(DB1_loopcnt[3]_lut_out, GLOBAL(JE1_outclock0), , , DB1L82);


--DB1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i36~44 at LC7_4_H4
--operation mode is normal

DB1L3 = DB1_loopcnt[1] & !DB1_loopcnt[3] & DB1_loopcnt[2] & DB1_loopcnt[0];


--DB1_srg[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[6] at LC4_2_H4
--operation mode is normal

DB1_srg[6]_lut_out = DB1L02 # NB1_dffs[6] & DB1L24Q;
DB1_srg[6] = DFFE(DB1_srg[6]_lut_out, GLOBAL(JE1_outclock0), , , DB1L82);


--DB1L14Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|state~20 at LC3_10_H4
--operation mode is normal

DB1L14Q_lut_out = !BB1_STF_WAIT & !BB1_START;
DB1L14Q = DFFE(DB1L14Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--DB1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~715 at LC2_2_H4
--operation mode is normal

DB1L81 = DB1L34Q & (DB1_srg[6] # DB1_srg[7] & !DB1L14Q) # !DB1L34Q & DB1_srg[7] & !DB1L14Q;


--Q1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DC_CTRAP:b2v_DC_CTRAP|rec_ena~65 at LC6_3_F3
--operation mode is normal

Q1L92 = !Q1_REC_WT & !Q1_REC_PULSE;


--DB1L82 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0]~3 at LC5_3_F3
--operation mode is normal

DB1L82 = BB1L61 & (Q1_DRREQ_WT # !Q1L92 # !Q1L82);


--J1L411 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~32 at LC4_4_B1
--operation mode is normal

J1L411 = (J1L751 & (J1_i908 # !KE1L53Q # !J1L902)) & CASCADE(J1L511);


--G1L48 is rate_meters:inst_rate_meters|i346~90 at LC9_6_Q1
--operation mode is normal

G1L48 = (!N92_q[6] & !N92_q[7] & !N92_q[9] & !N92_q[8]) & CASCADE(G1L58);


--G1L86 is rate_meters:inst_rate_meters|i281~90 at LC10_6_Y1
--operation mode is normal

G1L86 = (!N72_q[8] & !N72_q[7] & !N72_q[9] & !N72_q[6]) & CASCADE(G1L96);


--J1_COMM_ctrl_local.rx_tail[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.rx_tail[1] at LC3_4_A1
--operation mode is normal

J1_COMM_ctrl_local.rx_tail[1]_lut_out = !Y1L7Q & (J1L927 & SE1_MASTERHWDATA[1] # !J1L927 & J1_COMM_ctrl_local.rx_tail[1]);
J1_COMM_ctrl_local.rx_tail[1] = DFFE(J1_COMM_ctrl_local.rx_tail[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L332 is slaveregister:inst_slaveregister|i3239~885 at LC1_4_A1
--operation mode is normal

J1L332 = N01_q[1] & (KE1L53Q # J1_COMM_ctrl_local.rx_tail[1]) # !N01_q[1] & !KE1L53Q & J1_COMM_ctrl_local.rx_tail[1];


--J1L432 is slaveregister:inst_slaveregister|i3239~886 at LC5_15_I1
--operation mode is normal

J1L432 = J1L722 & !KE1L83Q & !J1_i1654 & J1L332;


--S1_inst16[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst16[1] at LC3_2_A3
--operation mode is normal

S1_inst16[1]_lut_out = N91_q[1];
S1_inst16[1] = DFFE(S1_inst16[1]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst50);


--J1L532 is slaveregister:inst_slaveregister|i3239~887 at LC6_16_I1
--operation mode is normal

J1L532 = KE1L53Q & (J1_i1945 & J1L432 # !J1_i1945 & S1_inst16[1]) # !KE1L53Q & J1L432;


--J1L73 is slaveregister:inst_slaveregister|COMM_ctrl_local.id[32]~61 at LC3_15_I1
--operation mode is normal

J1L73 = J1_i1661 & (J1_i1945 # !KE1L53Q) # !J1_i1661 & !J1L722 & (J1_i1945 # !KE1L53Q);


--J1L632 is slaveregister:inst_slaveregister|i3239~888 at LC6_12_H1
--operation mode is normal

J1L632 = N9_pre_out[1] & (N7_sload_path[1] # !KE1L53Q) # !N9_pre_out[1] & KE1L53Q & N7_sload_path[1];


--J1L732 is slaveregister:inst_slaveregister|i3239~889 at LC9_12_H1
--operation mode is normal

J1L732 = !J1_i1654 & !J1L522 & !KE1L83Q & J1L632;


--J1_COMM_ctrl_local.id[33] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[33] at LC6_10_L1
--operation mode is normal

J1_COMM_ctrl_local.id[33]_lut_out = SE1_MASTERHWDATA[1];
J1_COMM_ctrl_local.id[33] = DFFE(J1_COMM_ctrl_local.id[33]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L83);


--J1_COMM_ctrl_local.id[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.id[1] at LC3_14_L1
--operation mode is normal

J1_COMM_ctrl_local.id[1]_lut_out = SE1_MASTERHWDATA[1];
J1_COMM_ctrl_local.id[1] = DFFE(J1_COMM_ctrl_local.id[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L2);


--J1L832 is slaveregister:inst_slaveregister|i3239~890 at LC5_10_L1
--operation mode is normal

J1L832 = KE1L53Q & J1_COMM_ctrl_local.id[33] # !KE1L53Q & J1_COMM_ctrl_local.id[1];


--J1L932 is slaveregister:inst_slaveregister|i3239~891 at LC9_10_L1
--operation mode is normal

J1L932 = J1_i2298 & (J1_i2499 & J1L032 # !J1_i2499 & J1L832);


--J1L903 is slaveregister:inst_slaveregister|i3431~559 at LC9_15_I1
--operation mode is normal

J1L903 = (J1L532 # J1L73 & (J1L732 # J1L932)) & CASCADE(J1L113);


--J1L603 is slaveregister:inst_slaveregister|i3431~554 at LC7_13_I1
--operation mode is normal

J1L603 = J1L712 & !KE1L73Q & KE1L14Q & !KE1L83Q;


--J1_COMM_ctrl_local.tx_head[1] is slaveregister:inst_slaveregister|COMM_ctrl_local.tx_head[1] at LC9_13_I1
--operation mode is normal

J1_COMM_ctrl_local.tx_head[1]_lut_out = !Y1L7Q & (J1L827 & SE1_MASTERHWDATA[1] # !J1L827 & J1_COMM_ctrl_local.tx_head[1]);
J1_COMM_ctrl_local.tx_head[1] = DFFE(J1_COMM_ctrl_local.tx_head[1]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , );


--J1L703 is slaveregister:inst_slaveregister|i3431~555 at LC3_13_I1
--operation mode is normal

J1L703 = J1_COMM_ctrl_local.tx_head[1] & KE1L63Q & !KE1L53Q;


--S1L53 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst50~34 at LC9_15_I3
--operation mode is normal

S1L53 = ED1L26Q & (UB6L81 # N22_pre_out[15] # N22_pre_out[14]);


--J1L803 is slaveregister:inst_slaveregister|i3431~556 at LC5_13_I1
--operation mode is normal

J1L803 = !KE1L63Q & KE1L53Q;


--J1L013 is slaveregister:inst_slaveregister|i3431~560 at LC8_13_I1
--operation mode is normal

J1L013 = (J1L703 # S1L53 & J1L803 & Q1_SND_DAT) & CASCADE(J1L603);


--DD1_tx_dpr_waddr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[8] at LC10_15_A3
--operation mode is normal

DD1_tx_dpr_waddr[8]_lut_out = J1_COMM_ctrl_local.tx_head[8];
DD1_tx_dpr_waddr[8] = DFFE(DD1_tx_dpr_waddr[8]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--DD1_tx_dpr_waddr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[1] at LC3_7_A3
--operation mode is normal

DD1_tx_dpr_waddr[1]_lut_out = J1_COMM_ctrl_local.tx_head[1];
DD1_tx_dpr_waddr[1] = DFFE(DD1_tx_dpr_waddr[1]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--DD1_tx_dpr_waddr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[2] at LC2_7_A3
--operation mode is normal

DD1_tx_dpr_waddr[2]_lut_out = J1_COMM_ctrl_local.tx_head[2];
DD1_tx_dpr_waddr[2] = DFFE(DD1_tx_dpr_waddr[2]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--DD1_tx_dpr_waddr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[3] at LC10_6_A3
--operation mode is normal

DD1_tx_dpr_waddr[3]_lut_out = J1_COMM_ctrl_local.tx_head[3];
DD1_tx_dpr_waddr[3] = DFFE(DD1_tx_dpr_waddr[3]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--DD1_tx_dpr_waddr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[4] at LC3_6_A3
--operation mode is normal

DD1_tx_dpr_waddr[4]_lut_out = J1_COMM_ctrl_local.tx_head[4];
DD1_tx_dpr_waddr[4] = DFFE(DD1_tx_dpr_waddr[4]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--DD1_tx_dpr_waddr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[5] at LC6_3_A3
--operation mode is normal

DD1_tx_dpr_waddr[5]_lut_out = J1_COMM_ctrl_local.tx_head[5];
DD1_tx_dpr_waddr[5] = DFFE(DD1_tx_dpr_waddr[5]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--DD1_tx_dpr_waddr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[6] at LC9_15_A3
--operation mode is normal

DD1_tx_dpr_waddr[6]_lut_out = J1_COMM_ctrl_local.tx_head[6];
DD1_tx_dpr_waddr[6] = DFFE(DD1_tx_dpr_waddr[6]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--DD1_tx_dpr_waddr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[7] at LC9_14_A3
--operation mode is normal

DD1_tx_dpr_waddr[7]_lut_out = J1_COMM_ctrl_local.tx_head[7];
DD1_tx_dpr_waddr[7] = DFFE(DD1_tx_dpr_waddr[7]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--DD1_tx_dpr_waddr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[9] at LC10_14_A3
--operation mode is normal

DD1_tx_dpr_waddr[9]_lut_out = J1_COMM_ctrl_local.tx_head[9];
DD1_tx_dpr_waddr[9] = DFFE(DD1_tx_dpr_waddr[9]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--DD1_tx_dpr_waddr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[10] at LC7_15_A3
--operation mode is normal

DD1_tx_dpr_waddr[10]_lut_out = J1_COMM_ctrl_local.tx_head[10];
DD1_tx_dpr_waddr[10] = DFFE(DD1_tx_dpr_waddr[10]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--DD1_tx_dpr_waddr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[11] at LC8_15_A3
--operation mode is normal

DD1_tx_dpr_waddr[11]_lut_out = J1_COMM_ctrl_local.tx_head[11];
DD1_tx_dpr_waddr[11] = DFFE(DD1_tx_dpr_waddr[11]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--DD1_tx_dpr_waddr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[12] at LC6_15_A3
--operation mode is normal

DD1_tx_dpr_waddr[12]_lut_out = J1_COMM_ctrl_local.tx_head[12];
DD1_tx_dpr_waddr[12] = DFFE(DD1_tx_dpr_waddr[12]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--W1_dpr_wadr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[9] at LC2_8_A1
--operation mode is normal

W1_dpr_wadr[9]_lut_out = N01_q[9];
W1_dpr_wadr[9] = DFFE(W1_dpr_wadr[9]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1_dpr_radr[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[9] at LC5_16_A1
--operation mode is normal

W1_dpr_radr[9]_lut_out = J1_COMM_ctrl_local.rx_tail[9];
W1_dpr_radr[9] = DFFE(W1_dpr_radr[9]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--W1_dpr_wadr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[10] at LC10_16_A1
--operation mode is normal

W1_dpr_wadr[10]_lut_out = N01_q[10];
W1_dpr_wadr[10] = DFFE(W1_dpr_wadr[10]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1_dpr_radr[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[10] at LC8_11_A1
--operation mode is normal

W1_dpr_radr[10]_lut_out = J1_COMM_ctrl_local.rx_tail[10];
W1_dpr_radr[10] = DFFE(W1_dpr_radr[10]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--W1_dpr_wadr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[11] at LC8_16_A1
--operation mode is normal

W1_dpr_wadr[11]_lut_out = N01_q[11];
W1_dpr_wadr[11] = DFFE(W1_dpr_wadr[11]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1_dpr_radr[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[11] at LC4_4_A1
--operation mode is normal

W1_dpr_radr[11]_lut_out = J1_COMM_ctrl_local.rx_tail[11];
W1_dpr_radr[11] = DFFE(W1_dpr_radr[11]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--W1_dpr_wadr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[12] at LC7_8_A1
--operation mode is normal

W1_dpr_wadr[12]_lut_out = N01_q[12];
W1_dpr_wadr[12] = DFFE(W1_dpr_wadr[12]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1_dpr_radr[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[12] at LC8_1_A1
--operation mode is normal

W1_dpr_radr[12]_lut_out = J1_COMM_ctrl_local.rx_tail[12];
W1_dpr_radr[12] = DFFE(W1_dpr_radr[12]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--W1L121 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~350 at LC2_12_A1
--operation mode is normal

W1L121 = !W1L56 & !W1L96 & !W1L76 & !W1L17;


--W1L521 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~360 at LC3_12_A1
--operation mode is normal

W1L521 = (!W1L57 & !W1L97 & !W1L37 & !W1L77) & CASCADE(W1L121);


--W1_dpr_wadr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[8] at LC9_16_A1
--operation mode is normal

W1_dpr_wadr[8]_lut_out = N01_q[8];
W1_dpr_wadr[8] = DFFE(W1_dpr_wadr[8]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1_dpr_radr[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[8] at LC6_11_A1
--operation mode is normal

W1_dpr_radr[8]_lut_out = J1_COMM_ctrl_local.rx_tail[8];
W1_dpr_radr[8] = DFFE(W1_dpr_radr[8]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--G1L45 is rate_meters:inst_rate_meters|i267~0 at LC4_8_V1
--operation mode is normal

G1L45 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[11];


--G1L021 is rate_meters:inst_rate_meters|i725~159 at LC6_3_Q1
--operation mode is normal

G1L021 = (!N82_q[7] & !N82_q[8] & !N82_q[6]) & CASCADE(G1L221);


--J1_CS_ctrl_local.CS_time[27] is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[27] at LC2_8_B1
--operation mode is normal

J1_CS_ctrl_local.CS_time[27]_lut_out = SE1_MASTERHWDATA[27];
J1_CS_ctrl_local.CS_time[27] = DFFE(J1_CS_ctrl_local.CS_time[27]_lut_out, GLOBAL(JE1_outclock0), !GLOBAL(H1L4Q), , J1L211);


--J1L014 is slaveregister:inst_slaveregister|i3629~419 at LC4_8_B1
--operation mode is normal

J1L014 = (KE1L53Q & J1_CS_ctrl_local.CS_time[27] # !KE1L53Q & J1_CS_ctrl_local.CS_rate[3]) & CASCADE(J1L944);


--G1L43 is rate_meters:inst_rate_meters|i247~0 at LC3_8_V1
--operation mode is normal

G1L43 = !J1_RM_ctrl_local.rm_rate_enable[0] & N13_q[31];


--G1L2 is rate_meters:inst_rate_meters|i183~0 at LC3_7_Z1
--operation mode is normal

G1L2 = !J1_RM_ctrl_local.rm_rate_enable[1] & N03_q[31];


--NC1L01Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~35 at LC3_13_D3
--operation mode is normal

NC1L01Q_lut_out = NC1L11Q # !N11L41 & NC1L01Q;
NC1L01Q = DFFE(NC1L01Q_lut_out, GLOBAL(JE1_outclock0), !Y1L32Q, , );


--HB1_inst10[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[8] at LC3_2_D3
--operation mode is normal

HB1_inst10[8]_lut_out = COM_AD_D[10];
HB1_inst10[8] = DFFE(HB1_inst10[8]_lut_out, GLOBAL(JE1_outclock0), , , );


--W1L621 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~361 at LC9_8_A1
--operation mode is normal

W1L621 = (!W1L411 & !W1L611 & !W1L011 & !W1L211) & CASCADE(W1L73);


--ED1L301 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~64 at LC4_1_J3
--operation mode is normal

ED1L301 = KD1L6Q & (ED1_TC_RX_TIME # ED1_TC_TX_TIME # ED1_ID_BYTE);


--ED1L401 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~65 at LC10_1_J3
--operation mode is normal

ED1L401 = !N12L9 & !N02L8 & (ED1_RXSHR8 # ED1_ID_SHR8);


--ED1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1889 at LC5_1_J3
--operation mode is normal

ED1L32 = !N02L8 & !N12L9;


--NC1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_aclr~reg at LC6_14_D3
--operation mode is normal

NC1L41Q_lut_out = Q1_REC_PULSE & (!NC1L31Q # !ED1L26Q) # !Q1_REC_PULSE & NC1L41Q & (!NC1L31Q # !ED1L26Q);
NC1L41Q = DFFE(NC1L41Q_lut_out, GLOBAL(JE1_outclock0), !Y1L32Q, , );


--NC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~21 at LC9_1_D3
--operation mode is normal

NC1L3 = Q1_REC_PULSE & !NC1L41Q;


--NC1L7Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~32 at LC10_14_D3
--operation mode is normal

NC1L7Q_lut_out = NC1L5Q # NC1L2 # !N11L41 & NC1L6Q;
NC1L7Q = DFFE(NC1L7Q_lut_out, GLOBAL(JE1_outclock0), !Y1L32Q, , );


--NC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~13 at LC7_14_D3
--operation mode is normal

NC1L1 = ED1L011Q & NC1L7Q;


--NC1L11Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~36 at LC5_13_D3
--operation mode is normal

NC1L11Q_lut_out = Q1_REC_PULSE & !NC1L41Q;
NC1L11Q = DFFE(NC1L11Q_lut_out, GLOBAL(JE1_outclock0), !Y1L32Q, , );


--NC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~25 at LC6_13_D3
--operation mode is normal

NC1L81 = NC1L11Q # NC1L1 # NC1L01Q & !N11L41;


--ED1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1890 at LC10_15_J3
--operation mode is normal

ED1L42 = ED1_STF & !KD1L6Q;


--YC1L45Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|state~23 at LC6_14_K3
--operation mode is normal

YC1L45Q_lut_out = !ED1_STF & (YC1L7 # YC1L25Q & YC1_last_byte);
YC1L45Q = DFFE(YC1L45Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--YC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~829 at LC3_4_K3
--operation mode is normal

YC1L51 = YC1_loopcnt[1] & YC1_loopcnt[2] & !YC1_loopcnt[5] & YC1_loopcnt[0];


--YC1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~2 at LC3_13_K3
--operation mode is normal

YC1L9 = !YC1L51 # !YC1_loopcnt[4] # !YC1_loopcnt[3];


--ED1L77 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~836 at LC8_3_J3
--operation mode is normal

ED1L77 = (!ED1_ID_LOAD & (N12L9 # !ED1_ID_SHR8)) & CASCADE(ED1L37);


--ED1L37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~831 at LC7_3_J3
--operation mode is normal

ED1L37 = !ED1_BYT2 & !ED1_CRC3 & !ED1_ID_BYTE & !ED1_PTYPE_SEQ0;


--ED1L47 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~832 at LC6_10_J3
--operation mode is normal

ED1L47 = ED1_CRC2 # ED1_BYT3;


--ED1L57 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~833 at LC4_11_J3
--operation mode is normal

ED1L57 = KD1L6Q & (ED1_MTYPE_LEN1 # ED1_BYT1) # !KD1L6Q & ED1L47;


--ED1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1891 at LC2_10_J3
--operation mode is normal

ED1L52 = N02L8 & !N12L9;


--ED1L78 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~297 at LC4_10_J3
--operation mode is normal

ED1L78 = !ED1L1 & ED1L19 & (!ED1L52 # !ED1_RXSHR8);


--ED1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|_~1892 at LC3_16_J3
--operation mode is normal

ED1L62 = !Q1_SND_ID & !Q1_SND_TC_DAT;


--ED1L15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~82 at LC7_10_J3
--operation mode is normal

ED1L15 = ED1L62 & Q1L53 & !Q1_SND_DRBT # !KD1L6Q;


--ED1L67 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~834 at LC5_10_J3
--operation mode is normal

ED1L67 = !ED1L8 & ED1L77 & (!ED1L15 # !ED1_DCMD_SEQ1);


--NC1L61Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~reg at LC9_13_D3
--operation mode is normal

NC1L61Q_lut_out = NC1L8Q # NC1L51 # NC1L9Q & TB01_agb_out;
NC1L61Q = DFFE(NC1L61Q_lut_out, GLOBAL(JE1_outclock0), !Y1L32Q, , );


--VC1_b_non_empty is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty at LC7_10_D3
--operation mode is normal

VC1_b_non_empty_lut_out = NC1L71Q # VC1_b_full # VC1L6 & VC1_b_non_empty;
VC1_b_non_empty = DFFE(VC1_b_non_empty_lut_out, GLOBAL(JE1_outclock0), NC1L41Q, , );


--UC1_valid_rreq is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_rreq at LC10_16_D3
--operation mode is normal

UC1_valid_rreq = VC1_b_non_empty & NC1L61Q;


--NC1L71Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_wrreq~reg at LC8_13_D3
--operation mode is normal

NC1L71Q_lut_out = NC1L11Q # NC1L8Q # NC1L4 # NC1L01Q;
NC1L71Q = DFFE(NC1L71Q_lut_out, GLOBAL(JE1_outclock0), !Y1L32Q, , );


--VC1_b_full is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full at LC10_10_D3
--operation mode is normal

VC1_b_full_lut_out = !NC1L61Q & (VC1_b_full # NC1L71Q & VC1L3);
VC1_b_full = DFFE(VC1_b_full_lut_out, GLOBAL(JE1_outclock0), NC1L41Q, , );


--UC1_valid_wreq is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_wreq at LC6_10_D3
--operation mode is normal

UC1_valid_wreq = NC1L71Q & !VC1_b_full;


--UC1_rd_ptr_lsb is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|rd_ptr_lsb at LC3_15_D3
--operation mode is normal

UC1_rd_ptr_lsb_lut_out = !UC1_rd_ptr_lsb;
UC1_rd_ptr_lsb = DFFE(UC1_rd_ptr_lsb_lut_out, GLOBAL(JE1_outclock0), NC1L41Q, , UC1_valid_rreq);


--ED1L56 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~425 at LC9_5_J3
--operation mode is normal

ED1L56 = ED1_TCWFM_L # ED1_CRC2 # ED1_CRC0 # ED1_LEN0;


--ED1L66 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~426 at LC5_4_J3
--operation mode is normal

ED1L66 = KD1L6Q & (ED1_PTYPE_SEQ0 # ED1L56 # ED1_BYT2);


--ED1L76 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~427 at LC6_13_J3
--operation mode is normal

ED1L76 = ED1_MTYPE_LEN1 # ED1_CRC1 # ED1_BYT3 # ED1_TCWFM_H;


--ED1L86 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~428 at LC7_13_J3
--operation mode is normal

ED1L86 = !KD1L6Q & (ED1_CRC3 # ED1_EOF # ED1L76);


--ED1L96 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~429 at LC10_2_J3
--operation mode is normal

ED1L96 = ED1L86 # ED1L03 # ED1_RXSHR8 & N12L9;


--ED1L07 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~430 at LC2_11_J3
--operation mode is normal

ED1L07 = !ED1_TC_TX_TIME & (N12L9 # !ED1_TXSHR8);

--ED1L17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~433 at LC2_11_J3
--operation mode is normal

ED1L17 = !ED1_TC_TX_TIME & (N12L9 # !ED1_TXSHR8);


--NB3_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC3_7_D3
--operation mode is normal

NB3_dffs[1]_lut_out = J1_COMM_ctrl_local.id[1] & (ED1_ID_LOAD # NB3_dffs[2]) # !J1_COMM_ctrl_local.id[1] & !ED1_ID_LOAD & NB3_dffs[2];
NB3_dffs[1] = DFFE(NB3_dffs[1]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--S1_inst37 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst37 at LC4_3_J3
--operation mode is normal

S1_inst37 = ED1_ID_SHR8 # ED1_ID_LOAD;


--ED1L25 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~83 at LC8_10_J3
--operation mode is normal

ED1L25 = ED1_DCMD_SEQ1 & (ED1L62 & !Q1L43 # !KD1L6Q);


--ED1L88 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~298 at LC3_5_J3
--operation mode is normal

ED1L88 = ED1_LEN0 # ED1_STF & (!KD1L6Q # !Q1_SND_DAT);


--ED1L98 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~299 at LC5_5_J3
--operation mode is normal

ED1L98 = ED1_PTYPE_SEQ0 # ED1_MTYPE_LEN1 # ED1L88 # !ED1L4;


--ED1L09 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~300 at LC9_4_J3
--operation mode is normal

ED1L09 = ED1L98 # !ED1_SEND_IDLE & (Q1L43 # !ED1L2);


--ED1L97 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~359 at LC1_10_J3
--operation mode is normal

ED1L97 = ED1_CRC0 # ED1_DCMD_SEQ1 & (Q1_SND_DRBT # !Q1L53);


--ED1L08 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~360 at LC2_9_J3
--operation mode is normal

ED1L08 = ED1L3 # KD1L6Q & ED1L97 # !ED1L78;


--ED1L18 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~361 at LC3_9_J3
--operation mode is normal

ED1L18 = !KD1L6Q & (ED1_EOF # ED1_CRC1 # ED1_STF);


--ED1L28 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~362 at LC6_9_J3
--operation mode is normal

ED1L28 = ED1L18 # ED1L81 # N81L43 & ED1L55Q;


--ED1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~363 at LC5_9_J3
--operation mode is normal

ED1L38 = ED1_CRC3 # KD1L6Q & ED1_CRC1 # !KD1L6Q & ED1_CRC0;


--ED1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~364 at LC9_8_J3
--operation mode is normal

ED1L48 = ED1_RXSHR8 # ED1_ID_SHR8;


--ED1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~365 at LC7_9_J3
--operation mode is normal

ED1L58 = ED1L73Q # ED1L38 # N12L9 & ED1L48;


--WC1_q[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[9] at EC12_1_D3
WC1_q[9]_data_in = COM_AD_D[11];
WC1_q[9]_write_enable = UC1_valid_wreq;
WC1_q[9]_clock_0 = GLOBAL(JE1_outclock0);
WC1_q[9]_clock_1 = GLOBAL(JE1_outclock0);
WC1_q[9]_clear_0 = !NC1L41Q;
WC1_q[9]_clock_enable_1 = UC1_valid_rreq;
WC1_q[9]_write_address = WR_ADDR(N41_sload_path[0], N41_sload_path[1], N41_sload_path[2], N41_sload_path[3], N41_sload_path[4], N41_sload_path[5], N41_sload_path[5]);
WC1_q[9]_read_address = RD_ADDR(WC1L231, N31_sload_path[0], N31_sload_path[1], N31_sload_path[2], N31_sload_path[3], N31_sload_path[4], N31_sload_path[4]);
WC1_q[9] = MEMORY_SEGMENT(WC1_q[9]_data_in, WC1_q[9]_write_enable, WC1_q[9]_clock_0, WC1_q[9]_clock_1, WC1_q[9]_clear_0, , , WC1_q[9]_clock_enable_1, VCC, WC1_q[9]_write_address, WC1_q[9]_read_address);


--WC1_q[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[1] at EC10_1_D3
WC1_q[1]_data_in = COM_AD_D[3];
WC1_q[1]_write_enable = UC1_valid_wreq;
WC1_q[1]_clock_0 = GLOBAL(JE1_outclock0);
WC1_q[1]_clock_1 = GLOBAL(JE1_outclock0);
WC1_q[1]_clear_0 = !NC1L41Q;
WC1_q[1]_clock_enable_1 = UC1_valid_rreq;
WC1_q[1]_write_address = WR_ADDR(N41_sload_path[0], N41_sload_path[1], N41_sload_path[2], N41_sload_path[3], N41_sload_path[4], N41_sload_path[5], N41_sload_path[5]);
WC1_q[1]_read_address = RD_ADDR(WC1L231, N31_sload_path[0], N31_sload_path[1], N31_sload_path[2], N31_sload_path[3], N31_sload_path[4], N31_sload_path[4]);
WC1_q[1] = MEMORY_SEGMENT(WC1_q[1]_data_in, WC1_q[1]_write_enable, WC1_q[1]_clock_0, WC1_q[1]_clock_1, WC1_q[1]_clear_0, , , WC1_q[1]_clock_enable_1, VCC, WC1_q[1]_write_address, WC1_q[1]_read_address);


--GC63L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|$00012~0 at LC3_6_D3
--operation mode is normal

GC63L1 = ED1L87Q # ED1L27Q & WC1_q[9] # !ED1L27Q & WC1_q[1];


--GC63L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|result_node~18 at LC4_6_D3
--operation mode is normal

GC63L2 = (!ED1L27Q & NB3_dffs[1] # !ED1L87Q) & CASCADE(GC63L1);


--GC53L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_4_M3
--operation mode is normal

GC53L1 = ED1L29Q # ED1L68Q & GC23L2 # !ED1L68Q & GC13L2;


--GC33L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node~81 at LC3_10_B3
--operation mode is normal

GC33L2 = Q1_SND_IDLE # Q1_SND_DRAND # Q1_SND_DRBT;


--GC33_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node at LC8_10_B3
--operation mode is normal

GC33_result_node = ED1L87Q & (ED1L27Q & GC33L2 # !ED1L27Q & !N51_pre_out[1]);


--GC53L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|result_node~26 at LC2_4_M3
--operation mode is normal

GC53L2 = (ED1L68Q & GC43L2 # !ED1L68Q & GC33_result_node # !ED1L29Q) & CASCADE(GC53L1);


--YC1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~830 at LC5_16_M3
--operation mode is normal

YC1L61 = GC45L2 & (ED1L59Q # GC35L2) # !GC45L2 & !ED1L59Q & GC35L2;


--NB4_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC1_12_L3
--operation mode is normal

NB4_dffs[5]_lut_out = NB4_dffs[6] & (YC1L71 # !KD1L6Q) # !NB4_dffs[6] & KD1L6Q & YC1L71;
NB4_dffs[5] = DFFE(NB4_dffs[5]_lut_out, GLOBAL(JE1_outclock0), KD1L01Q, , KD1L5Q);


--B1_cs_time_start is calibration_sources:inst_calibration_sources|cs_time_start at LC6_2_G1
--operation mode is normal

B1_cs_time_start_lut_out = (B1_cs_time_start # B1L52 & B1L62 & B1L42) & CASCADE(B1L38);
B1_cs_time_start = DFFE(B1_cs_time_start_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--B1_CPU_forced_start is calibration_sources:inst_calibration_sources|CPU_forced_start at LC9_1_G1
--operation mode is normal

B1_CPU_forced_start_lut_out = J1_CS_ctrl_local.CS_mode[1] & !J1_CS_ctrl_local.CS_mode[2] & J1_CS_ctrl_local.CS_mode[0];
B1_CPU_forced_start = DFFE(B1_CPU_forced_start_lut_out, GLOBAL(JE1_outclock1), !GLOBAL(H1L4Q), , );


--B1L48 is calibration_sources:inst_calibration_sources|i~479 at LC8_2_G1
--operation mode is normal

B1L48 = (J1_CS_ctrl_local.CS_mode[0] & !B1_CPU_forced_start # !J1_CS_ctrl_local.CS_mode[0] & !B1_cs_time_start & B1L53) & CASCADE(B1L28);


--B1L28 is calibration_sources:inst_calibration_sources|i~472 at LC7_2_G1
--operation mode is normal

B1L28 = J1_CS_ctrl_local.CS_mode[1] & !J1_CS_ctrl_local.CS_mode[2];


--WB1L12Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg1~30 at LC5_15_C4
--operation mode is normal

WB1L12Q_lut_out = WB1L61 & (WB1_SV3 # JB1L9Q & WB1L12Q) # !WB1L61 & JB1L9Q & WB1L12Q;
WB1L12Q = DFFE(WB1L12Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--WB1L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~586 at LC5_16_C4
--operation mode is normal

WB1L9 = WB1L12Q & JB1L9Q;


--WB1_SV3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|SV3 at LC8_15_C4
--operation mode is normal

WB1_SV3_lut_out = WB1_SV3 & (!WB1_SV4 & WB1L01 # !WB1L61) # !WB1_SV3 & !WB1_SV4 & WB1L01;
WB1_SV3 = DFFE(WB1_SV3_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--WB1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~587 at LC6_15_C4
--operation mode is normal

WB1L01 = Z1_lrg_lev & !N6_sload_path[0] & WB1L6 & !JB1L9Q;


--WB1_SV4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|SV4 at LC4_15_C4
--operation mode is normal

WB1_SV4_lut_out = WB1L12Q & JB1L9Q # !WB1L12Q & (WB1_SV4 # WB1L01);
WB1_SV4 = DFFE(WB1_SV4_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--WB1L61 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|cteq12~9 at LC6_7_C4
--operation mode is normal

WB1L61 = N6_sload_path[2] & !N6_sload_path[0] & !N6_sload_path[1] & N6_sload_path[3];


--WB1L52Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~35 at LC5_9_C4
--operation mode is normal

WB1L52Q_lut_out = WB1L02Q # WB1L52Q & (!WB1L4 # !N6_sload_path[2]);
WB1L52Q = DFFE(WB1L52Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--WB1L92 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|WT3~29 at LC5_8_C4
--operation mode is normal

WB1L92 = WB1L5 & (!WB1L61 # !WB1L52Q) # !WB1L5 & !WB1L62Q & (!WB1L61 # !WB1L52Q);


--WB1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|CNT1~285 at LC6_16_C4
--operation mode is normal

WB1L21 = N6_sload_path[2] & (WB1L71Q # N6_sload_path[1]) # !N6_sload_path[2] & (!N6_sload_path[1] # !WB1L81Q);


--WB1L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|CNT1~286 at LC9_9_C4
--operation mode is normal

WB1L31 = N6_sload_path[3] # WB1L21 # !N6_sload_path[0];


--JB1L42Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~36 at LC3_7_L4
--operation mode is normal

JB1L42Q_lut_out = JB1_rxcteq9 & WB1L02Q & !JB1L9Q # !JB1_rxcteq9 & (JB1L42Q # WB1L02Q & !JB1L9Q);
JB1L42Q = DFFE(JB1L42Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--JB1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXDAT~195 at LC9_7_L4
--operation mode is normal

JB1L71 = (JB1L42Q # JB1L82Q & !N5_sload_path[3]) & CASCADE(JB1L61);


--DB1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i36~45 at LC8_4_H4
--operation mode is normal

DB1L4 = !JB1L01Q & DB1L24Q # !DB1L14Q;


--DB1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~717 at LC4_3_H4
--operation mode is normal

DB1L91 = DB1_loopcnt[0] & DB1_loopcnt[1];


--DB1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i36~47 at LC1_3_H4
--operation mode is normal

DB1L5 = DB1_loopcnt[1] & DB1_loopcnt[0] & DB1_loopcnt[2];


--DB1_srg[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[5] at LC8_2_H4
--operation mode is normal

DB1_srg[5]_lut_out = DB1L12 # DB1L24Q & NB1_dffs[5];
DB1_srg[5] = DFFE(DB1_srg[5]_lut_out, GLOBAL(JE1_outclock0), , , DB1L82);


--DB1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~718 at LC6_2_H4
--operation mode is normal

DB1L02 = DB1L34Q & (DB1_srg[5] # DB1_srg[6] & !DB1L14Q) # !DB1L34Q & DB1_srg[6] & !DB1L14Q;


--G1L19 is rate_meters:inst_rate_meters|i392~0 at LC5_10_Q1
--operation mode is normal

G1L19 = N92_q[6] & J1_RM_ctrl_local.rm_rate_enable[0] & (G1L541 # J1_RM_ctrl_local.rm_rate_dead[9]);


--G1_i381 is rate_meters:inst_rate_meters|i381 at LC10_6_Q1
--operation mode is normal

G1_i381 = !VD1_discSPE_latch & !VD1_discSPE_pulse # !G1L48;


--G1L78 is rate_meters:inst_rate_meters|i384~14 at LC5_12_Q1
--operation mode is normal

G1L78 = !G1L541 & !J1_RM_ctrl_local.rm_rate_dead[9] # !G1_i381 # !J1_RM_ctrl_local.rm_rate_enable[0];


--G1L09 is rate_meters:inst_rate_meters|i391~0 at LC9_12_Q1
--operation mode is normal

G1L09 = J1_RM_ctrl_local.rm_rate_enable[0] & N92_q[7] & (J1_RM_ctrl_local.rm_rate_dead[9] # G1L541);


--G1L98 is rate_meters:inst_rate_meters|i390~0 at LC10_12_Q1
--operation mode is normal

G1L98 = J1_RM_ctrl_local.rm_rate_enable[0] & N92_q[8] & (J1_RM_ctrl_local.rm_rate_dead[9] # G1L541);


--G1L88 is rate_meters:inst_rate_meters|i389~0 at LC3_10_Q1
--operation mode is normal

G1L88 = J1_RM_ctrl_local.rm_rate_enable[0] & N92_q[9] & (J1_RM_ctrl_local.rm_rate_dead[9] # G1L541);


--G1L38 is rate_meters:inst_rate_meters|i346~88 at LC7_6_Q1
--operation mode is normal

G1L38 = !N92_q[4] & !N92_q[3] & !N92_q[2] & !N92_q[5];


--G1L58 is rate_meters:inst_rate_meters|i346~91 at LC8_6_Q1
--operation mode is normal

G1L58 = (!N92_q[1] & !N92_q[0]) & CASCADE(G1L38);


--G1L57 is rate_meters:inst_rate_meters|i327~0 at LC5_6_Y1
--operation mode is normal

G1L57 = J1_RM_ctrl_local.rm_rate_enable[1] & N72_q[6] & (G1L261 # J1_RM_ctrl_local.rm_rate_dead[9]);


--G1_i316 is rate_meters:inst_rate_meters|i316 at LC1_8_Y1
--operation mode is normal

G1_i316 = !VD1_discMPE_latch & !VD1_discMPE_pulse # !G1L86;


--G1L17 is rate_meters:inst_rate_meters|i319~14 at LC8_8_Y1
--operation mode is normal

G1L17 = !G1L261 & !J1_RM_ctrl_local.rm_rate_dead[9] # !G1_i316 # !J1_RM_ctrl_local.rm_rate_enable[1];


--G1L47 is rate_meters:inst_rate_meters|i326~0 at LC4_6_Y1
--operation mode is normal

G1L47 = J1_RM_ctrl_local.rm_rate_enable[1] & N72_q[7] & (G1L261 # J1_RM_ctrl_local.rm_rate_dead[9]);


--G1L37 is rate_meters:inst_rate_meters|i325~0 at LC2_6_Y1
--operation mode is normal

G1L37 = N72_q[8] & J1_RM_ctrl_local.rm_rate_enable[1] & (G1L261 # J1_RM_ctrl_local.rm_rate_dead[9]);


--G1L27 is rate_meters:inst_rate_meters|i324~0 at LC7_6_Y1
--operation mode is normal

G1L27 = N72_q[9] & J1_RM_ctrl_local.rm_rate_enable[1] & (G1L261 # J1_RM_ctrl_local.rm_rate_dead[9]);


--G1L76 is rate_meters:inst_rate_meters|i281~88 at LC8_6_Y1
--operation mode is normal

G1L76 = !N72_q[2] & !N72_q[3] & !N72_q[5] & !N72_q[4];


--G1L96 is rate_meters:inst_rate_meters|i281~91 at LC9_6_Y1
--operation mode is normal

G1L96 = (!N72_q[1] & !N72_q[0]) & CASCADE(G1L76);


--J1L113 is slaveregister:inst_slaveregister|i3431~561 at LC8_15_I1
--operation mode is normal

J1L113 = (J1_i1654 # J1L045 # KE1L73Q # KE1L83Q) & CASCADE(J1L213);


--DD1_tx_dpr_waddr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[0] at LC4_7_A3
--operation mode is normal

DD1_tx_dpr_waddr[0]_lut_out = J1_COMM_ctrl_local.tx_head[0];
DD1_tx_dpr_waddr[0] = DFFE(DD1_tx_dpr_waddr[0]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , S1_inst46);


--W1_dpr_wadr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[7] at LC10_15_A1
--operation mode is normal

W1_dpr_wadr[7]_lut_out = N01_q[7];
W1_dpr_wadr[7] = DFFE(W1_dpr_wadr[7]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1_dpr_radr[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[7] at LC2_11_A1
--operation mode is normal

W1_dpr_radr[7]_lut_out = J1_COMM_ctrl_local.rx_tail[7];
W1_dpr_radr[7] = DFFE(W1_dpr_radr[7]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--G1L911 is rate_meters:inst_rate_meters|i725~157 at LC4_3_Q1
--operation mode is normal

G1L911 = !N82_q[4] & !N82_q[3] & !N82_q[5] & !N82_q[2];


--G1L121 is rate_meters:inst_rate_meters|i725~160 at LC5_3_Q1
--operation mode is normal

G1L121 = (!N82_q[1] & !N82_q[0]) & CASCADE(G1L911);

--G1L221 is rate_meters:inst_rate_meters|i725~161 at LC5_3_Q1
--operation mode is normal

G1L221 = (!N82_q[1] & !N82_q[0]) & CASCADE(G1L911);


--G1L461 is rate_meters:inst_rate_meters|i~781 at LC3_3_Q1
--operation mode is normal

G1L461 = J1_RM_ctrl_local.rm_sn_dead[1] & (J1_RM_ctrl_local.rm_sn_dead[0] & !N82_q[6] # !N82_q[7]) # !J1_RM_ctrl_local.rm_sn_dead[1] & !N82_q[7] & J1_RM_ctrl_local.rm_sn_dead[0] & !N82_q[6];


--G1L561 is rate_meters:inst_rate_meters|i~782 at LC6_14_Q1
--operation mode is normal

G1L561 = N82_q[8] & (!G1L461 # !J1_RM_ctrl_local.rm_sn_dead[2]) # !N82_q[8] & !J1_RM_ctrl_local.rm_sn_dead[2] & !G1L461;


--G1L601 is rate_meters:inst_rate_meters|i699~0 at LC8_5_Q1
--operation mode is normal

G1L601 = J1_RM_ctrl_local.rm_sn_enable[0] & J1_RM_ctrl_local.rm_sn_enable[1] & N82_q[6] & !G1L561;


--G1L661 is rate_meters:inst_rate_meters|i~783 at LC8_3_Q1
--operation mode is normal

G1L661 = G1L121 & !J1_RM_ctrl_local.rm_sn_dead[0] & N82_q[6] # !G1L121 & (N82_q[6] # !J1_RM_ctrl_local.rm_sn_dead[0]);


--G1L821 is rate_meters:inst_rate_meters|i~257 at LC8_14_Q1
--operation mode is normal

G1L821 = J1_RM_ctrl_local.rm_sn_dead[2] $ N82_q[8];


--G1L761 is rate_meters:inst_rate_meters|i~784 at LC1_3_Q1
--operation mode is normal

G1L761 = !G1L821 & (G1L661 & (N82_q[7] # !J1_RM_ctrl_local.rm_sn_dead[1]) # !G1L661 & !J1_RM_ctrl_local.rm_sn_dead[1] & N82_q[7]);


--G1L721 is rate_meters:inst_rate_meters|i~255 at LC5_14_Q1
--operation mode is normal

G1L721 = !J1_RM_ctrl_local.rm_sn_dead[2] & N82_q[8];


--G1L001 is rate_meters:inst_rate_meters|i690~246 at LC10_5_Q1
--operation mode is normal

G1L001 = G1L721 # G1L761 # !G1L201 & !G1L101;


--G1L501 is rate_meters:inst_rate_meters|i698~0 at LC9_3_Q1
--operation mode is normal

G1L501 = !G1L561 & N82_q[7] & J1_RM_ctrl_local.rm_sn_enable[1] & J1_RM_ctrl_local.rm_sn_enable[0];


--G1L301 is rate_meters:inst_rate_meters|i696~52 at LC10_15_Q1
--operation mode is normal

G1L301 = !J1_RM_ctrl_local.rm_sn_enable[1] # !J1_RM_ctrl_local.rm_sn_enable[0];


--G1L401 is rate_meters:inst_rate_meters|i697~0 at LC10_14_Q1
--operation mode is normal

G1L401 = N82_q[8] & G1L461 & J1_RM_ctrl_local.rm_sn_dead[2] & !G1L301;


--HB1_inst10[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[7] at LC4_4_D3
--operation mode is normal

HB1_inst10[7]_lut_out = COM_AD_D[9];
HB1_inst10[7] = DFFE(HB1_inst10[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--W1L221 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~356 at LC4_6_A1
--operation mode is normal

W1L221 = !W1L69 & !W1L89 & !W1L29 & !W1L49;


--W1L721 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~362 at LC5_6_A1
--operation mode is normal

W1L721 = (!W1L201 & !W1L601 & !W1L001 & !W1L401) & CASCADE(W1L221);


--NC1L31Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~39 at LC3_14_D3
--operation mode is normal

NC1L31Q_lut_out = N11L41 & (NC1L6Q # NC1L31Q & !ED1L26Q) # !N11L41 & NC1L31Q & !ED1L26Q;
NC1L31Q = DFFE(NC1L31Q_lut_out, GLOBAL(JE1_outclock0), !Y1L32Q, , );


--NC1L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~14 at LC8_14_D3
--operation mode is normal

NC1L2 = !ED1L011Q & NC1L7Q;


--NC1L6Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~31 at LC6_15_D3
--operation mode is normal

NC1L6Q_lut_out = NC1L21Q;
NC1L6Q = DFFE(NC1L6Q_lut_out, GLOBAL(JE1_outclock0), !Y1L32Q, , );


--YC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i93~93 at LC7_13_K3
--operation mode is normal

YC1L7 = YC1L45Q & (!YC1_loopcnt[4] # !YC1L51 # !YC1_loopcnt[3]);


--YC1L25Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|state~21 at LC5_14_K3
--operation mode is normal

YC1L25Q_lut_out = !ED1_STF & (YC1L5 # YC1L4 # !YC1L15Q);
YC1L25Q = DFFE(YC1L25Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--YC1_last_byte is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|last_byte at LC8_14_K3
--operation mode is normal

YC1_last_byte_lut_out = !ED1_STF & (YC1_last_byte # ED1L73Q);
YC1_last_byte = DFFE(YC1_last_byte_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--YC1L35Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|state~22 at LC9_14_K3
--operation mode is normal

YC1L35Q_lut_out = !ED1_STF & (YC1L6 # YC1L8 & YC1L35Q);
YC1L35Q = DFFE(YC1L35Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--YC1L01 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~42 at LC6_13_K3
--operation mode is normal

YC1L01 = !YC1L35Q & !YC1L45Q;


--NC1L51 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~25 at LC9_14_D3
--operation mode is normal

NC1L51 = ED1L011Q & (NC1L7Q # N11L41 & NC1L01Q) # !ED1L011Q & N11L41 & NC1L01Q;


--NC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~258 at LC8_12_D3
--operation mode is normal

NC1L4 = NC1L9Q & TB01_agb_out;


--UC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|_~0 at LC5_15_D3
--operation mode is normal

UC1L1 = VC1_b_non_empty & NC1L61Q & !UC1_rd_ptr_lsb;


--NB3_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC7_7_D3
--operation mode is normal

NB3_dffs[2]_lut_out = J1_COMM_ctrl_local.id[2] & (ED1_ID_LOAD # NB3_dffs[3]) # !J1_COMM_ctrl_local.id[2] & !ED1_ID_LOAD & NB3_dffs[3];
NB3_dffs[2] = DFFE(NB3_dffs[2]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--YB2_SRG[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[8] at LC4_10_M3
--operation mode is normal

YB2_SRG[8]_lut_out = ED1_STF # YC1_crc32_en & YB2_i10 # !YC1_crc32_en & YB2_SRG[8];
YB2_SRG[8] = DFFE(YB2_SRG[8]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_SRG[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[0] at LC9_10_M3
--operation mode is normal

YB2_SRG[0]_lut_out = ED1_STF # YC1_crc32_en & YB2_i4 # !YC1_crc32_en & YB2_SRG[0];
YB2_SRG[0] = DFFE(YB2_SRG[0]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--GC32L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|$00012~0 at LC7_9_M3
--operation mode is normal

GC32L1 = ED1L87Q # ED1L27Q & YB2_SRG[8] # !ED1L27Q & YB2_SRG[0];


--YB2_SRG[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[24] at LC7_10_M3
--operation mode is normal

YB2_SRG[24]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[23] # !YC1_crc32_en & YB2_SRG[24];
YB2_SRG[24] = DFFE(YB2_SRG[24]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_SRG[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[16] at LC2_10_M3
--operation mode is normal

YB2_SRG[16]_lut_out = ED1_STF # YC1_crc32_en & YB2_i14 # !YC1_crc32_en & YB2_SRG[16];
YB2_SRG[16] = DFFE(YB2_SRG[16]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--GC32L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|result_node~26 at LC8_9_M3
--operation mode is normal

GC32L2 = (ED1L27Q & YB2_SRG[24] # !ED1L27Q & YB2_SRG[16] # !ED1L87Q) & CASCADE(GC32L1);


--GC22L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|$00012~0 at LC5_2_E3
--operation mode is normal

GC22L1 = ED1L87Q # ED1L27Q & TE1_portadataout[8] # !ED1L27Q & TE1_portadataout[0];


--GC22L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|result_node~26 at LC6_2_E3
--operation mode is normal

GC22L2 = (ED1L27Q & TE1_portadataout[24] # !ED1L27Q & TE1_portadataout[16] # !ED1L87Q) & CASCADE(GC22L1);


--NB2_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC2_2_E3
--operation mode is normal

NB2_dffs[0]_lut_out = T1L91Q & N33_sload_path[0] # !T1L91Q & NB2_dffs[1];
NB2_dffs[0] = DFFE(NB2_dffs[0]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC5_1_E3
--operation mode is normal

NB5_dffs[0]_lut_out = NB5_dffs[1] & (N33_sload_path[0] # !NC1L9Q) # !NB5_dffs[1] & NC1L9Q & N33_sload_path[0];
NB5_dffs[0] = DFFE(NB5_dffs[0]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--GC52L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00018|result_node~27 at LC1_2_E3
--operation mode is normal

GC52L1 = ED1L27Q & NB2_dffs[0] # !ED1L27Q & NB5_dffs[0] # !ED1L87Q;


--WC1_q[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[2] at EC11_1_D3
WC1_q[2]_data_in = COM_AD_D[4];
WC1_q[2]_write_enable = UC1_valid_wreq;
WC1_q[2]_clock_0 = GLOBAL(JE1_outclock0);
WC1_q[2]_clock_1 = GLOBAL(JE1_outclock0);
WC1_q[2]_clear_0 = !NC1L41Q;
WC1_q[2]_clock_enable_1 = UC1_valid_rreq;
WC1_q[2]_write_address = WR_ADDR(N41_sload_path[0], N41_sload_path[1], N41_sload_path[2], N41_sload_path[3], N41_sload_path[4], N41_sload_path[5], N41_sload_path[5]);
WC1_q[2]_read_address = RD_ADDR(WC1L231, N31_sload_path[0], N31_sload_path[1], N31_sload_path[2], N31_sload_path[3], N31_sload_path[4], N31_sload_path[4]);
WC1_q[2] = MEMORY_SEGMENT(WC1_q[2]_data_in, WC1_q[2]_write_enable, WC1_q[2]_clock_0, WC1_q[2]_clock_1, WC1_q[2]_clear_0, , , WC1_q[2]_clock_enable_1, VCC, WC1_q[2]_write_address, WC1_q[2]_read_address);


--GC54L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|$00012~0 at LC1_8_D3
--operation mode is normal

GC54L1 = ED1L87Q # !ED1L27Q & WC1_q[2];


--GC54L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|result_node~18 at LC2_8_D3
--operation mode is normal

GC54L2 = (!ED1L27Q & NB3_dffs[2] # !ED1L87Q) & CASCADE(GC54L1);


--GC44L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|$00012~0 at LC6_1_E3
--operation mode is normal

GC44L1 = ED1L29Q # ED1L68Q & GC14L2 # !ED1L68Q & GC04L2;


--NB2_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC10_1_E3
--operation mode is normal

NB2_dffs[2]_lut_out = NB2_dffs[3] & (N33_sload_path[2] # !T1L91Q) # !NB2_dffs[3] & T1L91Q & N33_sload_path[2];
NB2_dffs[2] = DFFE(NB2_dffs[2]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC1_1_E3
--operation mode is normal

NB5_dffs[2]_lut_out = NB5_dffs[3] & (N33_sload_path[2] # !NC1L9Q) # !NB5_dffs[3] & NC1L9Q & N33_sload_path[2];
NB5_dffs[2] = DFFE(NB5_dffs[2]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--GC34_result_node is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00018|result_node at LC3_1_E3
--operation mode is normal

GC34_result_node = ED1L87Q & (ED1L27Q & NB2_dffs[2] # !ED1L27Q & NB5_dffs[2]);


--GC44L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|result_node~26 at LC7_1_E3
--operation mode is normal

GC44L2 = (ED1L68Q & GC34_result_node # !ED1L68Q & GC24L2 # !ED1L29Q) & CASCADE(GC44L1);


--YC1L71 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~831 at LC6_6_D3
--operation mode is normal

YC1L71 = GC36L2 & (ED1L59Q # GC26L2) # !GC36L2 & !ED1L59Q & GC26L2;


--NB4_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC9_12_L3
--operation mode is normal

NB4_dffs[6]_lut_out = NB4_dffs[7] & (YC1L81 # !KD1L6Q) # !NB4_dffs[7] & KD1L6Q & YC1L81;
NB4_dffs[6] = DFFE(NB4_dffs[6]_lut_out, GLOBAL(JE1_outclock0), KD1L01Q, , KD1L5Q);


--Z1_inb[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[9] at LC10_6_J4
--operation mode is normal

Z1_inb[9]_lut_out = Z1_ina[9];
Z1_inb[9] = DFFE(Z1_inb[9]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_max_val[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[9] at LC1_12_K4
--operation mode is normal

Z1_max_val[9]_lut_out = Z1_ina[9];
Z1_max_val[9] = DFFE(Z1_max_val[9]_lut_out, GLOBAL(JE1_outclock0), , , !WB1L91Q);


--DB1_srg[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[4] at LC5_2_H4
--operation mode is normal

DB1_srg[4]_lut_out = DB1L22 # NB1_dffs[4] & DB1L24Q;
DB1_srg[4] = DFFE(DB1_srg[4]_lut_out, GLOBAL(JE1_outclock0), , , DB1L82);


--DB1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~719 at LC3_2_H4
--operation mode is normal

DB1L12 = DB1_srg[4] & (DB1L34Q # !DB1L14Q & DB1_srg[5]) # !DB1_srg[4] & !DB1L14Q & DB1_srg[5];


--G1L29 is rate_meters:inst_rate_meters|i393~0 at LC8_12_Q1
--operation mode is normal

G1L29 = J1_RM_ctrl_local.rm_rate_enable[0] & N92_q[5] & (J1_RM_ctrl_local.rm_rate_dead[9] # G1L541);


--G1L59 is rate_meters:inst_rate_meters|i396~0 at LC7_10_Q1
--operation mode is normal

G1L59 = J1_RM_ctrl_local.rm_rate_enable[0] & N92_q[2] & (J1_RM_ctrl_local.rm_rate_dead[9] # G1L541);


--G1L49 is rate_meters:inst_rate_meters|i395~0 at LC9_10_Q1
--operation mode is normal

G1L49 = J1_RM_ctrl_local.rm_rate_enable[0] & N92_q[3] & (G1L541 # J1_RM_ctrl_local.rm_rate_dead[9]);


--G1L39 is rate_meters:inst_rate_meters|i394~0 at LC2_12_Q1
--operation mode is normal

G1L39 = J1_RM_ctrl_local.rm_rate_enable[0] & N92_q[4] & (J1_RM_ctrl_local.rm_rate_dead[9] # G1L541);


--G1L79 is rate_meters:inst_rate_meters|i398~0 at LC6_10_Q1
--operation mode is normal

G1L79 = J1_RM_ctrl_local.rm_rate_enable[0] & N92_q[0] & (J1_RM_ctrl_local.rm_rate_dead[9] # G1L541);


--G1L69 is rate_meters:inst_rate_meters|i397~0 at LC7_12_Q1
--operation mode is normal

G1L69 = J1_RM_ctrl_local.rm_rate_enable[0] & N92_q[1] & (J1_RM_ctrl_local.rm_rate_dead[9] # G1L541);


--G1L67 is rate_meters:inst_rate_meters|i328~0 at LC3_6_Y1
--operation mode is normal

G1L67 = N72_q[5] & J1_RM_ctrl_local.rm_rate_enable[1] & (G1L261 # J1_RM_ctrl_local.rm_rate_dead[9]);


--G1L97 is rate_meters:inst_rate_meters|i331~0 at LC9_8_Y1
--operation mode is normal

G1L97 = J1_RM_ctrl_local.rm_rate_enable[1] & N72_q[2] & (J1_RM_ctrl_local.rm_rate_dead[9] # G1L261);


--G1L87 is rate_meters:inst_rate_meters|i330~0 at LC6_8_Y1
--operation mode is normal

G1L87 = J1_RM_ctrl_local.rm_rate_enable[1] & N72_q[3] & (J1_RM_ctrl_local.rm_rate_dead[9] # G1L261);


--G1L77 is rate_meters:inst_rate_meters|i329~0 at LC6_6_Y1
--operation mode is normal

G1L77 = J1_RM_ctrl_local.rm_rate_enable[1] & N72_q[4] & (G1L261 # J1_RM_ctrl_local.rm_rate_dead[9]);


--G1L18 is rate_meters:inst_rate_meters|i333~0 at LC7_8_Y1
--operation mode is normal

G1L18 = J1_RM_ctrl_local.rm_rate_enable[1] & N72_q[0] & (J1_RM_ctrl_local.rm_rate_dead[9] # G1L261);


--G1L08 is rate_meters:inst_rate_meters|i332~0 at LC10_8_Y1
--operation mode is normal

G1L08 = J1_RM_ctrl_local.rm_rate_enable[1] & N72_q[1] & (J1_RM_ctrl_local.rm_rate_dead[9] # G1L261);


--W1_dpr_wadr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[0] at LC1_13_A1
--operation mode is normal

W1_dpr_wadr[0]_lut_out = N01_q[0];
W1_dpr_wadr[0] = DFFE(W1_dpr_wadr[0]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1_dpr_radr[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[0] at LC7_11_A1
--operation mode is normal

W1_dpr_radr[0]_lut_out = J1_COMM_ctrl_local.rx_tail[0];
W1_dpr_radr[0] = DFFE(W1_dpr_radr[0]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--W1_dpr_wadr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[1] at LC6_4_A1
--operation mode is normal

W1_dpr_wadr[1]_lut_out = N01_q[1];
W1_dpr_wadr[1] = DFFE(W1_dpr_wadr[1]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1_dpr_radr[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[1] at LC2_5_A1
--operation mode is normal

W1_dpr_radr[1]_lut_out = J1_COMM_ctrl_local.rx_tail[1];
W1_dpr_radr[1] = DFFE(W1_dpr_radr[1]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--W1_dpr_wadr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[2] at LC10_4_A1
--operation mode is normal

W1_dpr_wadr[2]_lut_out = N01_q[2];
W1_dpr_wadr[2] = DFFE(W1_dpr_wadr[2]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1_dpr_radr[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[2] at LC3_5_A1
--operation mode is normal

W1_dpr_radr[2]_lut_out = J1_COMM_ctrl_local.rx_tail[2];
W1_dpr_radr[2] = DFFE(W1_dpr_radr[2]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--W1_dpr_wadr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[3] at LC1_5_A1
--operation mode is normal

W1_dpr_wadr[3]_lut_out = N01_q[3];
W1_dpr_wadr[3] = DFFE(W1_dpr_wadr[3]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1_dpr_radr[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[3] at LC10_11_A1
--operation mode is normal

W1_dpr_radr[3]_lut_out = J1_COMM_ctrl_local.rx_tail[3];
W1_dpr_radr[3] = DFFE(W1_dpr_radr[3]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--W1_dpr_wadr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[4] at LC4_5_A1
--operation mode is normal

W1_dpr_wadr[4]_lut_out = N01_q[4];
W1_dpr_wadr[4] = DFFE(W1_dpr_wadr[4]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1_dpr_radr[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[4] at LC3_16_A1
--operation mode is normal

W1_dpr_radr[4]_lut_out = J1_COMM_ctrl_local.rx_tail[4];
W1_dpr_radr[4] = DFFE(W1_dpr_radr[4]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--W1_dpr_wadr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[5] at LC4_8_A1
--operation mode is normal

W1_dpr_wadr[5]_lut_out = N01_q[5];
W1_dpr_wadr[5] = DFFE(W1_dpr_wadr[5]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1_dpr_radr[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[5] at LC6_8_A1
--operation mode is normal

W1_dpr_radr[5]_lut_out = J1_COMM_ctrl_local.rx_tail[5];
W1_dpr_radr[5] = DFFE(W1_dpr_radr[5]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--W1_dpr_wadr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[6] at LC5_11_A1
--operation mode is normal

W1_dpr_wadr[6]_lut_out = N01_q[6];
W1_dpr_wadr[6] = DFFE(W1_dpr_wadr[6]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--W1_dpr_radr[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[6] at LC5_8_A1
--operation mode is normal

W1_dpr_radr[6]_lut_out = J1_COMM_ctrl_local.rx_tail[6];
W1_dpr_radr[6] = DFFE(W1_dpr_radr[6]_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , J1_COMM_ctrl_local.rx_dpr_raddr_stb);


--G1L011 is rate_meters:inst_rate_meters|i703~0 at LC7_3_Q1
--operation mode is normal

G1L011 = !G1L561 & N82_q[2] & J1_RM_ctrl_local.rm_sn_enable[1] & J1_RM_ctrl_local.rm_sn_enable[0];


--G1L901 is rate_meters:inst_rate_meters|i702~0 at LC5_5_Q1
--operation mode is normal

G1L901 = J1_RM_ctrl_local.rm_sn_enable[0] & J1_RM_ctrl_local.rm_sn_enable[1] & N82_q[3] & !G1L561;


--G1L801 is rate_meters:inst_rate_meters|i701~0 at LC10_3_Q1
--operation mode is normal

G1L801 = N82_q[4] & J1_RM_ctrl_local.rm_sn_enable[0] & J1_RM_ctrl_local.rm_sn_enable[1] & !G1L561;


--G1L701 is rate_meters:inst_rate_meters|i700~0 at LC7_5_Q1
--operation mode is normal

G1L701 = J1_RM_ctrl_local.rm_sn_enable[0] & J1_RM_ctrl_local.rm_sn_enable[1] & N82_q[5] & !G1L561;


--G1L211 is rate_meters:inst_rate_meters|i705~0 at LC3_5_Q1
--operation mode is normal

G1L211 = J1_RM_ctrl_local.rm_sn_enable[0] & J1_RM_ctrl_local.rm_sn_enable[1] & N82_q[0] & !G1L561;


--G1L111 is rate_meters:inst_rate_meters|i704~0 at LC9_5_Q1
--operation mode is normal

G1L111 = J1_RM_ctrl_local.rm_sn_enable[0] & J1_RM_ctrl_local.rm_sn_enable[1] & N82_q[1] & !G1L561;


--HB1_inst10[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[6] at LC3_4_D3
--operation mode is normal

HB1_inst10[6]_lut_out = COM_AD_D[8];
HB1_inst10[6] = DFFE(HB1_inst10[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--NC1L21Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~37 at LC5_14_D3
--operation mode is normal

NC1L21Q_lut_out = ED1L011Q & NC1L7Q;
NC1L21Q = DFFE(NC1L21Q_lut_out, GLOBAL(JE1_outclock0), !Y1L32Q, , );


--YC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i91~89 at LC2_13_K3
--operation mode is normal

YC1L4 = !YC1_loopcnt[3] & YC1L35Q & !YC1_loopcnt[4] & YC1L51;


--YC1L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i91~90 at LC10_13_K3
--operation mode is normal

YC1L5 = YC1L25Q & !YC1_last_byte & (!KD1L6Q # !ED1L94Q);


--YC1L15Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|state~20 at LC7_15_K3
--operation mode is normal

YC1L15Q_lut_out = !ED1_STF;
YC1L15Q = DFFE(YC1L15Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--YC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i92~96 at LC1_13_K3
--operation mode is normal

YC1L6 = ED1L94Q & YC1L25Q & KD1L6Q & !YC1_last_byte;


--YC1L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~1 at LC5_13_K3
--operation mode is normal

YC1L8 = YC1_loopcnt[3] # YC1_loopcnt[4] # !YC1L51;


--ED1L19 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~305 at LC3_11_J3
--operation mode is normal

ED1L19 = (!ED1_TC_RX_TIME & (N02L8 # N12L9 # !ED1_RXSHR8)) & CASCADE(ED1L17);


--VC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|_~14 at LC9_10_D3
--operation mode is normal

VC1L1 = NC1L71Q & (VC1_b_full $ (VC1_b_non_empty & NC1L61Q)) # !NC1L71Q & (!NC1L61Q # !VC1_b_non_empty);


--NB3_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC6_7_D3
--operation mode is normal

NB3_dffs[3]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[3] # !ED1_ID_LOAD & NB3_dffs[4];
NB3_dffs[3] = DFFE(NB3_dffs[3]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--YB2_SRG[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[7] at LC9_4_M3
--operation mode is normal

YB2_SRG[7]_lut_out = ED1_STF # YC1_crc32_en & YB2_i9 # !YC1_crc32_en & YB2_SRG[7];
YB2_SRG[7] = DFFE(YB2_SRG[7]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_SRG[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[31] at LC5_3_M3
--operation mode is normal

YB2_SRG[31]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[30] # !YC1_crc32_en & YB2_SRG[31];
YB2_SRG[31] = DFFE(YB2_SRG[31]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_i10 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i10 at LC9_9_M3
--operation mode is normal

YB2_i10 = YB2_SRG[31] $ YB2_SRG[7];


--YC1_crc32_en is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32_en at LC7_14_K3
--operation mode is normal

YC1_crc32_en_lut_out = !ED1_STF & (YC1L35Q # YC1L45Q);
YC1_crc32_en = DFFE(YC1_crc32_en_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YC1_crc32_data is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32_data at LC3_15_K3
--operation mode is normal

YC1_crc32_data_lut_out = YC1_srg[7] & (ED1_STF # !YC1L45Q);
YC1_crc32_data = DFFE(YC1_crc32_data_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_i4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i4 at LC10_9_M3
--operation mode is normal

YB2_i4 = YB2_SRG[31] $ YC1_crc32_data;


--YB2_SRG[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[23] at LC10_4_M3
--operation mode is normal

YB2_SRG[23]_lut_out = ED1_STF # YC1_crc32_en & YB2_i16 # !YC1_crc32_en & YB2_SRG[23];
YB2_SRG[23] = DFFE(YB2_SRG[23]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_SRG[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[15] at LC8_3_M3
--operation mode is normal

YB2_SRG[15]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[14] # !YC1_crc32_en & YB2_SRG[15];
YB2_SRG[15] = DFFE(YB2_SRG[15]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_i14 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i14 at LC3_12_M3
--operation mode is normal

YB2_i14 = YB2_SRG[31] $ YB2_SRG[15];


--NB2_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC4_1_E3
--operation mode is normal

NB2_dffs[1]_lut_out = NB2_dffs[2] & (N33_sload_path[1] # !T1L91Q) # !NB2_dffs[2] & T1L91Q & N33_sload_path[1];
NB2_dffs[1] = DFFE(NB2_dffs[1]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--T1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|tx_time_lat~reg at LC9_5_L3
--operation mode is normal

T1L91Q_lut_out = T1L6;
T1L91Q = DFFE(T1L91Q_lut_out, GLOBAL(JE1_outclock0), !Q1L25, , );


--S1_inst36 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst36 at LC3_8_E3
--operation mode is normal

S1_inst36 = T1L91Q # ED1_TXSHR8;


--NB5_dffs[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC2_1_E3
--operation mode is normal

NB5_dffs[1]_lut_out = NB5_dffs[2] & (N33_sload_path[1] # !NC1L9Q) # !NB5_dffs[2] & NC1L9Q & N33_sload_path[1];
NB5_dffs[1] = DFFE(NB5_dffs[1]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--S1_inst38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|inst38 at LC3_13_E3
--operation mode is normal

S1_inst38 = ED1_RXSHR8 # NC1L9Q;


--YB2_SRG[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[9] at LC5_10_M3
--operation mode is normal

YB2_SRG[9]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[8] # !YC1_crc32_en & YB2_SRG[9];
YB2_SRG[9] = DFFE(YB2_SRG[9]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_SRG[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[1] at LC6_10_M3
--operation mode is normal

YB2_SRG[1]_lut_out = ED1_STF # YC1_crc32_en & YB2_i5 # !YC1_crc32_en & YB2_SRG[1];
YB2_SRG[1] = DFFE(YB2_SRG[1]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--GC23L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|$00012~0 at LC5_9_M3
--operation mode is normal

GC23L1 = ED1L87Q # ED1L27Q & YB2_SRG[9] # !ED1L27Q & YB2_SRG[1];


--YB2_SRG[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[25] at LC3_10_M3
--operation mode is normal

YB2_SRG[25]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[24] # !YC1_crc32_en & YB2_SRG[25];
YB2_SRG[25] = DFFE(YB2_SRG[25]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_SRG[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[17] at LC8_10_M3
--operation mode is normal

YB2_SRG[17]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[16] # !YC1_crc32_en & YB2_SRG[17];
YB2_SRG[17] = DFFE(YB2_SRG[17]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--GC23L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|result_node~26 at LC6_9_M3
--operation mode is normal

GC23L2 = (ED1L27Q & YB2_SRG[25] # !ED1L27Q & YB2_SRG[17] # !ED1L87Q) & CASCADE(GC23L1);


--GC13L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|$00012~0 at LC3_4_M3
--operation mode is normal

GC13L1 = ED1L87Q # ED1L27Q & TE1_portadataout[9] # !ED1L27Q & TE1_portadataout[1];


--GC13L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|result_node~26 at LC4_4_M3
--operation mode is normal

GC13L2 = (ED1L27Q & TE1_portadataout[25] # !ED1L27Q & TE1_portadataout[17] # !ED1L87Q) & CASCADE(GC13L1);


--GC43L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|$00012~0 at LC9_2_E3
--operation mode is normal

GC43L1 = ED1L87Q # !ED1L27Q;


--GC43L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|result_node~28 at LC10_2_E3
--operation mode is normal

GC43L2 = (ED1L27Q & NB2_dffs[1] # !ED1L27Q & NB5_dffs[1] # !ED1L87Q) & CASCADE(GC43L1);


--NB2_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC4_4_E3
--operation mode is normal

NB2_dffs[3]_lut_out = T1L91Q & N33_sload_path[3] # !T1L91Q & NB2_dffs[4];
NB2_dffs[3] = DFFE(NB2_dffs[3]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC5_5_E3
--operation mode is normal

NB5_dffs[3]_lut_out = NC1L9Q & N33_sload_path[3] # !NC1L9Q & NB5_dffs[4];
NB5_dffs[3] = DFFE(NB5_dffs[3]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--WC1_q[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[3] at EC5_1_D3
WC1_q[3]_data_in = COM_AD_D[5];
WC1_q[3]_write_enable = UC1_valid_wreq;
WC1_q[3]_clock_0 = GLOBAL(JE1_outclock0);
WC1_q[3]_clock_1 = GLOBAL(JE1_outclock0);
WC1_q[3]_clear_0 = !NC1L41Q;
WC1_q[3]_clock_enable_1 = UC1_valid_rreq;
WC1_q[3]_write_address = WR_ADDR(N41_sload_path[0], N41_sload_path[1], N41_sload_path[2], N41_sload_path[3], N41_sload_path[4], N41_sload_path[5], N41_sload_path[5]);
WC1_q[3]_read_address = RD_ADDR(WC1L231, N31_sload_path[0], N31_sload_path[1], N31_sload_path[2], N31_sload_path[3], N31_sload_path[4], N31_sload_path[4]);
WC1_q[3] = MEMORY_SEGMENT(WC1_q[3]_data_in, WC1_q[3]_write_enable, WC1_q[3]_clock_0, WC1_q[3]_clock_1, WC1_q[3]_clear_0, , , WC1_q[3]_clock_enable_1, VCC, WC1_q[3]_write_address, WC1_q[3]_read_address);


--GC45L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|$00012~0 at LC8_7_D3
--operation mode is normal

GC45L1 = ED1L87Q # !ED1L27Q & WC1_q[3];


--GC45L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|result_node~18 at LC9_7_D3
--operation mode is normal

GC45L2 = (!ED1L27Q & NB3_dffs[3] # !ED1L87Q) & CASCADE(GC45L1);


--GC35L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|$00012~0 at LC9_16_M3
--operation mode is normal

GC35L1 = ED1L29Q # ED1L68Q & GC05L2 # !ED1L68Q & GC94L2;


--GC35L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|result_node~29 at LC10_16_M3
--operation mode is normal

GC35L2 = (ED1L68Q & GC25L2 # !ED1L68Q & GC15L2 # !ED1L29Q) & CASCADE(GC35L1);


--YC1L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~832 at LC8_5_E3
--operation mode is normal

YC1L81 = GC27L2 & (ED1L59Q # GC17L2) # !GC27L2 & !ED1L59Q & GC17L2;


--NB4_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC5_12_L3
--operation mode is normal

NB4_dffs[7]_lut_out = NB4_dffs[8] & (YC1L91 # !KD1L6Q) # !NB4_dffs[8] & KD1L6Q & YC1L91;
NB4_dffs[7] = DFFE(NB4_dffs[7]_lut_out, GLOBAL(JE1_outclock0), KD1L01Q, , KD1L5Q);


--B1L42 is calibration_sources:inst_calibration_sources|i54~452 at LC1_3_G1
--operation mode is normal

B1L42 = B1L73 & B1L93 & B1L83 & B1L63;

--B1L44 is calibration_sources:inst_calibration_sources|i54~505 at LC1_3_G1
--operation mode is normal

B1L44 = B1L73 & B1L93 & B1L83 & B1L63;


--B1L53 is calibration_sources:inst_calibration_sources|i54~496 at LC2_3_G1
--operation mode is normal

B1L53 = (B1L04 & B1L34 & B1L14 & B1L24) & CASCADE(B1L44);


--B1L52 is calibration_sources:inst_calibration_sources|i54~454 at LC5_3_G1
--operation mode is normal

B1L52 = B1L04 & B1L14;


--B1L62 is calibration_sources:inst_calibration_sources|i54~455 at LC10_3_G1
--operation mode is normal

B1L62 = B1L34 & B1L24;


--B1L38 is calibration_sources:inst_calibration_sources|i~477 at LC5_2_G1
--operation mode is normal

B1L38 = !J1_CS_ctrl_local.CS_mode[2] & J1_CS_ctrl_local.CS_mode[1] & !J1_CS_ctrl_local.CS_mode[0];


--Z1_ina[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[9] at LC7_12_N2
--operation mode is normal

Z1_ina[9]_lut_out = RB21_points[0][9];
Z1_ina[9] = DFFE(Z1_ina[9]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_inb[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[8] at LC7_10_J4
--operation mode is normal

Z1_inb[8]_lut_out = Z1_ina[8];
Z1_inb[8] = DFFE(Z1_inb[8]_lut_out, GLOBAL(JE1_outclock0), , , );


--WB1L91Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|maxen~reg at LC5_7_C4
--operation mode is normal

WB1L91Q_lut_out = WB1L92 & WB1L41 & (!WB1L1 # !WB1L22Q);
WB1L91Q = DFFE(WB1L91Q_lut_out, GLOBAL(JE1_outclock0), !Q1L72, , );


--Z1_max_val[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[8] at LC3_12_K4
--operation mode is normal

Z1_max_val[8]_lut_out = Z1_ina[8];
Z1_max_val[8] = DFFE(Z1_max_val[8]_lut_out, GLOBAL(JE1_outclock0), , , !WB1L91Q);


--DB1_srg[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[3] at LC4_10_H4
--operation mode is normal

DB1_srg[3]_lut_out = DB1L32 # DB1L24Q & NB1_dffs[3];
DB1_srg[3] = DFFE(DB1_srg[3]_lut_out, GLOBAL(JE1_outclock0), , , DB1L82);


--DB1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~720 at LC7_1_H4
--operation mode is normal

DB1L22 = DB1_srg[3] & (DB1L34Q # !DB1L14Q & DB1_srg[4]) # !DB1_srg[3] & !DB1L14Q & DB1_srg[4];


--G1L101 is rate_meters:inst_rate_meters|i690~249 at LC4_8_Y1
--operation mode is normal

G1L101 = (!VD1_discMPE_latch & !VD1_discMPE_pulse # !G1L021) & CASCADE(G1L411);


--G1L611 is rate_meters:inst_rate_meters|i720~8 at LC2_6_Q1
--operation mode is normal

G1L611 = !J1_RM_ctrl_local.rm_sn_enable[1] & J1_RM_ctrl_local.rm_sn_enable[0];


--G1L201 is rate_meters:inst_rate_meters|i690~250 at LC3_6_Q1
--operation mode is normal

G1L201 = (!VD1_discSPE_latch & !VD1_discSPE_pulse # !G1L021) & CASCADE(G1L611);


--HB1_inst10[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[5] at LC8_4_D3
--operation mode is normal

HB1_inst10[5]_lut_out = COM_AD_D[7];
HB1_inst10[5] = DFFE(HB1_inst10[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--NB3_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC4_7_D3
--operation mode is normal

NB3_dffs[4]_lut_out = NB3_dffs[5] & (J1_COMM_ctrl_local.id[4] # !ED1_ID_LOAD) # !NB3_dffs[5] & ED1_ID_LOAD & J1_COMM_ctrl_local.id[4];
NB3_dffs[4] = DFFE(NB3_dffs[4]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--YB2_SRG[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[6] at LC5_2_M3
--operation mode is normal

YB2_SRG[6]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[5] # !YC1_crc32_en & YB2_SRG[6];
YB2_SRG[6] = DFFE(YB2_SRG[6]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_i9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i9 at LC7_3_M3
--operation mode is normal

YB2_i9 = YB2_SRG[6] $ YB2_SRG[31];


--YB2_SRG[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[30] at LC7_2_M3
--operation mode is normal

YB2_SRG[30]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[29] # !YC1_crc32_en & YB2_SRG[30];
YB2_SRG[30] = DFFE(YB2_SRG[30]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YC1_srg[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[7] at LC9_16_K3
--operation mode is normal

YC1_srg[7]_lut_out = YC1L02 # YC1L25Q & YC1L12;
YC1_srg[7] = DFFE(YC1_srg[7]_lut_out, GLOBAL(JE1_outclock0), , , YC1L05);


--YB2_SRG[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[22] at LC9_3_M3
--operation mode is normal

YB2_SRG[22]_lut_out = ED1_STF # YC1_crc32_en & YB2_i15 # !YC1_crc32_en & YB2_SRG[22];
YB2_SRG[22] = DFFE(YB2_SRG[22]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_i16 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i16 at LC6_3_M3
--operation mode is normal

YB2_i16 = YB2_SRG[22] $ YB2_SRG[31];


--YB2_SRG[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[14] at LC2_2_M3
--operation mode is normal

YB2_SRG[14]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[13] # !YC1_crc32_en & YB2_SRG[14];
YB2_SRG[14] = DFFE(YB2_SRG[14]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_i5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i5 at LC1_9_M3
--operation mode is normal

YB2_i5 = YB2_SRG[31] $ YB2_SRG[0];


--YB2_SRG[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[10] at LC7_13_M3
--operation mode is normal

YB2_SRG[10]_lut_out = ED1_STF # YC1_crc32_en & YB2_i11 # !YC1_crc32_en & YB2_SRG[10];
YB2_SRG[10] = DFFE(YB2_SRG[10]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_SRG[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[2] at LC2_9_M3
--operation mode is normal

YB2_SRG[2]_lut_out = ED1_STF # YC1_crc32_en & YB2_i6 # !YC1_crc32_en & YB2_SRG[2];
YB2_SRG[2] = DFFE(YB2_SRG[2]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--GC14L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|$00012~0 at LC3_8_M3
--operation mode is normal

GC14L1 = ED1L87Q # ED1L27Q & YB2_SRG[10] # !ED1L27Q & YB2_SRG[2];


--YB2_SRG[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[26] at LC6_13_M3
--operation mode is normal

YB2_SRG[26]_lut_out = ED1_STF # YC1_crc32_en & YB2_i17 # !YC1_crc32_en & YB2_SRG[26];
YB2_SRG[26] = DFFE(YB2_SRG[26]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_SRG[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[18] at LC10_10_M3
--operation mode is normal

YB2_SRG[18]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[17] # !YC1_crc32_en & YB2_SRG[18];
YB2_SRG[18] = DFFE(YB2_SRG[18]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--GC14L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|result_node~26 at LC4_8_M3
--operation mode is normal

GC14L2 = (ED1L27Q & YB2_SRG[26] # !ED1L27Q & YB2_SRG[18] # !ED1L87Q) & CASCADE(GC14L1);


--GC04L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|$00012~0 at LC8_1_E3
--operation mode is normal

GC04L1 = ED1L87Q # ED1L27Q & TE1_portadataout[10] # !ED1L27Q & TE1_portadataout[2];


--GC04L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|result_node~26 at LC9_1_E3
--operation mode is normal

GC04L2 = (ED1L27Q & TE1_portadataout[26] # !ED1L27Q & TE1_portadataout[18] # !ED1L87Q) & CASCADE(GC04L1);


--NB2_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC3_3_E3
--operation mode is normal

NB2_dffs[4]_lut_out = T1L91Q & N33_sload_path[4] # !T1L91Q & NB2_dffs[5];
NB2_dffs[4] = DFFE(NB2_dffs[4]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC3_4_E3
--operation mode is normal

NB5_dffs[4]_lut_out = NB5_dffs[5] & (N33_sload_path[4] # !NC1L9Q) # !NB5_dffs[5] & NC1L9Q & N33_sload_path[4];
NB5_dffs[4] = DFFE(NB5_dffs[4]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--GC24L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|result_node~69 at LC2_10_B3
--operation mode is normal

GC24L2 = (ED1L27Q & GC33L2 # !ED1L27Q & !N51_pre_out[2] # !ED1L87Q) & CASCADE(GC24L1);


--WC1_q[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[4] at EC3_1_D3
WC1_q[4]_data_in = COM_AD_D[6];
WC1_q[4]_write_enable = UC1_valid_wreq;
WC1_q[4]_clock_0 = GLOBAL(JE1_outclock0);
WC1_q[4]_clock_1 = GLOBAL(JE1_outclock0);
WC1_q[4]_clear_0 = !NC1L41Q;
WC1_q[4]_clock_enable_1 = UC1_valid_rreq;
WC1_q[4]_write_address = WR_ADDR(N41_sload_path[0], N41_sload_path[1], N41_sload_path[2], N41_sload_path[3], N41_sload_path[4], N41_sload_path[5], N41_sload_path[5]);
WC1_q[4]_read_address = RD_ADDR(WC1L231, N31_sload_path[0], N31_sload_path[1], N31_sload_path[2], N31_sload_path[3], N31_sload_path[4], N31_sload_path[4]);
WC1_q[4] = MEMORY_SEGMENT(WC1_q[4]_data_in, WC1_q[4]_write_enable, WC1_q[4]_clock_0, WC1_q[4]_clock_1, WC1_q[4]_clear_0, , , WC1_q[4]_clock_enable_1, VCC, WC1_q[4]_write_address, WC1_q[4]_read_address);


--GC36L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|$00012~0 at LC9_6_D3
--operation mode is normal

GC36L1 = ED1L87Q # !ED1L27Q & WC1_q[4];


--GC36L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|result_node~18 at LC10_6_D3
--operation mode is normal

GC36L2 = (!ED1L27Q & NB3_dffs[4] # !ED1L87Q) & CASCADE(GC36L1);


--GC26L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_6_M3
--operation mode is normal

GC26L1 = ED1L29Q # ED1L68Q & GC95L2 # !ED1L68Q & GC85L2;


--GC26L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|result_node~28 at LC2_6_M3
--operation mode is normal

GC26L2 = (ED1L68Q & GC16L2 # !ED1L68Q & GC06L2 # !ED1L29Q) & CASCADE(GC26L1);


--YC1L91 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~833 at LC9_8_D3
--operation mode is normal

YC1L91 = GC18L2 & (ED1L59Q # GC08L2) # !GC18L2 & !ED1L59Q & GC08L2;


--NB4_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC6_12_L3
--operation mode is normal

NB4_dffs[8]_lut_out = NB4_dffs[9] & (YC1L12 # !KD1L6Q) # !NB4_dffs[9] & KD1L6Q & YC1L12;
NB4_dffs[8] = DFFE(NB4_dffs[8]_lut_out, GLOBAL(JE1_outclock0), KD1L01Q, , KD1L5Q);


--RB21_points[0][9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][9] at LC2_12_N2
--operation mode is normal

RB21_points[0][9]_lut_out = (N8_sload_path[0] & LC33L7 # !N8_sload_path[0] & LC42L7 # !N8_sload_path[1]) & CASCADE(GC01L1);
RB21_points[0][9] = DFFE(RB21_points[0][9]_lut_out, !GLOBAL(JE1_outclock0), EB1_inst5, , );


--Z1_ina[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[8] at LC7_6_N2
--operation mode is normal

Z1_ina[8]_lut_out = RB21_points[0][8];
Z1_ina[8] = DFFE(Z1_ina[8]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_inb[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[7] at LC8_6_J4
--operation mode is normal

Z1_inb[7]_lut_out = Z1_ina[7];
Z1_inb[7] = DFFE(Z1_inb[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_max_val[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[7] at LC4_12_K4
--operation mode is normal

Z1_max_val[7]_lut_out = Z1_ina[7];
Z1_max_val[7] = DFFE(Z1_max_val[7]_lut_out, GLOBAL(JE1_outclock0), , , !WB1L91Q);


--DB1_srg[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[2] at LC6_10_H4
--operation mode is normal

DB1_srg[2]_lut_out = DB1L42 # DB1L24Q & NB1_dffs[2];
DB1_srg[2] = DFFE(DB1_srg[2]_lut_out, GLOBAL(JE1_outclock0), , , DB1L82);


--DB1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~721 at LC7_10_H4
--operation mode is normal

DB1L32 = DB1L14Q & DB1L34Q & DB1_srg[2] # !DB1L14Q & (DB1_srg[3] # DB1L34Q & DB1_srg[2]);


--HB1_inst10[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[4] at LC5_4_D3
--operation mode is normal

HB1_inst10[4]_lut_out = COM_AD_D[6];
HB1_inst10[4] = DFFE(HB1_inst10[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--NB3_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC9_9_L1
--operation mode is normal

NB3_dffs[5]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[5] # !ED1_ID_LOAD & NB3_dffs[6];
NB3_dffs[5] = DFFE(NB3_dffs[5]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--YB2_SRG[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[5] at LC2_3_M3
--operation mode is normal

YB2_SRG[5]_lut_out = ED1_STF # YC1_crc32_en & YB2_i8 # !YC1_crc32_en & YB2_SRG[5];
YB2_SRG[5] = DFFE(YB2_SRG[5]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_SRG[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[29] at LC6_2_M3
--operation mode is normal

YB2_SRG[29]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[28] # !YC1_crc32_en & YB2_SRG[29];
YB2_SRG[29] = DFFE(YB2_SRG[29]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YC1_srg[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[6] at LC7_16_K3
--operation mode is normal

YC1_srg[6]_lut_out = YC1L22 # YC1L25Q & YC1L91;
YC1_srg[6] = DFFE(YC1_srg[6]_lut_out, GLOBAL(JE1_outclock0), , , YC1L05);


--YC1L02 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~834 at LC5_16_K3
--operation mode is normal

YC1L02 = YC1L35Q & (YC1_srg[6] # !YC1L15Q & YC1_srg[7]) # !YC1L35Q & !YC1L15Q & YC1_srg[7];


--YC1L12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~835 at LC4_5_M3
--operation mode is normal

YC1L12 = GC09L2 & (ED1L59Q # GC98L2) # !GC09L2 & !ED1L59Q & GC98L2;


--YC1L05 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[7]~0 at LC6_15_K3
--operation mode is normal

YC1L05 = !Q1_CLR_BUF & !ED1_STF;


--YB2_SRG[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[21] at LC4_3_M3
--operation mode is normal

YB2_SRG[21]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[20] # !YC1_crc32_en & YB2_SRG[21];
YB2_SRG[21] = DFFE(YB2_SRG[21]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_i15 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i15 at LC10_3_M3
--operation mode is normal

YB2_i15 = YB2_SRG[21] $ YB2_SRG[31];


--YB2_SRG[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[13] at LC8_2_M3
--operation mode is normal

YB2_SRG[13]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[12] # !YC1_crc32_en & YB2_SRG[13];
YB2_SRG[13] = DFFE(YB2_SRG[13]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_i11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i11 at LC5_13_M3
--operation mode is normal

YB2_i11 = YB2_SRG[31] $ YB2_SRG[9];


--YB2_i6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i6 at LC3_9_M3
--operation mode is normal

YB2_i6 = YB2_SRG[31] $ YB2_SRG[1];


--YB2_i17 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i17 at LC3_13_M3
--operation mode is normal

YB2_i17 = YB2_SRG[31] $ YB2_SRG[25];


--NB2_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC8_3_E3
--operation mode is normal

NB2_dffs[5]_lut_out = NB2_dffs[6] & (N33_sload_path[5] # !T1L91Q) # !NB2_dffs[6] & T1L91Q & N33_sload_path[5];
NB2_dffs[5] = DFFE(NB2_dffs[5]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC9_5_E3
--operation mode is normal

NB5_dffs[5]_lut_out = NC1L9Q & N33_sload_path[5] # !NC1L9Q & NB5_dffs[6];
NB5_dffs[5] = DFFE(NB5_dffs[5]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--YB2_SRG[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[11] at LC8_6_M3
--operation mode is normal

YB2_SRG[11]_lut_out = ED1_STF # YC1_crc32_en & YB2_i12 # !YC1_crc32_en & YB2_SRG[11];
YB2_SRG[11] = DFFE(YB2_SRG[11]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_SRG[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[3] at LC10_8_M3
--operation mode is normal

YB2_SRG[3]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[2] # !YC1_crc32_en & YB2_SRG[3];
YB2_SRG[3] = DFFE(YB2_SRG[3]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--GC05L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|$00012~0 at LC7_7_M3
--operation mode is normal

GC05L1 = ED1L87Q # ED1L27Q & YB2_SRG[11] # !ED1L27Q & YB2_SRG[3];


--YB2_SRG[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[27] at LC3_7_M3
--operation mode is normal

YB2_SRG[27]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[26] # !YC1_crc32_en & YB2_SRG[27];
YB2_SRG[27] = DFFE(YB2_SRG[27]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_SRG[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[19] at LC9_8_M3
--operation mode is normal

YB2_SRG[19]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[18] # !YC1_crc32_en & YB2_SRG[19];
YB2_SRG[19] = DFFE(YB2_SRG[19]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--GC05L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|result_node~26 at LC8_7_M3
--operation mode is normal

GC05L2 = (ED1L27Q & YB2_SRG[27] # !ED1L27Q & YB2_SRG[19] # !ED1L87Q) & CASCADE(GC05L1);


--GC94L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|$00012~0 at LC7_16_M3
--operation mode is normal

GC94L1 = ED1L87Q # ED1L27Q & TE1_portadataout[11] # !ED1L27Q & TE1_portadataout[3];


--GC94L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|result_node~26 at LC8_16_M3
--operation mode is normal

GC94L2 = (ED1L27Q & TE1_portadataout[27] # !ED1L27Q & TE1_portadataout[19] # !ED1L87Q) & CASCADE(GC94L1);


--GC25L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|_~3 at LC3_2_E3
--operation mode is normal

GC25L1 = ED1L27Q # ED1L87Q;


--GC25L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|result_node~28 at LC4_2_E3
--operation mode is normal

GC25L2 = (ED1L27Q & NB2_dffs[3] # !ED1L27Q & NB5_dffs[3] # !ED1L87Q) & CASCADE(GC25L1);


--GC15L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|$00012~0 at LC6_10_B3
--operation mode is normal

GC15L1 = ED1L87Q # !ED1L27Q & Q1_SND_ID;


--GC15L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|result_node~99 at LC7_10_B3
--operation mode is normal

GC15L2 = (ED1L27Q & !Q1L63 # !ED1L27Q & !N51_pre_out[3] # !ED1L87Q) & CASCADE(GC15L1);


--WC1_q[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[5] at EC13_1_D3
WC1_q[5]_data_in = COM_AD_D[7];
WC1_q[5]_write_enable = UC1_valid_wreq;
WC1_q[5]_clock_0 = GLOBAL(JE1_outclock0);
WC1_q[5]_clock_1 = GLOBAL(JE1_outclock0);
WC1_q[5]_clear_0 = !NC1L41Q;
WC1_q[5]_clock_enable_1 = UC1_valid_rreq;
WC1_q[5]_write_address = WR_ADDR(N41_sload_path[0], N41_sload_path[1], N41_sload_path[2], N41_sload_path[3], N41_sload_path[4], N41_sload_path[5], N41_sload_path[5]);
WC1_q[5]_read_address = RD_ADDR(WC1L231, N31_sload_path[0], N31_sload_path[1], N31_sload_path[2], N31_sload_path[3], N31_sload_path[4], N31_sload_path[4]);
WC1_q[5] = MEMORY_SEGMENT(WC1_q[5]_data_in, WC1_q[5]_write_enable, WC1_q[5]_clock_0, WC1_q[5]_clock_1, WC1_q[5]_clear_0, , , WC1_q[5]_clock_enable_1, VCC, WC1_q[5]_write_address, WC1_q[5]_read_address);


--GC27L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|$00012~0 at LC1_7_D3
--operation mode is normal

GC27L1 = ED1L87Q # !ED1L27Q & WC1_q[5];


--GC27L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|result_node~18 at LC2_7_D3
--operation mode is normal

GC27L2 = (!ED1L27Q & NB3_dffs[5] # !ED1L87Q) & CASCADE(GC27L1);


--GC17L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|$00012~0 at LC3_5_E3
--operation mode is normal

GC17L1 = ED1L29Q # ED1L68Q & GC86L2 # !ED1L68Q & GC76L2;


--GC17L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|result_node~28 at LC4_5_E3
--operation mode is normal

GC17L2 = (ED1L68Q & GC07L2 # !ED1L68Q & GC96L2 # !ED1L29Q) & CASCADE(GC17L1);


--NB4_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC7_13_L3
--operation mode is normal

NB4_dffs[9]_lut_out = !ED1L93Q # !KD1L6Q;
NB4_dffs[9] = DFFE(NB4_dffs[9]_lut_out, GLOBAL(JE1_outclock0), KD1L01Q, , KD1L5Q);


--B1L72 is calibration_sources:inst_calibration_sources|i54~480 at LC3_7_J1
--operation mode is normal

B1L72 = J1_CS_ctrl_local.CS_time[13] & N33_sload_path[13] & (J1_CS_ctrl_local.CS_time[15] $ !N33_sload_path[15]) # !J1_CS_ctrl_local.CS_time[13] & !N33_sload_path[13] & (J1_CS_ctrl_local.CS_time[15] $ !N33_sload_path[15]);


--B1L63 is calibration_sources:inst_calibration_sources|i54~497 at LC4_7_J1
--operation mode is normal

B1L63 = (N33_sload_path[2] & J1_CS_ctrl_local.CS_time[2] & (N33_sload_path[23] $ !J1_CS_ctrl_local.CS_time[23]) # !N33_sload_path[2] & !J1_CS_ctrl_local.CS_time[2] & (N33_sload_path[23] $ !J1_CS_ctrl_local.CS_time[23])) & CASCADE(B1L72);


--B1L82 is calibration_sources:inst_calibration_sources|i54~482 at LC3_4_C1
--operation mode is normal

B1L82 = N33_sload_path[28] & J1_CS_ctrl_local.CS_time[28] & (N33_sload_path[31] $ !J1_CS_ctrl_local.CS_time[31]) # !N33_sload_path[28] & !J1_CS_ctrl_local.CS_time[28] & (N33_sload_path[31] $ !J1_CS_ctrl_local.CS_time[31]);


--B1L73 is calibration_sources:inst_calibration_sources|i54~498 at LC4_4_C1
--operation mode is normal

B1L73 = (N33_sload_path[6] & J1_CS_ctrl_local.CS_time[6] & (N33_sload_path[21] $ !J1_CS_ctrl_local.CS_time[21]) # !N33_sload_path[6] & !J1_CS_ctrl_local.CS_time[6] & (N33_sload_path[21] $ !J1_CS_ctrl_local.CS_time[21])) & CASCADE(B1L82);


--B1L92 is calibration_sources:inst_calibration_sources|i54~484 at LC6_12_G1
--operation mode is normal

B1L92 = N33_sload_path[1] & J1_CS_ctrl_local.CS_time[1] & (N33_sload_path[24] $ !J1_CS_ctrl_local.CS_time[24]) # !N33_sload_path[1] & !J1_CS_ctrl_local.CS_time[1] & (N33_sload_path[24] $ !J1_CS_ctrl_local.CS_time[24]);


--B1L83 is calibration_sources:inst_calibration_sources|i54~499 at LC7_12_G1
--operation mode is normal

B1L83 = (N33_sload_path[16] & J1_CS_ctrl_local.CS_time[16] & (J1_CS_ctrl_local.CS_time[25] $ !N33_sload_path[25]) # !N33_sload_path[16] & !J1_CS_ctrl_local.CS_time[16] & (J1_CS_ctrl_local.CS_time[25] $ !N33_sload_path[25])) & CASCADE(B1L92);


--B1L03 is calibration_sources:inst_calibration_sources|i54~486 at LC5_12_J1
--operation mode is normal

B1L03 = N33_sload_path[7] & J1_CS_ctrl_local.CS_time[7] & (N33_sload_path[8] $ !J1_CS_ctrl_local.CS_time[8]) # !N33_sload_path[7] & !J1_CS_ctrl_local.CS_time[7] & (N33_sload_path[8] $ !J1_CS_ctrl_local.CS_time[8]);


--B1L93 is calibration_sources:inst_calibration_sources|i54~500 at LC6_12_J1
--operation mode is normal

B1L93 = (N33_sload_path[14] & J1_CS_ctrl_local.CS_time[14] & (J1_CS_ctrl_local.CS_time[12] $ !N33_sload_path[12]) # !N33_sload_path[14] & !J1_CS_ctrl_local.CS_time[14] & (J1_CS_ctrl_local.CS_time[12] $ !N33_sload_path[12])) & CASCADE(B1L03);


--B1L13 is calibration_sources:inst_calibration_sources|i54~488 at LC7_2_F1
--operation mode is normal

B1L13 = J1_CS_ctrl_local.CS_time[29] & N33_sload_path[29] & (J1_CS_ctrl_local.CS_time[0] $ !N33_sload_path[0]) # !J1_CS_ctrl_local.CS_time[29] & !N33_sload_path[29] & (J1_CS_ctrl_local.CS_time[0] $ !N33_sload_path[0]);


--B1L04 is calibration_sources:inst_calibration_sources|i54~501 at LC8_2_F1
--operation mode is normal

B1L04 = (J1_CS_ctrl_local.CS_time[3] & N33_sload_path[3] & (N33_sload_path[4] $ !J1_CS_ctrl_local.CS_time[4]) # !J1_CS_ctrl_local.CS_time[3] & !N33_sload_path[3] & (N33_sload_path[4] $ !J1_CS_ctrl_local.CS_time[4])) & CASCADE(B1L13);


--B1L23 is calibration_sources:inst_calibration_sources|i54~490 at LC5_6_I1
--operation mode is normal

B1L23 = J1_CS_ctrl_local.CS_time[11] & N33_sload_path[11] & (N33_sload_path[19] $ !J1_CS_ctrl_local.CS_time[19]) # !J1_CS_ctrl_local.CS_time[11] & !N33_sload_path[11] & (N33_sload_path[19] $ !J1_CS_ctrl_local.CS_time[19]);


--B1L14 is calibration_sources:inst_calibration_sources|i54~502 at LC6_6_I1
--operation mode is normal

B1L14 = (N33_sload_path[30] & J1_CS_ctrl_local.CS_time[30] & (J1_CS_ctrl_local.CS_time[17] $ !N33_sload_path[17]) # !N33_sload_path[30] & !J1_CS_ctrl_local.CS_time[30] & (J1_CS_ctrl_local.CS_time[17] $ !N33_sload_path[17])) & CASCADE(B1L23);


--B1L33 is calibration_sources:inst_calibration_sources|i54~492 at LC6_3_G1
--operation mode is normal

B1L33 = J1_CS_ctrl_local.CS_time[5] & N33_sload_path[5] & (N33_sload_path[22] $ !J1_CS_ctrl_local.CS_time[22]) # !J1_CS_ctrl_local.CS_time[5] & !N33_sload_path[5] & (N33_sload_path[22] $ !J1_CS_ctrl_local.CS_time[22]);


--B1L24 is calibration_sources:inst_calibration_sources|i54~503 at LC7_3_G1
--operation mode is normal

B1L24 = (J1_CS_ctrl_local.CS_time[18] & N33_sload_path[18] & (J1_CS_ctrl_local.CS_time[26] $ !N33_sload_path[26]) # !J1_CS_ctrl_local.CS_time[18] & !N33_sload_path[18] & (J1_CS_ctrl_local.CS_time[26] $ !N33_sload_path[26])) & CASCADE(B1L33);


--B1L43 is calibration_sources:inst_calibration_sources|i54~494 at LC8_6_G1
--operation mode is normal

B1L43 = N33_sload_path[10] & J1_CS_ctrl_local.CS_time[10] & (N33_sload_path[9] $ !J1_CS_ctrl_local.CS_time[9]) # !N33_sload_path[10] & !J1_CS_ctrl_local.CS_time[10] & (N33_sload_path[9] $ !J1_CS_ctrl_local.CS_time[9]);


--B1L34 is calibration_sources:inst_calibration_sources|i54~504 at LC9_6_G1
--operation mode is normal

B1L34 = (N33_sload_path[27] & J1_CS_ctrl_local.CS_time[27] & (N33_sload_path[20] $ !J1_CS_ctrl_local.CS_time[20]) # !N33_sload_path[27] & !J1_CS_ctrl_local.CS_time[27] & (N33_sload_path[20] $ !J1_CS_ctrl_local.CS_time[20])) & CASCADE(B1L43);


--EB1_inst5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst5 at LC2_13_N2
--operation mode is normal

EB1_inst5_lut_out = VCC;
EB1_inst5 = DFFE(EB1_inst5_lut_out, GLOBAL(N8L6), !Q1L72, , );


--RB21_points[0][8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][8] at LC4_6_N2
--operation mode is normal

RB21_points[0][8]_lut_out = (GC9L3 # !N8_sload_path[0] & (LC72_sout_node[3] $ LC42L5)) & CASCADE(GC9L1);
RB21_points[0][8] = DFFE(RB21_points[0][8]_lut_out, !GLOBAL(JE1_outclock0), EB1_inst5, , );


--Z1_ina[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[7] at LC10_14_N2
--operation mode is normal

Z1_ina[7]_lut_out = RB21_points[0][7];
Z1_ina[7] = DFFE(Z1_ina[7]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_inb[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[6] at LC7_6_J4
--operation mode is normal

Z1_inb[6]_lut_out = Z1_ina[6];
Z1_inb[6] = DFFE(Z1_inb[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_max_val[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[6] at LC9_12_K4
--operation mode is normal

Z1_max_val[6]_lut_out = Z1_ina[6];
Z1_max_val[6] = DFFE(Z1_max_val[6]_lut_out, GLOBAL(JE1_outclock0), , , !WB1L91Q);


--DB1_srg[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[1] at LC2_10_H4
--operation mode is normal

DB1_srg[1]_lut_out = DB1L52 # DB1L24Q & NB1_dffs[1];
DB1_srg[1] = DFFE(DB1_srg[1]_lut_out, GLOBAL(JE1_outclock0), , , DB1L82);


--DB1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~722 at LC5_10_H4
--operation mode is normal

DB1L42 = DB1L14Q & DB1_srg[1] & DB1L34Q # !DB1L14Q & (DB1_srg[2] # DB1_srg[1] & DB1L34Q);


--HB1_inst10[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[3] at LC9_4_D3
--operation mode is normal

HB1_inst10[3]_lut_out = COM_AD_D[5];
HB1_inst10[3] = DFFE(HB1_inst10[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--NB3_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC6_8_L1
--operation mode is normal

NB3_dffs[6]_lut_out = J1_COMM_ctrl_local.id[6] & (ED1_ID_LOAD # NB3_dffs[7]) # !J1_COMM_ctrl_local.id[6] & !ED1_ID_LOAD & NB3_dffs[7];
NB3_dffs[6] = DFFE(NB3_dffs[6]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--YB2_SRG[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[4] at LC6_6_M3
--operation mode is normal

YB2_SRG[4]_lut_out = ED1_STF # YC1_crc32_en & YB2_i7 # !YC1_crc32_en & YB2_SRG[4];
YB2_SRG[4] = DFFE(YB2_SRG[4]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_i8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i8 at LC3_3_M3
--operation mode is normal

YB2_i8 = YB2_SRG[4] $ YB2_SRG[31];


--YB2_SRG[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[28] at LC10_6_M3
--operation mode is normal

YB2_SRG[28]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[27] # !YC1_crc32_en & YB2_SRG[28];
YB2_SRG[28] = DFFE(YB2_SRG[28]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YC1_srg[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[5] at LC3_16_K3
--operation mode is normal

YC1_srg[5]_lut_out = YC1L32 # YC1L25Q & YC1L81;
YC1_srg[5] = DFFE(YC1_srg[5]_lut_out, GLOBAL(JE1_outclock0), , , YC1L05);


--YC1L22 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~837 at LC6_16_K3
--operation mode is normal

YC1L22 = YC1L35Q & (YC1_srg[5] # YC1_srg[6] & !YC1L15Q) # !YC1L35Q & YC1_srg[6] & !YC1L15Q;


--YB2_SRG[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[20] at LC5_8_M3
--operation mode is normal

YB2_SRG[20]_lut_out = ED1_STF # YC1_crc32_en & YB2_SRG[19] # !YC1_crc32_en & YB2_SRG[20];
YB2_SRG[20] = DFFE(YB2_SRG[20]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--YB2_SRG[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[12] at LC9_6_M3
--operation mode is normal

YB2_SRG[12]_lut_out = ED1_STF # YC1_crc32_en & YB2_i13 # !YC1_crc32_en & YB2_SRG[12];
YB2_SRG[12] = DFFE(YB2_SRG[12]_lut_out, GLOBAL(JE1_outclock0), , , !Q1_CLR_BUF);


--NB2_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC10_5_E1
--operation mode is normal

NB2_dffs[6]_lut_out = NB2_dffs[7] & (N33_sload_path[6] # !T1L91Q) # !NB2_dffs[7] & T1L91Q & N33_sload_path[6];
NB2_dffs[6] = DFFE(NB2_dffs[6]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC7_5_E1
--operation mode is normal

NB5_dffs[6]_lut_out = NB5_dffs[7] & (N33_sload_path[6] # !NC1L9Q) # !NB5_dffs[7] & NC1L9Q & N33_sload_path[6];
NB5_dffs[6] = DFFE(NB5_dffs[6]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--YB2_i12 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i12 at LC7_6_M3
--operation mode is normal

YB2_i12 = YB2_SRG[31] $ YB2_SRG[10];


--GC95L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|$00012~0 at LC1_7_M3
--operation mode is normal

GC95L1 = ED1L87Q # ED1L27Q & YB2_SRG[12] # !ED1L27Q & YB2_SRG[4];


--GC95L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|result_node~26 at LC2_7_M3
--operation mode is normal

GC95L2 = (ED1L27Q & YB2_SRG[28] # !ED1L27Q & YB2_SRG[20] # !ED1L87Q) & CASCADE(GC95L1);


--GC85L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|$00012~0 at LC3_6_M3
--operation mode is normal

GC85L1 = ED1L87Q # ED1L27Q & TE1_portadataout[12] # !ED1L27Q & TE1_portadataout[4];


--GC85L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|result_node~26 at LC4_6_M3
--operation mode is normal

GC85L2 = (ED1L27Q & TE1_portadataout[28] # !ED1L27Q & TE1_portadataout[20] # !ED1L87Q) & CASCADE(GC85L1);


--GC16L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|_~3 at LC1_4_E3
--operation mode is normal

GC16L1 = ED1L27Q # ED1L87Q;


--GC16L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|result_node~28 at LC2_4_E3
--operation mode is normal

GC16L2 = (ED1L27Q & NB2_dffs[4] # !ED1L27Q & NB5_dffs[4] # !ED1L87Q) & CASCADE(GC16L1);


--GC06L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|$00012~0 at LC4_7_M3
--operation mode is normal

GC06L1 = ED1L87Q # Q1_SND_TC_DAT & !ED1L27Q;


--GC06L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|result_node~18 at LC5_7_M3
--operation mode is normal

GC06L2 = (!N51_pre_out[4] & !ED1L27Q # !ED1L87Q) & CASCADE(GC06L1);


--WC1_q[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[6] at EC9_1_D3
WC1_q[6]_data_in = COM_AD_D[8];
WC1_q[6]_write_enable = UC1_valid_wreq;
WC1_q[6]_clock_0 = GLOBAL(JE1_outclock0);
WC1_q[6]_clock_1 = GLOBAL(JE1_outclock0);
WC1_q[6]_clear_0 = !NC1L41Q;
WC1_q[6]_clock_enable_1 = UC1_valid_rreq;
WC1_q[6]_write_address = WR_ADDR(N41_sload_path[0], N41_sload_path[1], N41_sload_path[2], N41_sload_path[3], N41_sload_path[4], N41_sload_path[5], N41_sload_path[5]);
WC1_q[6]_read_address = RD_ADDR(WC1L231, N31_sload_path[0], N31_sload_path[1], N31_sload_path[2], N31_sload_path[3], N31_sload_path[4], N31_sload_path[4]);
WC1_q[6] = MEMORY_SEGMENT(WC1_q[6]_data_in, WC1_q[6]_write_enable, WC1_q[6]_clock_0, WC1_q[6]_clock_1, WC1_q[6]_clear_0, , , WC1_q[6]_clock_enable_1, VCC, WC1_q[6]_write_address, WC1_q[6]_read_address);


--GC18L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|$00012~0 at LC6_8_D3
--operation mode is normal

GC18L1 = ED1L87Q # !ED1L27Q & WC1_q[6];


--GC18L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|result_node~18 at LC7_8_D3
--operation mode is normal

GC18L2 = (!ED1L27Q & NB3_dffs[6] # !ED1L87Q) & CASCADE(GC18L1);


--GC08L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|$00012~0 at LC6_3_E3
--operation mode is normal

GC08L1 = ED1L29Q # ED1L68Q & GC77L2 # !ED1L68Q & GC67L2;


--GC08L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|result_node~28 at LC7_3_E3
--operation mode is normal

GC08L2 = (ED1L68Q & GC97L2 # !ED1L68Q & GC87L2 # !ED1L29Q) & CASCADE(GC08L1);


--LC51L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC5_15_N2
--operation mode is normal

LC51L5 = LC21_sout_node[5] & LC81_sout_node[2] & LC81_sout_node[0] & LC81_sout_node[1];


--LC51L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC1_13_N2
--operation mode is normal

LC51L7 = LC81_sout_node[4] $ (LC81_sout_node[3] & LC51L5);


--LC6L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC9_11_N2
--operation mode is normal

LC6L5 = LC9_sout_node[0] & LC9_sout_node[2] & LC3_sout_node[5] & LC9_sout_node[1];


--LC6L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC6_11_N2
--operation mode is normal

LC6L7 = LC9_sout_node[4] $ (LC9_sout_node[3] & LC6L5);


--GC01L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00027|$00012~0 at LC1_12_N2
--operation mode is normal

GC01L1 = N8_sload_path[1] # N8_sload_path[0] & LC51L7 # !N8_sload_path[0] & LC6L7;


--LC33L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC3_13_N2
--operation mode is normal

LC33L5 = LC03_sout_node[5] & LC63_sout_node[2] & LC63_sout_node[0] & LC63_sout_node[1];


--LC33L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC4_13_N2
--operation mode is normal

LC33L7 = LC63_sout_node[4] $ (LC33L5 & LC63_sout_node[3]);


--LC42L5 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC1_8_N2
--operation mode is normal

LC42L5 = LC12_sout_node[5] & LC72_sout_node[1] & LC72_sout_node[2] & LC72_sout_node[0];


--LC42L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC3_8_N2
--operation mode is normal

LC42L7 = LC72_sout_node[4] $ (LC42L5 & LC72_sout_node[3]);


--RB21_points[0][7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][7] at LC2_14_N2
--operation mode is normal

RB21_points[0][7]_lut_out = (N8_sload_path[0] & LC33L4 # !N8_sload_path[0] & LC42L4 # !N8_sload_path[1]) & CASCADE(GC8L1);
RB21_points[0][7] = DFFE(RB21_points[0][7]_lut_out, !GLOBAL(JE1_outclock0), EB1_inst5, , );


--Z1_ina[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[6] at LC8_10_N2
--operation mode is normal

Z1_ina[6]_lut_out = RB21_points[0][6];
Z1_ina[6] = DFFE(Z1_ina[6]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_inb[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[5] at LC9_10_J4
--operation mode is normal

Z1_inb[5]_lut_out = Z1_ina[5];
Z1_inb[5] = DFFE(Z1_inb[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_max_val[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[5] at LC7_12_K4
--operation mode is normal

Z1_max_val[5]_lut_out = Z1_ina[5];
Z1_max_val[5] = DFFE(Z1_max_val[5]_lut_out, GLOBAL(JE1_outclock0), , , !WB1L91Q);


--DB1_srg[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|srg[0] at LC9_10_H4
--operation mode is normal

DB1_srg[0]_lut_out = DB1L24Q & (NB1_dffs[0] # !DB1L14Q & DB1_srg[0]) # !DB1L24Q & !DB1L14Q & DB1_srg[0];
DB1_srg[0] = DFFE(DB1_srg[0]_lut_out, GLOBAL(JE1_outclock0), , , DB1L82);


--DB1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_rx:inst20|i~723 at LC8_10_H4
--operation mode is normal

DB1L52 = DB1L14Q & DB1_srg[0] & DB1L34Q # !DB1L14Q & (DB1_srg[1] # DB1_srg[0] & DB1L34Q);


--HB1_inst10[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[2] at LC10_4_D3
--operation mode is normal

HB1_inst10[2]_lut_out = COM_AD_D[4];
HB1_inst10[2] = DFFE(HB1_inst10[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--NB3_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC7_9_L1
--operation mode is normal

NB3_dffs[7]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[7] # !ED1_ID_LOAD & NB3_dffs[8];
NB3_dffs[7] = DFFE(NB3_dffs[7]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--YB2_i7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i7 at LC10_7_M3
--operation mode is normal

YB2_i7 = YB2_SRG[31] $ YB2_SRG[3];


--YC1_srg[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[4] at LC8_8_K3
--operation mode is normal

YC1_srg[4]_lut_out = YC1L42 # YC1L25Q & YC1L71;
YC1_srg[4] = DFFE(YC1_srg[4]_lut_out, GLOBAL(JE1_outclock0), , , YC1L05);


--YC1L32 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~839 at LC10_16_K3
--operation mode is normal

YC1L32 = YC1L35Q & (YC1_srg[4] # !YC1L15Q & YC1_srg[5]) # !YC1L35Q & !YC1L15Q & YC1_srg[5];


--WC1_q[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7] at EC14_1_D3
WC1_q[7]_data_in = COM_AD_D[9];
WC1_q[7]_write_enable = UC1_valid_wreq;
WC1_q[7]_clock_0 = GLOBAL(JE1_outclock0);
WC1_q[7]_clock_1 = GLOBAL(JE1_outclock0);
WC1_q[7]_clear_0 = !NC1L41Q;
WC1_q[7]_clock_enable_1 = UC1_valid_rreq;
WC1_q[7]_write_address = WR_ADDR(N41_sload_path[0], N41_sload_path[1], N41_sload_path[2], N41_sload_path[3], N41_sload_path[4], N41_sload_path[5], N41_sload_path[5]);
WC1_q[7]_read_address = RD_ADDR(WC1L231, N31_sload_path[0], N31_sload_path[1], N31_sload_path[2], N31_sload_path[3], N31_sload_path[4], N31_sload_path[4]);
WC1_q[7] = MEMORY_SEGMENT(WC1_q[7]_data_in, WC1_q[7]_write_enable, WC1_q[7]_clock_0, WC1_q[7]_clock_1, WC1_q[7]_clear_0, , , WC1_q[7]_clock_enable_1, VCC, WC1_q[7]_write_address, WC1_q[7]_read_address);


--GC09L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|$00012~0 at LC2_5_M3
--operation mode is normal

GC09L1 = ED1L87Q # !ED1L27Q & WC1_q[7];


--GC09L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|result_node~18 at LC3_5_M3
--operation mode is normal

GC09L2 = (NB3_dffs[7] & !ED1L27Q # !ED1L87Q) & CASCADE(GC09L1);


--GC98L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|$00012~0 at LC9_5_M3
--operation mode is normal

GC98L1 = ED1L29Q # ED1L68Q & GC68L2 # !ED1L68Q & GC58L3;


--GC98L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|result_node~28 at LC10_5_M3
--operation mode is normal

GC98L2 = (ED1L68Q & GC88L1 # !ED1L68Q & GC78L2 # !ED1L29Q) & CASCADE(GC98L1);


--YB2_i13 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i13 at LC5_5_M3
--operation mode is normal

YB2_i13 = YB2_SRG[31] $ YB2_SRG[11];


--NB2_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC5_5_E1
--operation mode is normal

NB2_dffs[7]_lut_out = NB2_dffs[8] & (N33_sload_path[7] # !T1L91Q) # !NB2_dffs[8] & T1L91Q & N33_sload_path[7];
NB2_dffs[7] = DFFE(NB2_dffs[7]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC8_5_E1
--operation mode is normal

NB5_dffs[7]_lut_out = NB5_dffs[8] & (N33_sload_path[7] # !NC1L9Q) # !NB5_dffs[8] & NC1L9Q & N33_sload_path[7];
NB5_dffs[7] = DFFE(NB5_dffs[7]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--GC86L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|$00012~0 at LC3_2_M3
--operation mode is normal

GC86L1 = ED1L87Q # ED1L27Q & YB2_SRG[13] # !ED1L27Q & YB2_SRG[5];


--GC86L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|result_node~26 at LC4_2_M3
--operation mode is normal

GC86L2 = (ED1L27Q & YB2_SRG[29] # !ED1L27Q & YB2_SRG[21] # !ED1L87Q) & CASCADE(GC86L1);


--GC76L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|$00012~0 at LC6_5_E3
--operation mode is normal

GC76L1 = ED1L87Q # ED1L27Q & TE1_portadataout[13] # !ED1L27Q & TE1_portadataout[5];


--GC76L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|result_node~26 at LC7_5_E3
--operation mode is normal

GC76L2 = (ED1L27Q & TE1_portadataout[29] # !ED1L27Q & TE1_portadataout[21] # !ED1L87Q) & CASCADE(GC76L1);


--GC07L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|$00012~0 at LC1_6_E3
--operation mode is normal

GC07L1 = ED1L87Q # !ED1L27Q;


--GC07L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|result_node~28 at LC2_6_E3
--operation mode is normal

GC07L2 = (ED1L27Q & NB2_dffs[5] # !ED1L27Q & NB5_dffs[5] # !ED1L87Q) & CASCADE(GC07L1);


--GC96L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|$00012~0 at LC9_4_E3
--operation mode is normal

GC96L1 = ED1L87Q # ED1L27Q & Q1L43 # !ED1L27Q & Q1_SND_TC_DAT;


--GC96L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|result_node~18 at LC10_4_E3
--operation mode is normal

GC96L2 = (!ED1L27Q & !N51_pre_out[5] # !ED1L87Q) & CASCADE(GC96L1);


--LC51L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC3_16_N2
--operation mode is normal

LC51L2 = LC81_sout_node[0] & LC21_sout_node[5];


--LC51L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC10_16_N2
--operation mode is normal

LC51L6 = LC81_sout_node[2] & LC81_sout_node[3] & LC81_sout_node[1] & LC51L2;


--EB1_inst is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst at LC8_15_N2
--operation mode is normal

EB1_inst_lut_out = TB7_aeb_out;
EB1_inst = DFFE(EB1_inst_lut_out, !GLOBAL(JE1_outclock0), !UB3L1, , );


--EB1_inst8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst8 at LC2_16_N2
--operation mode is normal

EB1_inst8 = EB1_inst # Q1L82 & !Q1_DRREQ_WT & Q1L92;


--LC6L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC10_11_N2
--operation mode is normal

LC6L2 = LC9_sout_node[0] & LC3_sout_node[5];


--LC6L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC8_12_N2
--operation mode is normal

LC6L6 = LC6L2 & LC9_sout_node[3] & LC9_sout_node[1] & LC9_sout_node[2];


--EB1_inst4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst4 at LC1_10_N2
--operation mode is normal

EB1_inst4_lut_out = TB6_aeb_out;
EB1_inst4 = DFFE(EB1_inst4_lut_out, !GLOBAL(JE1_outclock0), !UB2L1, , );


--EB1_inst7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst7 at LC6_9_N2
--operation mode is normal

EB1_inst7 = EB1_inst4 # Q1L82 & Q1L92 & !Q1_DRREQ_WT;


--LC33L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC9_14_N2
--operation mode is normal

LC33L2 = LC63_sout_node[0] & LC03_sout_node[5];


--LC33L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC7_15_N2
--operation mode is normal

LC33L6 = LC33L2 & LC63_sout_node[2] & LC63_sout_node[1] & LC63_sout_node[3];


--EB1_inst2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst2 at LC10_15_N2
--operation mode is normal

EB1_inst2_lut_out = TB9_aeb_out;
EB1_inst2 = DFFE(EB1_inst2_lut_out, !GLOBAL(JE1_outclock0), !UB5L1, , );


--EB1_inst9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst9 at LC4_16_N2
--operation mode is normal

EB1_inst9 = EB1_inst2 # Q1L82 & !Q1_DRREQ_WT & Q1L92;


--LC42L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC9_9_N2
--operation mode is normal

LC42L2 = LC12_sout_node[5] & LC72_sout_node[0];


--LC42L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC7_9_N2
--operation mode is normal

LC42L6 = LC72_sout_node[3] & LC72_sout_node[1] & LC72_sout_node[2] & LC42L2;


--EB1_inst3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst3 at LC5_6_N2
--operation mode is normal

EB1_inst3_lut_out = TB8_aeb_out;
EB1_inst3 = DFFE(EB1_inst3_lut_out, !GLOBAL(JE1_outclock0), !UB4L1, , );


--EB1_inst6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|inst6 at LC8_9_N2
--operation mode is normal

EB1_inst6 = EB1_inst3 # Q1L82 & Q1L92 & !Q1_DRREQ_WT;


--GC9L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|_~4 at LC4_7_N2
--operation mode is normal

GC9L2 = N8_sload_path[1] # N8_sload_path[0] & (LC81_sout_node[3] $ LC51L5);


--GC9L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|$00012~0 at LC3_6_N2
--operation mode is normal

GC9L1 = GC9L2 # !N8_sload_path[0] & (LC9_sout_node[3] $ LC6L5);


--GC9L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|result_node~72 at LC8_6_N2
--operation mode is normal

GC9L3 = N8_sload_path[0] & (LC33L5 $ LC63_sout_node[3]) # !N8_sload_path[1];


--RB21_points[0][6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][6] at LC10_10_N2
--operation mode is normal

RB21_points[0][6]_lut_out = (N8_sload_path[0] & LC33L3 # !N8_sload_path[0] & LC42L3 # !N8_sload_path[1]) & CASCADE(GC7L1);
RB21_points[0][6] = DFFE(RB21_points[0][6]_lut_out, !GLOBAL(JE1_outclock0), EB1_inst5, , );


--Z1_ina[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[5] at LC8_2_N2
--operation mode is normal

Z1_ina[5]_lut_out = RB21_points[0][5];
Z1_ina[5] = DFFE(Z1_ina[5]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_inb[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[4] at LC5_10_J4
--operation mode is normal

Z1_inb[4]_lut_out = Z1_ina[4];
Z1_inb[4] = DFFE(Z1_inb[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_max_val[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[4] at LC2_12_K4
--operation mode is normal

Z1_max_val[4]_lut_out = Z1_ina[4];
Z1_max_val[4] = DFFE(Z1_max_val[4]_lut_out, GLOBAL(JE1_outclock0), , , !WB1L91Q);


--HB1_inst10[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[1] at LC6_2_D3
--operation mode is normal

HB1_inst10[1]_lut_out = COM_AD_D[3];
HB1_inst10[1] = DFFE(HB1_inst10[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--NB3_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC3_9_L1
--operation mode is normal

NB3_dffs[8]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[8] # !ED1_ID_LOAD & NB3_dffs[9];
NB3_dffs[8] = DFFE(NB3_dffs[8]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--YC1_srg[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[3] at LC6_8_K3
--operation mode is normal

YC1_srg[3]_lut_out = YC1L52 # YC1L25Q & YC1L61;
YC1_srg[3] = DFFE(YC1_srg[3]_lut_out, GLOBAL(JE1_outclock0), , , YC1L05);


--YC1L42 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~841 at LC2_8_K3
--operation mode is normal

YC1L42 = YC1L35Q & (YC1_srg[3] # !YC1L15Q & YC1_srg[4]) # !YC1L35Q & !YC1L15Q & YC1_srg[4];


--NB2_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC7_6_E1
--operation mode is normal

NB2_dffs[8]_lut_out = T1L91Q & N33_sload_path[8] # !T1L91Q & NB2_dffs[9];
NB2_dffs[8] = DFFE(NB2_dffs[8]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC1_6_E1
--operation mode is normal

NB5_dffs[8]_lut_out = NB5_dffs[9] & (N33_sload_path[8] # !NC1L9Q) # !NB5_dffs[9] & NC1L9Q & N33_sload_path[8];
NB5_dffs[8] = DFFE(NB5_dffs[8]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--GC77L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|$00012~0 at LC9_2_M3
--operation mode is normal

GC77L1 = ED1L87Q # ED1L27Q & YB2_SRG[14] # !ED1L27Q & YB2_SRG[6];


--GC77L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|result_node~26 at LC10_2_M3
--operation mode is normal

GC77L2 = (ED1L27Q & YB2_SRG[30] # !ED1L27Q & YB2_SRG[22] # !ED1L87Q) & CASCADE(GC77L1);


--GC67L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|$00012~0 at LC4_3_E3
--operation mode is normal

GC67L1 = ED1L87Q # ED1L27Q & TE1_portadataout[14] # !ED1L27Q & TE1_portadataout[6];


--GC67L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|result_node~26 at LC5_3_E3
--operation mode is normal

GC67L2 = (ED1L27Q & TE1_portadataout[30] # !ED1L27Q & TE1_portadataout[22] # !ED1L87Q) & CASCADE(GC67L1);


--GC97L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|$00012~0 at LC9_3_E3
--operation mode is normal

GC97L1 = ED1L87Q # !ED1L27Q;


--GC97L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|result_node~28 at LC10_3_E3
--operation mode is normal

GC97L2 = (ED1L27Q & NB2_dffs[6] # !ED1L27Q & NB5_dffs[6] # !ED1L87Q) & CASCADE(GC97L1);


--GC87L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|$00012~0 at LC6_4_E3
--operation mode is normal

GC87L1 = ED1L87Q # ED1L27Q & Q1L43 # !ED1L27Q & Q1_SND_TC_DAT;


--Z1L31Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_dn_rq~reg at LC4_10_J4
--operation mode is normal

Z1L31Q_lut_out = Z1L722 & (Z1_adcmax[4] # Z1_adcmax[5] # Z1L822);
Z1L31Q = DFFE(Z1L31Q_lut_out, GLOBAL(JE1_outclock0), , , Z1L21);


--GC87L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|result_node~32 at LC7_4_E3
--operation mode is normal

GC87L2 = (ED1L27Q & Z1L31Q # !ED1L27Q & !N51_pre_out[6] # !ED1L87Q) & CASCADE(GC87L1);


--UB3L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|last_node[0]~47 at LC6_1_N2
--operation mode is normal

UB3L1 = UB3_or_node[0][3] & (LC81_sout_node[4] & LC81_sout_node[3] & LC51L5 # !LC81_sout_node[4] & !LC81_sout_node[3] & !LC51L5);


--LC51L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC6_15_N2
--operation mode is normal

LC51L4 = LC81_sout_node[2] $ (LC21_sout_node[5] & LC81_sout_node[0] & LC81_sout_node[1]);


--LC51L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC9_15_N2
--operation mode is normal

LC51L3 = LC81_sout_node[1] $ (LC81_sout_node[0] & LC21_sout_node[5]);


--LC51L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC1_2_N2
--operation mode is normal

LC51L1 = LC21_sout_node[5] $ LC81_sout_node[0];


--UB2L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|last_node[0]~47 at LC6_10_N2
--operation mode is normal

UB2L1 = UB2_or_node[0][3] & (LC9_sout_node[4] & LC9_sout_node[3] & LC6L5 # !LC9_sout_node[4] & !LC9_sout_node[3] & !LC6L5);


--LC6L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC7_11_N2
--operation mode is normal

LC6L4 = LC9_sout_node[2] $ (LC9_sout_node[0] & LC3_sout_node[5] & LC9_sout_node[1]);


--LC6L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC8_11_N2
--operation mode is normal

LC6L3 = LC9_sout_node[1] $ (LC9_sout_node[0] & LC3_sout_node[5]);


--LC6L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC2_3_N2
--operation mode is normal

LC6L1 = LC3_sout_node[5] $ LC9_sout_node[0];


--UB5L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|last_node[0]~47 at LC9_13_N2
--operation mode is normal

UB5L1 = UB5_or_node[0][3] & (LC33L5 & LC63_sout_node[3] & LC63_sout_node[4] # !LC33L5 & !LC63_sout_node[3] & !LC63_sout_node[4]);


--LC33L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC3_14_N2
--operation mode is normal

LC33L4 = LC63_sout_node[2] $ (LC63_sout_node[0] & LC63_sout_node[1] & LC03_sout_node[5]);


--LC33L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC10_13_N2
--operation mode is normal

LC33L3 = LC63_sout_node[1] $ (LC63_sout_node[0] & LC03_sout_node[5]);


--LC33L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC1_3_N2
--operation mode is normal

LC33L1 = LC63_sout_node[0] $ LC03_sout_node[5];


--UB4L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|last_node[0]~47 at LC9_7_N2
--operation mode is normal

UB4L1 = UB4_or_node[0][3] & (LC72_sout_node[3] & LC72_sout_node[4] & LC42L5 # !LC72_sout_node[3] & !LC72_sout_node[4] & !LC42L5);


--LC42L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC2_8_N2
--operation mode is normal

LC42L4 = LC72_sout_node[2] $ (LC12_sout_node[5] & LC72_sout_node[1] & LC72_sout_node[0]);


--LC42L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC10_9_N2
--operation mode is normal

LC42L3 = LC72_sout_node[1] $ (LC12_sout_node[5] & LC72_sout_node[0]);


--LC42L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC4_8_N2
--operation mode is normal

LC42L1 = LC12_sout_node[5] $ LC72_sout_node[0];


--GC8L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00023|$00012~0 at LC1_14_N2
--operation mode is normal

GC8L1 = N8_sload_path[1] # N8_sload_path[0] & LC51L4 # !N8_sload_path[0] & LC6L4;


--RB21_points[0][5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][5] at LC10_2_N2
--operation mode is normal

RB21_points[0][5]_lut_out = (N8_sload_path[0] & LC33L1 # !N8_sload_path[0] & LC42L1 # !N8_sload_path[1]) & CASCADE(GC6L1);
RB21_points[0][5] = DFFE(RB21_points[0][5]_lut_out, !GLOBAL(JE1_outclock0), EB1_inst5, , );


--Z1_ina[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[4] at LC5_2_N2
--operation mode is normal

Z1_ina[4]_lut_out = RB21_points[0][4];
Z1_ina[4] = DFFE(Z1_ina[4]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_inb[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[3] at LC8_10_J4
--operation mode is normal

Z1_inb[3]_lut_out = Z1_ina[3];
Z1_inb[3] = DFFE(Z1_inb[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_max_val[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[3] at LC6_12_K4
--operation mode is normal

Z1_max_val[3]_lut_out = Z1_ina[3];
Z1_max_val[3] = DFFE(Z1_max_val[3]_lut_out, GLOBAL(JE1_outclock0), , , !WB1L91Q);


--HB1_inst10[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[0] at LC7_4_D3
--operation mode is normal

HB1_inst10[0]_lut_out = COM_AD_D[2];
HB1_inst10[0] = DFFE(HB1_inst10[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--NB3_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC8_8_L1
--operation mode is normal

NB3_dffs[9]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[9] # !ED1_ID_LOAD & NB3_dffs[10];
NB3_dffs[9] = DFFE(NB3_dffs[9]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--YC1_srg[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[2] at LC7_8_K3
--operation mode is normal

YC1_srg[2]_lut_out = YC1L11 # YC1L62 # YC1L35Q & YC1_srg[1];
YC1_srg[2] = DFFE(YC1_srg[2]_lut_out, GLOBAL(JE1_outclock0), , , YC1L05);


--YC1L52 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~843 at LC10_8_K3
--operation mode is normal

YC1L52 = YC1_srg[3] & (YC1L35Q & YC1_srg[2] # !YC1L15Q) # !YC1_srg[3] & YC1L35Q & YC1_srg[2];


--GC68L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|$00012~0 at LC5_4_M3
--operation mode is normal

GC68L1 = ED1L87Q # ED1L27Q & YB2_SRG[15] # !ED1L27Q & YB2_SRG[7];


--GC68L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|result_node~26 at LC6_4_M3
--operation mode is normal

GC68L2 = (ED1L27Q & YB2_SRG[31] # !ED1L27Q & YB2_SRG[23] # !ED1L87Q) & CASCADE(GC68L1);


--ED1L35Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|dom_adr_en~reg at LC9_3_J3
--operation mode is normal

ED1L35Q_lut_out = ED1L26Q & !ED1_DATA_BODY & (ED1_BYT2 # ED1L35Q) # !ED1L26Q & (ED1_BYT2 # ED1L35Q);
ED1L35Q = DFFE(ED1L35Q_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--GC58L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|_~133 at LC6_5_M3
--operation mode is normal

GC58L2 = ED1L35Q & TE1_portadataout[15] # !ED1L35Q & A_nB;


--GC58L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|$00012~0 at LC7_5_M3
--operation mode is normal

GC58L1 = ED1L87Q # ED1L27Q & GC58L2 # !ED1L27Q & TE1_portadataout[7];


--GC58L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|result_node~26 at LC8_5_M3
--operation mode is normal

GC58L3 = (ED1L27Q & TE1_portadataout[31] # !ED1L27Q & TE1_portadataout[23] # !ED1L87Q) & CASCADE(GC58L1);


--GC88L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00018|result_node~27 at LC5_4_E3
--operation mode is normal

GC88L1 = ED1L27Q & NB2_dffs[7] # !ED1L27Q & NB5_dffs[7] # !ED1L87Q;


--GC78L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|_~4 at LC6_8_M3
--operation mode is normal

GC78L1 = ED1L87Q # ED1L27Q & A_nB;


--Z1L41Q is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_up_rq~reg at LC4_9_J4
--operation mode is normal

Z1L41Q_lut_out = !Z1_adcmax[9] # !Z1_adcmax[6] # !Z1_adcmax[8] # !Z1_adcmax[7];
Z1L41Q = DFFE(Z1L41Q_lut_out, GLOBAL(JE1_outclock0), , , Z1L21);


--GC78L2 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|result_node~32 at LC7_8_M3
--operation mode is normal

GC78L2 = (ED1L27Q & Z1L41Q # !ED1L27Q & !N51_pre_out[7] # !ED1L87Q) & CASCADE(GC78L1);


--NB2_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC8_6_E1
--operation mode is normal

NB2_dffs[9]_lut_out = T1L91Q & N33_sload_path[9] # !T1L91Q & NB2_dffs[10];
NB2_dffs[9] = DFFE(NB2_dffs[9]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC6_6_E1
--operation mode is normal

NB5_dffs[9]_lut_out = NB5_dffs[10] & (N33_sload_path[9] # !NC1L9Q) # !NB5_dffs[10] & NC1L9Q & N33_sload_path[9];
NB5_dffs[9] = DFFE(NB5_dffs[9]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--Z1_adcmax[6] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[6] at LC9_2_J4
--operation mode is normal

Z1_adcmax[6]_lut_out = Z1_ina[6];
Z1_adcmax[6] = DFFE(Z1_adcmax[6]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , Z1L622);


--Z1_adcmax[7] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[7] at LC7_2_J4
--operation mode is normal

Z1_adcmax[7]_lut_out = Z1_ina[7];
Z1_adcmax[7] = DFFE(Z1_adcmax[7]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , Z1L622);


--Z1_adcmax[8] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[8] at LC3_2_J4
--operation mode is normal

Z1_adcmax[8]_lut_out = Z1_ina[8];
Z1_adcmax[8] = DFFE(Z1_adcmax[8]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , Z1L622);


--Z1_adcmax[9] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[9] at LC5_2_J4
--operation mode is normal

Z1_adcmax[9]_lut_out = Z1_ina[9];
Z1_adcmax[9] = DFFE(Z1_adcmax[9]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , Z1L622);


--Z1L722 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_11~92 at LC7_9_J4
--operation mode is normal

Z1L722 = Z1_adcmax[7] & Z1_adcmax[8] & Z1_adcmax[6] & Z1_adcmax[9];


--Z1_adcmax[4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[4] at LC1_2_J4
--operation mode is normal

Z1_adcmax[4]_lut_out = Z1_ina[4];
Z1_adcmax[4] = DFFE(Z1_adcmax[4]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , Z1L622);


--Z1_adcmax[5] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[5] at LC6_2_J4
--operation mode is normal

Z1_adcmax[5]_lut_out = Z1_ina[5];
Z1_adcmax[5] = DFFE(Z1_adcmax[5]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , Z1L622);


--Z1_adcmax[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[3] at LC5_4_J4
--operation mode is normal

Z1_adcmax[3]_lut_out = Z1_ina[3];
Z1_adcmax[3] = DFFE(Z1_adcmax[3]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , Z1L622);


--Z1_adcmax[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[2] at LC3_4_J4
--operation mode is normal

Z1_adcmax[2]_lut_out = Z1_ina[2];
Z1_adcmax[2] = DFFE(Z1_adcmax[2]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , Z1L622);


--Z1_adcmax[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[0] at LC4_4_J4
--operation mode is normal

Z1_adcmax[0]_lut_out = Z1_ina[0];
Z1_adcmax[0] = DFFE(Z1_adcmax[0]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , Z1L622);


--Z1_adcmax[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[1] at LC2_4_J4
--operation mode is normal

Z1_adcmax[1]_lut_out = Z1_ina[1];
Z1_adcmax[1] = DFFE(Z1_adcmax[1]_lut_out, GLOBAL(JE1_outclock0), JB1L9Q, , Z1L622);


--Z1L822 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_11~93 at LC1_4_J4
--operation mode is normal

Z1L822 = Z1_adcmax[3] & (Z1_adcmax[2] # Z1_adcmax[1] & Z1_adcmax[0]);


--Y1_dom_rcvd is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|dom_rcvd at LC3_9_J4
--operation mode is normal

Y1_dom_rcvd_lut_out = NB1_dffs[7];
Y1_dom_rcvd = DFFE(Y1_dom_rcvd_lut_out, GLOBAL(JE1_outclock0), !JB1L92Q, , Y1L8);


--Z1L21 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_dn_rq~1 at LC6_9_J4
--operation mode is normal

Z1L21 = BB1_PTYPE_SEQ0 & JB1L01Q & (A_nB $ !Y1_dom_rcvd);


--TB7_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[1]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC3_15_N2
--operation mode is normal

TB7_aeb_out = N8_sload_path[0] & !N8_sload_path[1];


--TB6_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC7_10_N2
--operation mode is normal

TB6_aeb_out = !N8_sload_path[0] & !N8_sload_path[1];


--TB9_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[3]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC4_15_N2
--operation mode is normal

TB9_aeb_out = N8_sload_path[0] & N8_sload_path[1];


--TB8_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[2]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC10_7_N2
--operation mode is normal

TB8_aeb_out = N8_sload_path[1] & !N8_sload_path[0];


--GC7L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00021|$00012~0 at LC9_10_N2
--operation mode is normal

GC7L1 = N8_sload_path[1] # N8_sload_path[0] & LC51L3 # !N8_sload_path[0] & LC6L3;


--RB21_points[0][4] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][4] at LC3_2_N2
--operation mode is normal

RB21_points[0][4]_lut_out = (N8_sload_path[0] & LC03_sout_node[4] # !N8_sload_path[0] & LC12_sout_node[4] # !N8_sload_path[1]) & CASCADE(GC5L1);
RB21_points[0][4] = DFFE(RB21_points[0][4]_lut_out, !GLOBAL(JE1_outclock0), EB1_inst5, , );


--Z1_ina[3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[3] at LC2_5_N2
--operation mode is normal

Z1_ina[3]_lut_out = RB21_points[0][3];
Z1_ina[3] = DFFE(Z1_ina[3]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_inb[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[2] at LC10_10_J4
--operation mode is normal

Z1_inb[2]_lut_out = Z1_ina[2];
Z1_inb[2] = DFFE(Z1_inb[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_max_val[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[2] at LC5_12_K4
--operation mode is normal

Z1_max_val[2]_lut_out = Z1_ina[2];
Z1_max_val[2] = DFFE(Z1_max_val[2]_lut_out, GLOBAL(JE1_outclock0), , , !WB1L91Q);


--NB3_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC6_7_L1
--operation mode is normal

NB3_dffs[10]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[10] # !ED1_ID_LOAD & NB3_dffs[11];
NB3_dffs[10] = DFFE(NB3_dffs[10]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--YC1L62 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~845 at LC3_8_K3
--operation mode is normal

YC1L62 = YC1L25Q & (ED1L59Q & GC54L2 # !ED1L59Q & GC44L2);


--YC1L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~107 at LC5_8_K3
--operation mode is normal

YC1L11 = !YC1L15Q & YC1_srg[2];


--YC1_srg[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[1] at LC9_8_K3
--operation mode is normal

YC1_srg[1]_lut_out = YC1L72 # YC1L25Q & YC1L31;
YC1_srg[1] = DFFE(YC1_srg[1]_lut_out, GLOBAL(JE1_outclock0), , , YC1L05);


--ED1_DATA_BODY is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|DC_SNAP:inst11|DATA_BODY at LC10_4_J3
--operation mode is normal

ED1_DATA_BODY_lut_out = ED1L35Q & ED1_DATA_BODY & !ED1L26Q # !ED1L35Q & (ED1_BYT2 # ED1_DATA_BODY & !ED1L26Q);
ED1_DATA_BODY = DFFE(ED1_DATA_BODY_lut_out, GLOBAL(JE1_outclock0), !Q1_CLR_BUF, , );


--NB2_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC4_8_E1
--operation mode is normal

NB2_dffs[10]_lut_out = NB2_dffs[11] & (N33_sload_path[10] # !T1L91Q) # !NB2_dffs[11] & T1L91Q & N33_sload_path[10];
NB2_dffs[10] = DFFE(NB2_dffs[10]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[10] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC2_8_E1
--operation mode is normal

NB5_dffs[10]_lut_out = NB5_dffs[11] & (N33_sload_path[10] # !NC1L9Q) # !NB5_dffs[11] & NC1L9Q & N33_sload_path[10];
NB5_dffs[10] = DFFE(NB5_dffs[10]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--Z1_ina[2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[2] at LC3_3_N2
--operation mode is normal

Z1_ina[2]_lut_out = RB21_points[0][2];
Z1_ina[2] = DFFE(Z1_ina[2]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_ina[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[0] at LC10_3_N2
--operation mode is normal

Z1_ina[0]_lut_out = RB21_points[0][0];
Z1_ina[0] = DFFE(Z1_ina[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_ina[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[1] at LC4_5_N2
--operation mode is normal

Z1_ina[1]_lut_out = RB21_points[0][1];
Z1_ina[1] = DFFE(Z1_ina[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--GC6L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00019|$00012~0 at LC9_2_N2
--operation mode is normal

GC6L1 = N8_sload_path[1] # N8_sload_path[0] & LC51L1 # !N8_sload_path[0] & LC6L1;


--RB21_points[0][3] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][3] at LC2_6_N2
--operation mode is normal

RB21_points[0][3]_lut_out = (N8_sload_path[0] & LC03_sout_node[3] # !N8_sload_path[0] & LC12_sout_node[3] # !N8_sload_path[1]) & CASCADE(GC4L1);
RB21_points[0][3] = DFFE(RB21_points[0][3]_lut_out, !GLOBAL(JE1_outclock0), EB1_inst5, , );


--Z1_inb[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[1] at LC6_10_J4
--operation mode is normal

Z1_inb[1]_lut_out = Z1_ina[1];
Z1_inb[1] = DFFE(Z1_inb[1]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_max_val[1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[1] at LC10_12_K4
--operation mode is normal

Z1_max_val[1]_lut_out = Z1_ina[1];
Z1_max_val[1] = DFFE(Z1_max_val[1]_lut_out, GLOBAL(JE1_outclock0), , , !WB1L91Q);


--NB3_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC2_8_L1
--operation mode is normal

NB3_dffs[11]_lut_out = J1_COMM_ctrl_local.id[11] & (ED1_ID_LOAD # NB3_dffs[12]) # !J1_COMM_ctrl_local.id[11] & !ED1_ID_LOAD & NB3_dffs[12];
NB3_dffs[11] = DFFE(NB3_dffs[11]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--YC1_srg[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|srg[0] at LC4_8_K3
--operation mode is normal

YC1_srg[0]_lut_out = YC1L25Q & (YC1L21 # !YC1L15Q & YC1_srg[0]) # !YC1L25Q & !YC1L15Q & YC1_srg[0];
YC1_srg[0] = DFFE(YC1_srg[0]_lut_out, GLOBAL(JE1_outclock0), , , YC1L05);


--YC1L72 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|crc_tx:inst3|i~847 at LC6_9_K3
--operation mode is normal

YC1L72 = YC1_srg[0] & (YC1L35Q # !YC1L15Q & YC1_srg[1]) # !YC1_srg[0] & !YC1L15Q & YC1_srg[1];


--NB2_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC8_8_E1
--operation mode is normal

NB2_dffs[11]_lut_out = NB2_dffs[12] & (N33_sload_path[11] # !T1L91Q) # !NB2_dffs[12] & T1L91Q & N33_sload_path[11];
NB2_dffs[11] = DFFE(NB2_dffs[11]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[11] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC9_8_E1
--operation mode is normal

NB5_dffs[11]_lut_out = NB5_dffs[12] & (N33_sload_path[11] # !NC1L9Q) # !NB5_dffs[12] & NC1L9Q & N33_sload_path[11];
NB5_dffs[11] = DFFE(NB5_dffs[11]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--RB21_points[0][2] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][2] at LC8_4_N2
--operation mode is normal

RB21_points[0][2]_lut_out = (N8_sload_path[0] & LC03_sout_node[2] # !N8_sload_path[0] & LC12_sout_node[2] # !N8_sload_path[1]) & CASCADE(GC3L1);
RB21_points[0][2] = DFFE(RB21_points[0][2]_lut_out, !GLOBAL(JE1_outclock0), EB1_inst5, , );


--RB21_points[0][0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][0] at LC10_4_N2
--operation mode is normal

RB21_points[0][0]_lut_out = (N8_sload_path[0] & LC03_sout_node[0] # !N8_sload_path[0] & LC12_sout_node[0] # !N8_sload_path[1]) & CASCADE(GC1L1);
RB21_points[0][0] = DFFE(RB21_points[0][0]_lut_out, !GLOBAL(JE1_outclock0), EB1_inst5, , );


--RB21_points[0][1] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][1] at LC10_6_N2
--operation mode is normal

RB21_points[0][1]_lut_out = (N8_sload_path[0] & LC03_sout_node[1] # !N8_sload_path[0] & LC12_sout_node[1] # !N8_sload_path[1]) & CASCADE(GC2L1);
RB21_points[0][1] = DFFE(RB21_points[0][1]_lut_out, !GLOBAL(JE1_outclock0), EB1_inst5, , );


--GC5L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00017|$00012~0 at LC2_2_N2
--operation mode is normal

GC5L1 = N8_sload_path[1] # N8_sload_path[0] & LC21_sout_node[4] # !N8_sload_path[0] & LC3_sout_node[4];


--Z1_inb[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[0] at LC3_10_J4
--operation mode is normal

Z1_inb[0]_lut_out = Z1_ina[0];
Z1_inb[0] = DFFE(Z1_inb[0]_lut_out, GLOBAL(JE1_outclock0), , , );


--Z1_max_val[0] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[0] at LC8_12_K4
--operation mode is normal

Z1_max_val[0]_lut_out = Z1_ina[0];
Z1_max_val[0] = DFFE(Z1_max_val[0]_lut_out, GLOBAL(JE1_outclock0), , , !WB1L91Q);


--NB3_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC3_8_L1
--operation mode is normal

NB3_dffs[12]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[12] # !ED1_ID_LOAD & NB3_dffs[13];
NB3_dffs[12] = DFFE(NB3_dffs[12]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC10_8_E1
--operation mode is normal

NB2_dffs[12]_lut_out = NB2_dffs[13] & (N33_sload_path[12] # !T1L91Q) # !NB2_dffs[13] & T1L91Q & N33_sload_path[12];
NB2_dffs[12] = DFFE(NB2_dffs[12]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[12] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC2_6_E1
--operation mode is normal

NB5_dffs[12]_lut_out = NC1L9Q & N33_sload_path[12] # !NC1L9Q & NB5_dffs[13];
NB5_dffs[12] = DFFE(NB5_dffs[12]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--GC4L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00015|$00012~0 at LC1_6_N2
--operation mode is normal

GC4L1 = N8_sload_path[1] # N8_sload_path[0] & LC21_sout_node[3] # !N8_sload_path[0] & LC3_sout_node[3];


--NB3_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC9_7_L1
--operation mode is normal

NB3_dffs[13]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[13] # !ED1_ID_LOAD & NB3_dffs[14];
NB3_dffs[13] = DFFE(NB3_dffs[13]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC5_8_E1
--operation mode is normal

NB2_dffs[13]_lut_out = NB2_dffs[14] & (N33_sload_path[13] # !T1L91Q) # !NB2_dffs[14] & T1L91Q & N33_sload_path[13];
NB2_dffs[13] = DFFE(NB2_dffs[13]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[13] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC1_5_E1
--operation mode is normal

NB5_dffs[13]_lut_out = NB5_dffs[14] & (N33_sload_path[13] # !NC1L9Q) # !NB5_dffs[14] & NC1L9Q & N33_sload_path[13];
NB5_dffs[13] = DFFE(NB5_dffs[13]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--GC3L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00013|$00012~0 at LC7_4_N2
--operation mode is normal

GC3L1 = N8_sload_path[1] # N8_sload_path[0] & LC21_sout_node[2] # !N8_sload_path[0] & LC3_sout_node[2];


--GC1L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~0 at LC9_4_N2
--operation mode is normal

GC1L1 = N8_sload_path[1] # N8_sload_path[0] & LC21_sout_node[0] # !N8_sload_path[0] & LC3_sout_node[0];


--GC2L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00011|$00012~0 at LC9_6_N2
--operation mode is normal

GC2L1 = N8_sload_path[1] # N8_sload_path[0] & LC21_sout_node[1] # !N8_sload_path[0] & LC3_sout_node[1];


--NB3_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC3_7_L1
--operation mode is normal

NB3_dffs[14]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[14] # !ED1_ID_LOAD & NB3_dffs[15];
NB3_dffs[14] = DFFE(NB3_dffs[14]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC7_8_E1
--operation mode is normal

NB2_dffs[14]_lut_out = NB2_dffs[15] & (N33_sload_path[14] # !T1L91Q) # !NB2_dffs[15] & T1L91Q & N33_sload_path[14];
NB2_dffs[14] = DFFE(NB2_dffs[14]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[14] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC10_1_E1
--operation mode is normal

NB5_dffs[14]_lut_out = NB5_dffs[15] & (N33_sload_path[14] # !NC1L9Q) # !NB5_dffs[15] & NC1L9Q & N33_sload_path[14];
NB5_dffs[14] = DFFE(NB5_dffs[14]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC9_2_L1
--operation mode is normal

NB3_dffs[15]_lut_out = J1_COMM_ctrl_local.id[15] & (ED1_ID_LOAD # NB3_dffs[16]) # !J1_COMM_ctrl_local.id[15] & !ED1_ID_LOAD & NB3_dffs[16];
NB3_dffs[15] = DFFE(NB3_dffs[15]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC1_8_E1
--operation mode is normal

NB2_dffs[15]_lut_out = NB2_dffs[16] & (N33_sload_path[15] # !T1L91Q) # !NB2_dffs[16] & T1L91Q & N33_sload_path[15];
NB2_dffs[15] = DFFE(NB2_dffs[15]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[15] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC7_1_E1
--operation mode is normal

NB5_dffs[15]_lut_out = NB5_dffs[16] & (N33_sload_path[15] # !NC1L9Q) # !NB5_dffs[16] & NC1L9Q & N33_sload_path[15];
NB5_dffs[15] = DFFE(NB5_dffs[15]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC3_2_L1
--operation mode is normal

NB3_dffs[16]_lut_out = J1_COMM_ctrl_local.id[16] & (ED1_ID_LOAD # NB3_dffs[17]) # !J1_COMM_ctrl_local.id[16] & !ED1_ID_LOAD & NB3_dffs[17];
NB3_dffs[16] = DFFE(NB3_dffs[16]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC3_8_E1
--operation mode is normal

NB2_dffs[16]_lut_out = NB2_dffs[17] & (N33_sload_path[16] # !T1L91Q) # !NB2_dffs[17] & T1L91Q & N33_sload_path[16];
NB2_dffs[16] = DFFE(NB2_dffs[16]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[16] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC6_2_E1
--operation mode is normal

NB5_dffs[16]_lut_out = NC1L9Q & N33_sload_path[16] # !NC1L9Q & NB5_dffs[17];
NB5_dffs[16] = DFFE(NB5_dffs[16]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC5_2_L1
--operation mode is normal

NB3_dffs[17]_lut_out = NB3_dffs[18] & (J1_COMM_ctrl_local.id[17] # !ED1_ID_LOAD) # !NB3_dffs[18] & ED1_ID_LOAD & J1_COMM_ctrl_local.id[17];
NB3_dffs[17] = DFFE(NB3_dffs[17]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC5_6_E1
--operation mode is normal

NB2_dffs[17]_lut_out = T1L91Q & N33_sload_path[17] # !T1L91Q & NB2_dffs[18];
NB2_dffs[17] = DFFE(NB2_dffs[17]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[17] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC1_1_E1
--operation mode is normal

NB5_dffs[17]_lut_out = NB5_dffs[18] & (N33_sload_path[17] # !NC1L9Q) # !NB5_dffs[18] & NC1L9Q & N33_sload_path[17];
NB5_dffs[17] = DFFE(NB5_dffs[17]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC7_8_L1
--operation mode is normal

NB3_dffs[18]_lut_out = J1_COMM_ctrl_local.id[18] & (ED1_ID_LOAD # NB3_dffs[19]) # !J1_COMM_ctrl_local.id[18] & !ED1_ID_LOAD & NB3_dffs[19];
NB3_dffs[18] = DFFE(NB3_dffs[18]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC3_5_E1
--operation mode is normal

NB2_dffs[18]_lut_out = NB2_dffs[19] & (N33_sload_path[18] # !T1L91Q) # !NB2_dffs[19] & T1L91Q & N33_sload_path[18];
NB2_dffs[18] = DFFE(NB2_dffs[18]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[18] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC5_1_E1
--operation mode is normal

NB5_dffs[18]_lut_out = NB5_dffs[19] & (N33_sload_path[18] # !NC1L9Q) # !NB5_dffs[19] & NC1L9Q & N33_sload_path[18];
NB5_dffs[18] = DFFE(NB5_dffs[18]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC5_9_L1
--operation mode is normal

NB3_dffs[19]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[19] # !ED1_ID_LOAD & NB3_dffs[20];
NB3_dffs[19] = DFFE(NB3_dffs[19]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC4_5_E1
--operation mode is normal

NB2_dffs[19]_lut_out = NB2_dffs[20] & (N33_sload_path[19] # !T1L91Q) # !NB2_dffs[20] & T1L91Q & N33_sload_path[19];
NB2_dffs[19] = DFFE(NB2_dffs[19]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[19] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC6_8_E1
--operation mode is normal

NB5_dffs[19]_lut_out = NB5_dffs[20] & (N33_sload_path[19] # !NC1L9Q) # !NB5_dffs[20] & NC1L9Q & N33_sload_path[19];
NB5_dffs[19] = DFFE(NB5_dffs[19]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC9_8_L1
--operation mode is normal

NB3_dffs[20]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[20] # !ED1_ID_LOAD & NB3_dffs[21];
NB3_dffs[20] = DFFE(NB3_dffs[20]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC1_12_E1
--operation mode is normal

NB2_dffs[20]_lut_out = T1L91Q & N33_sload_path[20] # !T1L91Q & NB2_dffs[21];
NB2_dffs[20] = DFFE(NB2_dffs[20]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[20] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC1_10_E1
--operation mode is normal

NB5_dffs[20]_lut_out = NB5_dffs[21] & (N33_sload_path[20] # !NC1L9Q) # !NB5_dffs[21] & NC1L9Q & N33_sload_path[20];
NB5_dffs[20] = DFFE(NB5_dffs[20]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC5_7_L1
--operation mode is normal

NB3_dffs[21]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[21] # !ED1_ID_LOAD & NB3_dffs[22];
NB3_dffs[21] = DFFE(NB3_dffs[21]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC8_10_E1
--operation mode is normal

NB2_dffs[21]_lut_out = NB2_dffs[22] & (N33_sload_path[21] # !T1L91Q) # !NB2_dffs[22] & T1L91Q & N33_sload_path[21];
NB2_dffs[21] = DFFE(NB2_dffs[21]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[21] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC5_10_E1
--operation mode is normal

NB5_dffs[21]_lut_out = NB5_dffs[22] & (N33_sload_path[21] # !NC1L9Q) # !NB5_dffs[22] & NC1L9Q & N33_sload_path[21];
NB5_dffs[21] = DFFE(NB5_dffs[21]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC7_7_L1
--operation mode is normal

NB3_dffs[22]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[22] # !ED1_ID_LOAD & NB3_dffs[23];
NB3_dffs[22] = DFFE(NB3_dffs[22]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC4_6_E1
--operation mode is normal

NB2_dffs[22]_lut_out = T1L91Q & N33_sload_path[22] # !T1L91Q & NB2_dffs[23];
NB2_dffs[22] = DFFE(NB2_dffs[22]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[22] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC2_10_E1
--operation mode is normal

NB5_dffs[22]_lut_out = NB5_dffs[23] & (N33_sload_path[22] # !NC1L9Q) # !NB5_dffs[23] & NC1L9Q & N33_sload_path[22];
NB5_dffs[22] = DFFE(NB5_dffs[22]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC5_5_G1
--operation mode is normal

NB3_dffs[23]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[23] # !ED1_ID_LOAD & NB3_dffs[24];
NB3_dffs[23] = DFFE(NB3_dffs[23]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC2_5_E1
--operation mode is normal

NB2_dffs[23]_lut_out = NB2_dffs[24] & (N33_sload_path[23] # !T1L91Q) # !NB2_dffs[24] & T1L91Q & N33_sload_path[23];
NB2_dffs[23] = DFFE(NB2_dffs[23]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[23] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC6_10_E1
--operation mode is normal

NB5_dffs[23]_lut_out = NB5_dffs[24] & (N33_sload_path[23] # !NC1L9Q) # !NB5_dffs[24] & NC1L9Q & N33_sload_path[23];
NB5_dffs[23] = DFFE(NB5_dffs[23]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC6_5_G1
--operation mode is normal

NB3_dffs[24]_lut_out = J1_COMM_ctrl_local.id[24] & (ED1_ID_LOAD # NB3_dffs[25]) # !J1_COMM_ctrl_local.id[24] & !ED1_ID_LOAD & NB3_dffs[25];
NB3_dffs[24] = DFFE(NB3_dffs[24]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC10_10_E1
--operation mode is normal

NB2_dffs[24]_lut_out = NB2_dffs[25] & (N33_sload_path[24] # !T1L91Q) # !NB2_dffs[25] & T1L91Q & N33_sload_path[24];
NB2_dffs[24] = DFFE(NB2_dffs[24]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[24] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC4_10_E1
--operation mode is normal

NB5_dffs[24]_lut_out = NB5_dffs[25] & (N33_sload_path[24] # !NC1L9Q) # !NB5_dffs[25] & NC1L9Q & N33_sload_path[24];
NB5_dffs[24] = DFFE(NB5_dffs[24]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC10_5_G1
--operation mode is normal

NB3_dffs[25]_lut_out = J1_COMM_ctrl_local.id[25] & (ED1_ID_LOAD # NB3_dffs[26]) # !J1_COMM_ctrl_local.id[25] & !ED1_ID_LOAD & NB3_dffs[26];
NB3_dffs[25] = DFFE(NB3_dffs[25]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC9_10_E1
--operation mode is normal

NB2_dffs[25]_lut_out = NB2_dffs[26] & (N33_sload_path[25] # !T1L91Q) # !NB2_dffs[26] & T1L91Q & N33_sload_path[25];
NB2_dffs[25] = DFFE(NB2_dffs[25]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[25] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC3_10_E1
--operation mode is normal

NB5_dffs[25]_lut_out = NB5_dffs[26] & (N33_sload_path[25] # !NC1L9Q) # !NB5_dffs[26] & NC1L9Q & N33_sload_path[25];
NB5_dffs[25] = DFFE(NB5_dffs[25]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC7_5_G1
--operation mode is normal

NB3_dffs[26]_lut_out = J1_COMM_ctrl_local.id[26] & (ED1_ID_LOAD # NB3_dffs[27]) # !J1_COMM_ctrl_local.id[26] & !ED1_ID_LOAD & NB3_dffs[27];
NB3_dffs[26] = DFFE(NB3_dffs[26]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC3_6_E1
--operation mode is normal

NB2_dffs[26]_lut_out = T1L91Q & N33_sload_path[26] # !T1L91Q & NB2_dffs[27];
NB2_dffs[26] = DFFE(NB2_dffs[26]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[26] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC9_1_E1
--operation mode is normal

NB5_dffs[26]_lut_out = NB5_dffs[27] & (N33_sload_path[26] # !NC1L9Q) # !NB5_dffs[27] & NC1L9Q & N33_sload_path[26];
NB5_dffs[26] = DFFE(NB5_dffs[26]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC8_5_G1
--operation mode is normal

NB3_dffs[27]_lut_out = J1_COMM_ctrl_local.id[27] & (ED1_ID_LOAD # NB3_dffs[28]) # !J1_COMM_ctrl_local.id[27] & !ED1_ID_LOAD & NB3_dffs[28];
NB3_dffs[27] = DFFE(NB3_dffs[27]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC10_6_E1
--operation mode is normal

NB2_dffs[27]_lut_out = T1L91Q & N33_sload_path[27] # !T1L91Q & NB2_dffs[28];
NB2_dffs[27] = DFFE(NB2_dffs[27]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[27] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC2_2_E1
--operation mode is normal

NB5_dffs[27]_lut_out = NC1L9Q & N33_sload_path[27] # !NC1L9Q & NB5_dffs[28];
NB5_dffs[27] = DFFE(NB5_dffs[27]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC4_5_L1
--operation mode is normal

NB3_dffs[28]_lut_out = J1_COMM_ctrl_local.id[28] & (ED1_ID_LOAD # NB3_dffs[29]) # !J1_COMM_ctrl_local.id[28] & !ED1_ID_LOAD & NB3_dffs[29];
NB3_dffs[28] = DFFE(NB3_dffs[28]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC9_6_E1
--operation mode is normal

NB2_dffs[28]_lut_out = T1L91Q & N33_sload_path[28] # !T1L91Q & NB2_dffs[29];
NB2_dffs[28] = DFFE(NB2_dffs[28]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[28] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC9_2_E1
--operation mode is normal

NB5_dffs[28]_lut_out = NC1L9Q & N33_sload_path[28] # !NC1L9Q & NB5_dffs[29];
NB5_dffs[28] = DFFE(NB5_dffs[28]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC9_5_L1
--operation mode is normal

NB3_dffs[29]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[29] # !ED1_ID_LOAD & NB3_dffs[30];
NB3_dffs[29] = DFFE(NB3_dffs[29]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC7_10_E1
--operation mode is normal

NB2_dffs[29]_lut_out = NB2_dffs[30] & (N33_sload_path[29] # !T1L91Q) # !NB2_dffs[30] & T1L91Q & N33_sload_path[29];
NB2_dffs[29] = DFFE(NB2_dffs[29]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[29] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC10_2_E1
--operation mode is normal

NB5_dffs[29]_lut_out = NC1L9Q & N33_sload_path[29] # !NC1L9Q & NB5_dffs[30];
NB5_dffs[29] = DFFE(NB5_dffs[29]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC6_5_L1
--operation mode is normal

NB3_dffs[30]_lut_out = J1_COMM_ctrl_local.id[30] & (ED1_ID_LOAD # NB3_dffs[31]) # !J1_COMM_ctrl_local.id[30] & !ED1_ID_LOAD & NB3_dffs[31];
NB3_dffs[30] = DFFE(NB3_dffs[30]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC7_12_E1
--operation mode is normal

NB2_dffs[30]_lut_out = NB2_dffs[31] & (N33_sload_path[30] # !T1L91Q) # !NB2_dffs[31] & T1L91Q & N33_sload_path[30];
NB2_dffs[30] = DFFE(NB2_dffs[30]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[30] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC5_2_E1
--operation mode is normal

NB5_dffs[30]_lut_out = NC1L9Q & N33_sload_path[30] # !NC1L9Q & NB5_dffs[31];
NB5_dffs[30] = DFFE(NB5_dffs[30]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC3_5_L1
--operation mode is normal

NB3_dffs[31]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[31] # !ED1_ID_LOAD & NB3_dffs[32];
NB3_dffs[31] = DFFE(NB3_dffs[31]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC9_12_E1
--operation mode is normal

NB2_dffs[31]_lut_out = NB2_dffs[32] & (N33_sload_path[31] # !T1L91Q) # !NB2_dffs[32] & T1L91Q & N33_sload_path[31];
NB2_dffs[31] = DFFE(NB2_dffs[31]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[31] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC8_14_E1
--operation mode is normal

NB5_dffs[31]_lut_out = NB5_dffs[32] & (N33_sload_path[31] # !NC1L9Q) # !NB5_dffs[32] & N33_sload_path[31] & NC1L9Q;
NB5_dffs[31] = DFFE(NB5_dffs[31]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC5_5_L1
--operation mode is normal

NB3_dffs[32]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[32] # !ED1_ID_LOAD & NB3_dffs[33];
NB3_dffs[32] = DFFE(NB3_dffs[32]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC4_12_E1
--operation mode is normal

NB2_dffs[32]_lut_out = NB2_dffs[33] & (N33_sload_path[32] # !T1L91Q) # !NB2_dffs[33] & T1L91Q & N33_sload_path[32];
NB2_dffs[32] = DFFE(NB2_dffs[32]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[32] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC6_16_E1
--operation mode is normal

NB5_dffs[32]_lut_out = NC1L9Q & N33_sload_path[32] # !NC1L9Q & NB5_dffs[33];
NB5_dffs[32] = DFFE(NB5_dffs[32]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC6_9_L1
--operation mode is normal

NB3_dffs[33]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[33] # !ED1_ID_LOAD & NB3_dffs[34];
NB3_dffs[33] = DFFE(NB3_dffs[33]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC10_12_E1
--operation mode is normal

NB2_dffs[33]_lut_out = NB2_dffs[34] & (N33_sload_path[33] # !T1L91Q) # !NB2_dffs[34] & T1L91Q & N33_sload_path[33];
NB2_dffs[33] = DFFE(NB2_dffs[33]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[33] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC8_2_E1
--operation mode is normal

NB5_dffs[33]_lut_out = NC1L9Q & N33_sload_path[33] # !NC1L9Q & NB5_dffs[34];
NB5_dffs[33] = DFFE(NB5_dffs[33]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC10_8_L1
--operation mode is normal

NB3_dffs[34]_lut_out = J1_COMM_ctrl_local.id[34] & (ED1_ID_LOAD # NB3_dffs[35]) # !J1_COMM_ctrl_local.id[34] & !ED1_ID_LOAD & NB3_dffs[35];
NB3_dffs[34] = DFFE(NB3_dffs[34]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC6_12_E1
--operation mode is normal

NB2_dffs[34]_lut_out = NB2_dffs[35] & (N33_sload_path[34] # !T1L91Q) # !NB2_dffs[35] & T1L91Q & N33_sload_path[34];
NB2_dffs[34] = DFFE(NB2_dffs[34]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[34] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC4_2_E1
--operation mode is normal

NB5_dffs[34]_lut_out = NC1L9Q & N33_sload_path[34] # !NC1L9Q & NB5_dffs[35];
NB5_dffs[34] = DFFE(NB5_dffs[34]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC6_7_H1
--operation mode is normal

NB3_dffs[35]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[35] # !ED1_ID_LOAD & NB3_dffs[36];
NB3_dffs[35] = DFFE(NB3_dffs[35]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC8_12_E1
--operation mode is normal

NB2_dffs[35]_lut_out = NB2_dffs[36] & (N33_sload_path[35] # !T1L91Q) # !NB2_dffs[36] & T1L91Q & N33_sload_path[35];
NB2_dffs[35] = DFFE(NB2_dffs[35]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[35] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC7_2_E1
--operation mode is normal

NB5_dffs[35]_lut_out = NC1L9Q & N33_sload_path[35] # !NC1L9Q & NB5_dffs[36];
NB5_dffs[35] = DFFE(NB5_dffs[35]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC6_8_H1
--operation mode is normal

NB3_dffs[36]_lut_out = J1_COMM_ctrl_local.id[36] & (ED1_ID_LOAD # NB3_dffs[37]) # !J1_COMM_ctrl_local.id[36] & !ED1_ID_LOAD & NB3_dffs[37];
NB3_dffs[36] = DFFE(NB3_dffs[36]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC2_12_E1
--operation mode is normal

NB2_dffs[36]_lut_out = NB2_dffs[37] & (N33_sload_path[36] # !T1L91Q) # !NB2_dffs[37] & T1L91Q & N33_sload_path[36];
NB2_dffs[36] = DFFE(NB2_dffs[36]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[36] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC3_2_E1
--operation mode is normal

NB5_dffs[36]_lut_out = NC1L9Q & N33_sload_path[36] # !NC1L9Q & NB5_dffs[37];
NB5_dffs[36] = DFFE(NB5_dffs[36]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC1_8_H1
--operation mode is normal

NB3_dffs[37]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[37] # !ED1_ID_LOAD & NB3_dffs[38];
NB3_dffs[37] = DFFE(NB3_dffs[37]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC3_12_E1
--operation mode is normal

NB2_dffs[37]_lut_out = NB2_dffs[38] & (N33_sload_path[37] # !T1L91Q) # !NB2_dffs[38] & T1L91Q & N33_sload_path[37];
NB2_dffs[37] = DFFE(NB2_dffs[37]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[37] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC6_14_E1
--operation mode is normal

NB5_dffs[37]_lut_out = NB5_dffs[38] & (N33_sload_path[37] # !NC1L9Q) # !NB5_dffs[38] & N33_sload_path[37] & NC1L9Q;
NB5_dffs[37] = DFFE(NB5_dffs[37]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC8_7_H1
--operation mode is normal

NB3_dffs[38]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[38] # !ED1_ID_LOAD & NB3_dffs[39];
NB3_dffs[38] = DFFE(NB3_dffs[38]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC8_16_E1
--operation mode is normal

NB2_dffs[38]_lut_out = NB2_dffs[39] & (N33_sload_path[38] # !T1L91Q) # !NB2_dffs[39] & T1L91Q & N33_sload_path[38];
NB2_dffs[38] = DFFE(NB2_dffs[38]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[38] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC5_16_E1
--operation mode is normal

NB5_dffs[38]_lut_out = NC1L9Q & N33_sload_path[38] # !NC1L9Q & NB5_dffs[39];
NB5_dffs[38] = DFFE(NB5_dffs[38]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC2_7_H1
--operation mode is normal

NB3_dffs[39]_lut_out = NB3_dffs[40] & (J1_COMM_ctrl_local.id[39] # !ED1_ID_LOAD) # !NB3_dffs[40] & ED1_ID_LOAD & J1_COMM_ctrl_local.id[39];
NB3_dffs[39] = DFFE(NB3_dffs[39]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC2_16_E1
--operation mode is normal

NB2_dffs[39]_lut_out = NB2_dffs[40] & (N33_sload_path[39] # !T1L91Q) # !NB2_dffs[40] & T1L91Q & N33_sload_path[39];
NB2_dffs[39] = DFFE(NB2_dffs[39]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[39] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC5_12_E1
--operation mode is normal

NB5_dffs[39]_lut_out = NB5_dffs[40] & (N33_sload_path[39] # !NC1L9Q) # !NB5_dffs[40] & NC1L9Q & N33_sload_path[39];
NB5_dffs[39] = DFFE(NB5_dffs[39]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC7_7_H1
--operation mode is normal

NB3_dffs[40]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[40] # !ED1_ID_LOAD & NB3_dffs[41];
NB3_dffs[40] = DFFE(NB3_dffs[40]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC2_14_E1
--operation mode is normal

NB2_dffs[40]_lut_out = NB2_dffs[41] & (N33_sload_path[40] # !T1L91Q) # !NB2_dffs[41] & T1L91Q & N33_sload_path[40];
NB2_dffs[40] = DFFE(NB2_dffs[40]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[40] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC9_15_E1
--operation mode is normal

NB5_dffs[40]_lut_out = NC1L9Q & N33_sload_path[40] # !NC1L9Q & NB5_dffs[41];
NB5_dffs[40] = DFFE(NB5_dffs[40]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC4_8_H1
--operation mode is normal

NB3_dffs[41]_lut_out = J1_COMM_ctrl_local.id[41] & (ED1_ID_LOAD # NB3_dffs[42]) # !J1_COMM_ctrl_local.id[41] & !ED1_ID_LOAD & NB3_dffs[42];
NB3_dffs[41] = DFFE(NB3_dffs[41]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC1_14_E1
--operation mode is normal

NB2_dffs[41]_lut_out = NB2_dffs[42] & (N33_sload_path[41] # !T1L91Q) # !NB2_dffs[42] & T1L91Q & N33_sload_path[41];
NB2_dffs[41] = DFFE(NB2_dffs[41]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[41] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC10_15_E1
--operation mode is normal

NB5_dffs[41]_lut_out = NC1L9Q & N33_sload_path[41] # !NC1L9Q & NB5_dffs[42];
NB5_dffs[41] = DFFE(NB5_dffs[41]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC3_7_H1
--operation mode is normal

NB3_dffs[42]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[42] # !ED1_ID_LOAD & NB3_dffs[43];
NB3_dffs[42] = DFFE(NB3_dffs[42]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC4_14_E1
--operation mode is normal

NB2_dffs[42]_lut_out = NB2_dffs[43] & (N33_sload_path[42] # !T1L91Q) # !NB2_dffs[43] & T1L91Q & N33_sload_path[42];
NB2_dffs[42] = DFFE(NB2_dffs[42]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[42] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC1_16_E1
--operation mode is normal

NB5_dffs[42]_lut_out = NB5_dffs[43] & (N33_sload_path[42] # !NC1L9Q) # !NB5_dffs[43] & N33_sload_path[42] & NC1L9Q;
NB5_dffs[42] = DFFE(NB5_dffs[42]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC9_8_H1
--operation mode is normal

NB3_dffs[43]_lut_out = J1_COMM_ctrl_local.id[43] & (ED1_ID_LOAD # NB3_dffs[44]) # !J1_COMM_ctrl_local.id[43] & !ED1_ID_LOAD & NB3_dffs[44];
NB3_dffs[43] = DFFE(NB3_dffs[43]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC5_14_E1
--operation mode is normal

NB2_dffs[43]_lut_out = NB2_dffs[44] & (N33_sload_path[43] # !T1L91Q) # !NB2_dffs[44] & T1L91Q & N33_sload_path[43];
NB2_dffs[43] = DFFE(NB2_dffs[43]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[43] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC10_16_E1
--operation mode is normal

NB5_dffs[43]_lut_out = NB5_dffs[44] & (N33_sload_path[43] # !NC1L9Q) # !NB5_dffs[44] & N33_sload_path[43] & NC1L9Q;
NB5_dffs[43] = DFFE(NB5_dffs[43]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC8_2_H1
--operation mode is normal

NB3_dffs[44]_lut_out = J1_COMM_ctrl_local.id[44] & (ED1_ID_LOAD # NB3_dffs[45]) # !J1_COMM_ctrl_local.id[44] & !ED1_ID_LOAD & NB3_dffs[45];
NB3_dffs[44] = DFFE(NB3_dffs[44]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC10_14_E1
--operation mode is normal

NB2_dffs[44]_lut_out = NB2_dffs[45] & (N33_sload_path[44] # !T1L91Q) # !NB2_dffs[45] & T1L91Q & N33_sload_path[44];
NB2_dffs[44] = DFFE(NB2_dffs[44]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[44] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC7_16_E1
--operation mode is normal

NB5_dffs[44]_lut_out = NB5_dffs[45] & (N33_sload_path[44] # !NC1L9Q) # !NB5_dffs[45] & N33_sload_path[44] & NC1L9Q;
NB5_dffs[44] = DFFE(NB5_dffs[44]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC1_2_H1
--operation mode is normal

NB3_dffs[45]_lut_out = J1_COMM_ctrl_local.id[45] & (ED1_ID_LOAD # NB3_dffs[46]) # !J1_COMM_ctrl_local.id[45] & !ED1_ID_LOAD & NB3_dffs[46];
NB3_dffs[45] = DFFE(NB3_dffs[45]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC7_14_E1
--operation mode is normal

NB2_dffs[45]_lut_out = NB2_dffs[46] & (N33_sload_path[45] # !T1L91Q) # !NB2_dffs[46] & T1L91Q & N33_sload_path[45];
NB2_dffs[45] = DFFE(NB2_dffs[45]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[45] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC4_16_E1
--operation mode is normal

NB5_dffs[45]_lut_out = NC1L9Q & N33_sload_path[45] # !NC1L9Q & NB5_dffs[46];
NB5_dffs[45] = DFFE(NB5_dffs[45]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC3_2_H1
--operation mode is normal

NB3_dffs[46]_lut_out = J1_COMM_ctrl_local.id[46] & (NB3_dffs[47] # ED1_ID_LOAD) # !J1_COMM_ctrl_local.id[46] & NB3_dffs[47] & !ED1_ID_LOAD;
NB3_dffs[46] = DFFE(NB3_dffs[46]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC3_14_E1
--operation mode is normal

NB2_dffs[46]_lut_out = NB2_dffs[47] & (N33_sload_path[46] # !T1L91Q) # !NB2_dffs[47] & T1L91Q & N33_sload_path[46];
NB2_dffs[46] = DFFE(NB2_dffs[46]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[46] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC9_16_E1
--operation mode is normal

NB5_dffs[46]_lut_out = NB5_dffs[47] & (N33_sload_path[46] # !NC1L9Q) # !NB5_dffs[47] & N33_sload_path[46] & NC1L9Q;
NB5_dffs[46] = DFFE(NB5_dffs[46]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--NB3_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC5_2_H1
--operation mode is normal

NB3_dffs[47]_lut_out = ED1_ID_LOAD & J1_COMM_ctrl_local.id[47];
NB3_dffs[47] = DFFE(NB3_dffs[47]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst37);


--NB2_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC9_14_E1
--operation mode is normal

NB2_dffs[47]_lut_out = T1L91Q & N33_sload_path[47];
NB2_dffs[47] = DFFE(NB2_dffs[47]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst36);


--NB5_dffs[47] is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC3_16_E1
--operation mode is normal

NB5_dffs[47]_lut_out = N33_sload_path[47] & NC1L9Q;
NB5_dffs[47] = DFFE(NB5_dffs[47]_lut_out, GLOBAL(JE1_outclock0), , , S1_inst38);


--SD1L49 is daq:inst_daq|ahb_master:inst_ahb_master|i~8618 at LC1_13_A2
--operation mode is normal

SD1L49 = SE1_SLAVEHRESP[0] & (SE1_SLAVEHREADYO & SD1L77 # !SE1_SLAVEHRESP[1]) # !SE1_SLAVEHRESP[0] & SE1_SLAVEHREADYO & SD1L77;


--J1L855 is slaveregister:inst_slaveregister|i3820~511 at LC7_8_C1
--operation mode is normal

J1L855 = J1_i908 # J1L202 # KE1L53Q & KE1L63Q;


--J1L955 is slaveregister:inst_slaveregister|i3820~513 at LC7_7_I1
--operation mode is normal

J1L955 = J1L287 & (J1_i410 # KE1L73Q # KE1L63Q);

--J1L665 is slaveregister:inst_slaveregister|i3820~522 at LC7_7_I1
--operation mode is normal

J1L665 = J1L287 & (J1_i410 # KE1L73Q # KE1L63Q);


--J1L311 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~26 at LC3_4_B1
--operation mode is normal

J1L311 = KE1L73Q # KE1L63Q # J1_i306 # !KE1L53Q;

--J1L511 is slaveregister:inst_slaveregister|CS_ctrl_local.CS_time[0]~33 at LC3_4_B1
--operation mode is normal

J1L511 = KE1L73Q # KE1L63Q # J1_i306 # !KE1L53Q;


--J1L65 is slaveregister:inst_slaveregister|COMM_ctrl_local.reboot_req~16 at LC8_12_M1
--operation mode is normal

J1L65 = KE1L53Q # KE1L63Q # J1_i1217 # KE1L73Q;


--J1L373 is slaveregister:inst_slaveregister|i3496~581 at LC8_5_D1
--operation mode is normal

J1L373 = !KE1L73Q & !KE1L63Q & !KE1L83Q & !J1_i1654;


--J1L073 is slaveregister:inst_slaveregister|i3480~369 at LC8_2_I1
--operation mode is normal

J1L073 = (J1_i1217 # J1L112 & (KE1L73Q # KE1L63Q)) & CASCADE(J1L912);

--J1L173 is slaveregister:inst_slaveregister|i3480~370 at LC8_2_I1
--operation mode is normal

J1L173 = (J1_i1217 # J1L112 & (KE1L73Q # KE1L63Q)) & CASCADE(J1L912);


--DE2L812 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7364 at LC7_8_Z3
--operation mode is normal

DE2L812 = DE2L613Q # DE2L813Q # DE2L912 # DE2L523Q;


--DE2L912 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7368 at LC2_8_Z3
--operation mode is normal

DE2L912 = DE2L713Q # DE2L623Q # DE1L123Q # DE2L913Q;


--DE2L022 is daq:inst_daq|pingpong:pong|ADC_input:inst_ADC_input|ATWD_interface:inst_ATWD_interface|ATWD_control:inst_ATWD_control|i~7380 at LC4_8_Z3
--operation mode is normal

DE2L022 = DE2L223Q # DE2L813Q # !DE2L762;


--VC1L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~92 at LC5_10_D3
--operation mode is normal

VC1L6 = VC1L7 # N21_pre_out[5] # N21_pre_out[2] # N21_pre_out[1];


--VC1L7 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~96 at LC3_10_D3
--operation mode is normal

VC1L7 = N21_pre_out[3] # N21_pre_out[4] # !N21_sload_path[0] # !NC1L61Q;


--VC1L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~92 at LC9_12_D3
--operation mode is normal

VC1L3 = N21_pre_out[5] & VC1L4 & N21_pre_out[1] & N21_sload_path[0];


--VC1L4 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~96 at LC10_11_D3
--operation mode is normal

VC1L4 = VC1_b_non_empty & N21_pre_out[3] & N21_pre_out[4] & N21_pre_out[2];


--J1L504 is slaveregister:inst_slaveregister|i3526~232 at LC6_1_A3
--operation mode is normal

J1L504 = (DD1L67 # DD1L87 # DD1L08 # DD1L38) & CASCADE(DD1L3);


--DD1L38 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~335 at LC10_2_A3
--operation mode is normal

DD1L38 = DD1L28 # DD1L47 & (DD1L06 # DD1L48);


--DD1L48 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~339 at LC6_6_A3
--operation mode is normal

DD1L48 = DD1L58 # DD1L46 # DD1L66 # DD1L26;


--DD1L58 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~341 at LC8_9_A3
--operation mode is normal

DD1L58 = DD1L27 # DD1L86 # DD1L07;


--TB41_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC8_10_L3
--operation mode is normal

TB41_aeb_out = N61_sload_path[4];


--TB4_aeb_out is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC9_13_L4
--operation mode is normal

TB4_aeb_out = N4_sload_path[4];


--GC24L1 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|$00012~0 at LC1_10_B3
--operation mode is normal

GC24L1 = ED1L87Q;


--UB6L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~162 at LC8_15_I3
--operation mode is normal

UB6L81 = UB6_or_node[0][6];


--WC1L231 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]~0 at LC7_15_D3
--operation mode is normal

WC1L231 = !UC1_rd_ptr_lsb;


--N32L81 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|DCOM_tcal_timer:b2v_DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_12_T2
--operation mode is normal

N32L81 = !N32_cout;


--N02L8 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC8_11_J3
--operation mode is normal

N02L8 = N02_cout;


--N12L9 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC10_7_J3
--operation mode is normal

N12L9 = !N12_cout;


--N81L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]~0 at LC1_8_J3
--operation mode is normal

N81L43 = !N81_the_carries[10];


--N61L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_10_L3
--operation mode is normal

N61L31 = !N61_cout;


--N71L11 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC6_11_L3
--operation mode is normal

N71L11 = N71_cout;


--N7L43 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_3_H1
--operation mode is normal

N7L43 = !N7_cout;


--N11L41 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_12_D3
--operation mode is normal

N11L41 = !N11_cout;


--N8L6 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC3_7_N2
--operation mode is normal

N8L6 = !N8_cout;


--N4L31 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_rx_chan_ap:b2v_DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_14_L4
--operation mode is normal

N4L31 = !N4_cout;


--N12L3 is comm_wrapper:inst_comm_wrapper|dcom_ap:inst_dcom_ap|dc_tx_chan_ap:b2v_DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0 at LC6_7_J3
--operation mode is arithmetic

N12L3 = CARRY(N02L8);


--~GND is ~GND at LC3_3_K3
--operation mode is normal

~GND = GND;


--~VCC is ~VCC at LC6_8_A2
--operation mode is normal

~VCC = VCC;


--CLK3p is CLK3p at Pin_R23
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p at Pin_Y5
--operation mode is input

CLK4p = INPUT();


--COM_AD_D[1] is COM_AD_D[1] at Pin_R5
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[0] is COM_AD_D[0] at Pin_R6
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_OTR is COM_AD_OTR at Pin_H4
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx at Pin_H3
--operation mode is input

HDV_Rx = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1] at Pin_AA13
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0] at Pin_AA22
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FL_ATTN is FL_ATTN at Pin_M24
--operation mode is input

FL_ATTN = INPUT();


--FL_TDO is FL_TDO at Pin_L20
--operation mode is input

FL_TDO = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR at Pin_AE9
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_DOWN_A is COINC_DOWN_A at Pin_AA10
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR at Pin_AB9
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_DOWN_B is COINC_DOWN_B at Pin_AC10
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR at Pin_AE10
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_A is COINC_UP_A at Pin_AB10
--operation mode is input

COINC_UP_A = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR at Pin_AF10
--operation mode is input

COINC_UP_BBAR = INPUT();


--COINC_UP_B is COINC_UP_B at Pin_AD10
--operation mode is input

COINC_UP_B = INPUT();


--PLD_FPGA_nOE is PLD_FPGA_nOE at Pin_Y24
--operation mode is input

PLD_FPGA_nOE = INPUT();


--PLD_FPGA_nWE is PLD_FPGA_nWE at Pin_W22
--operation mode is input

PLD_FPGA_nWE = INPUT();


--CLK2p is CLK2p at Pin_W6
--operation mode is input

CLK2p = INPUT();


--MultiSPE is MultiSPE at Pin_AF12
--operation mode is input

MultiSPE = INPUT();


--OneSPE is OneSPE at Pin_AF15
--operation mode is input

OneSPE = INPUT();


--TriggerComplete_0 is TriggerComplete_0 at Pin_AA14
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1 at Pin_AC17
--operation mode is input

TriggerComplete_1 = INPUT();


--A_nB is A_nB at Pin_E4
--operation mode is input

A_nB = INPUT();


--CLK1p is CLK1p at Pin_P20
--operation mode is input

CLK1p = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2] at Pin_AB11
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3] at Pin_AC11
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4] at Pin_AD11
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5] at Pin_AF11
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6] at Pin_AA12
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7] at Pin_AB12
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8] at Pin_AE11
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[10] is FLASH_AD_D[10] at Pin_AD12
--operation mode is input

FLASH_AD_D[10] = INPUT();


--FLASH_AD_D[11] is FLASH_AD_D[11] at Pin_AC13
--operation mode is input

FLASH_AD_D[11] = INPUT();


--FLASH_NCO is FLASH_NCO at Pin_AB14
--operation mode is input

FLASH_NCO = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9] at Pin_AC12
--operation mode is input

FLASH_AD_D[9] = INPUT();


--ATWD0_D[9] is ATWD0_D[9] at Pin_AD17
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[8] is ATWD0_D[8] at Pin_AF17
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[7] is ATWD0_D[7] at Pin_W16
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD1_D[9] is ATWD1_D[9] at Pin_AE20
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[8] is ATWD1_D[8] at Pin_AD21
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[7] is ATWD1_D[7] at Pin_AA18
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD0_D[2] is ATWD0_D[2] at Pin_AC15
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1] at Pin_V15
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[0] is ATWD0_D[0] at Pin_Y15
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[5] is ATWD0_D[5] at Pin_AB16
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4] at Pin_AE16
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[3] is ATWD0_D[3] at Pin_AA15
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[6] is ATWD0_D[6] at Pin_AA16
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD1_D[2] is ATWD1_D[2] at Pin_AB18
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1] at Pin_AF18
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[0] is ATWD1_D[0] at Pin_AA17
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[5] is ATWD1_D[5] at Pin_AC19
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4] at Pin_AC20
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[3] is ATWD1_D[3] at Pin_AD18
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[6] is ATWD1_D[6] at Pin_AE22
--operation mode is input

ATWD1_D[6] = INPUT();


--COM_AD_D[11] is COM_AD_D[11] at Pin_H5
--operation mode is input

COM_AD_D[11] = INPUT();


--COM_AD_D[10] is COM_AD_D[10] at Pin_J3
--operation mode is input

COM_AD_D[10] = INPUT();


--COM_AD_D[2] is COM_AD_D[2] at Pin_L5
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[9] is COM_AD_D[9] at Pin_J4
--operation mode is input

COM_AD_D[9] = INPUT();


--COM_AD_D[3] is COM_AD_D[3] at Pin_L4
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[8] is COM_AD_D[8] at Pin_J5
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[4] is COM_AD_D[4] at Pin_L3
--operation mode is input

COM_AD_D[4] = INPUT();


--COM_AD_D[7] is COM_AD_D[7] at Pin_K3
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[5] is COM_AD_D[5] at Pin_K5
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[6] is COM_AD_D[6] at Pin_K4
--operation mode is input

COM_AD_D[6] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p at Pin_M4
--operation mode is output

CLKLK_OUT2p = OUTPUT(JE1_outclock1);


--COMM_RESET is COMM_RESET at Pin_AA24
--operation mode is output

COMM_RESET = OUTPUT(!Q1_SYS_RESET);


--FPGA_LOADED is FPGA_LOADED at Pin_Y23
--operation mode is output

FPGA_LOADED = OUTPUT(GND);


--COM_TX_SLEEP is COM_TX_SLEEP at Pin_U2
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13] at Pin_T2
--operation mode is output

COM_DB[13] = OUTPUT(S1_inst23[7]);


--COM_DB[12] is COM_DB[12] at Pin_T1
--operation mode is output

COM_DB[12] = OUTPUT(S1_inst23[6]);


--COM_DB[11] is COM_DB[11] at Pin_R2
--operation mode is output

COM_DB[11] = OUTPUT(S1_inst23[5]);


--COM_DB[10] is COM_DB[10] at Pin_R1
--operation mode is output

COM_DB[10] = OUTPUT(S1_inst23[4]);


--COM_DB[9] is COM_DB[9] at Pin_M2
--operation mode is output

COM_DB[9] = OUTPUT(S1_inst23[3]);


--COM_DB[8] is COM_DB[8] at Pin_M1
--operation mode is output

COM_DB[8] = OUTPUT(S1_inst23[2]);


--COM_DB[7] is COM_DB[7] at Pin_L2
--operation mode is output

COM_DB[7] = OUTPUT(S1_inst23[1]);


--COM_DB[6] is COM_DB[6] at Pin_L1
--operation mode is output

COM_DB[6] = OUTPUT(S1_inst23[0]);


--COM_DB[5] is COM_DB[5] at Pin_K2
--operation mode is output

COM_DB[5]_tri_out = TRI(GND, GND);
COM_DB[5] = OUTPUT(COM_DB[5]_tri_out);


--COM_DB[4] is COM_DB[4] at Pin_U1
--operation mode is output

COM_DB[4]_tri_out = TRI(GND, GND);
COM_DB[4] = OUTPUT(COM_DB[4]_tri_out);


--COM_DB[3] is COM_DB[3] at Pin_W20
--operation mode is output

COM_DB[3]_tri_out = TRI(GND, GND);
COM_DB[3] = OUTPUT(COM_DB[3]_tri_out);


--COM_DB[2] is COM_DB[2] at Pin_Y19
--operation mode is output

COM_DB[2]_tri_out = TRI(GND, GND);
COM_DB[2] = OUTPUT(COM_DB[2]_tri_out);


--COM_DB[1] is COM_DB[1] at Pin_AA19
--operation mode is output

COM_DB[1]_tri_out = TRI(GND, GND);
COM_DB[1] = OUTPUT(COM_DB[1]_tri_out);


--COM_DB[0] is COM_DB[0] at Pin_AB22
--operation mode is output

COM_DB[0]_tri_out = TRI(GND, GND);
COM_DB[0] = OUTPUT(COM_DB[0]_tri_out);


--HDV_RxENA is HDV_RxENA at Pin_G4
--operation mode is output

HDV_RxENA = OUTPUT(VCC);


--HDV_TxENA is HDV_TxENA at Pin_G3
--operation mode is output

HDV_TxENA = OUTPUT(GND);


--HDV_IN is HDV_IN at Pin_F4
--operation mode is output

HDV_IN = OUTPUT(GND);


--FLASH_AD_STBY is FLASH_AD_STBY at Pin_AB13
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--ATWDTrigger_0 is ATWDTrigger_0 at Pin_AB8
--operation mode is output

ATWDTrigger_0 = OUTPUT(VD1_ATWDTrigger_A_sig);


--OutputEnable_0 is OutputEnable_0 at Pin_W14
--operation mode is output

OutputEnable_0 = OUTPUT(DE1L962Q);


--CounterClock_0 is CounterClock_0 at Pin_W15
--operation mode is output

CounterClock_0 = OUTPUT(DE1L32Q);


--ShiftClock_0 is ShiftClock_0 at Pin_AC14
--operation mode is output

ShiftClock_0 = OUTPUT(DE1L513Q);


--RampSet_0 is RampSet_0 at Pin_AD15
--operation mode is output

RampSet_0 = OUTPUT(DE1L172Q);


--ChannelSelect_0[1] is ChannelSelect_0[1] at Pin_AB15
--operation mode is output

ChannelSelect_0[1] = OUTPUT(DE1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0] at Pin_AF16
--operation mode is output

ChannelSelect_0[0] = OUTPUT(DE1_channel[0]);


--ReadWrite_0 is ReadWrite_0 at Pin_AD16
--operation mode is output

ReadWrite_0 = OUTPUT(DE1L182Q);


--AnalogReset_0 is AnalogReset_0 at Pin_AC16
--operation mode is output

AnalogReset_0 = OUTPUT(DE1L1Q);


--DigitalReset_0 is DigitalReset_0 at Pin_V16
--operation mode is output

DigitalReset_0 = OUTPUT(DE1L42Q);


--DigitalSet_0 is DigitalSet_0 at Pin_Y16
--operation mode is output

DigitalSet_0 = OUTPUT(DE1L52Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP at Pin_AC26
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--ATWDTrigger_1 is ATWDTrigger_1 at Pin_AD7
--operation mode is output

ATWDTrigger_1 = OUTPUT(VD1_ATWDTrigger_B_sig);


--OutputEnable_1 is OutputEnable_1 at Pin_W17
--operation mode is output

OutputEnable_1 = OUTPUT(DE2L962Q);


--CounterClock_1 is CounterClock_1 at Pin_AB17
--operation mode is output

CounterClock_1 = OUTPUT(DE2L32Q);


--ShiftClock_1 is ShiftClock_1 at Pin_Y17
--operation mode is output

ShiftClock_1 = OUTPUT(DE2L513Q);


--RampSet_1 is RampSet_1 at Pin_AE18
--operation mode is output

RampSet_1 = OUTPUT(DE2L172Q);


--ChannelSelect_1[1] is ChannelSelect_1[1] at Pin_Y18
--operation mode is output

ChannelSelect_1[1] = OUTPUT(DE2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0] at Pin_AD19
--operation mode is output

ChannelSelect_1[0] = OUTPUT(DE2_channel[0]);


--ReadWrite_1 is ReadWrite_1 at Pin_AD20
--operation mode is output

ReadWrite_1 = OUTPUT(DE2L182Q);


--AnalogReset_1 is AnalogReset_1 at Pin_AC18
--operation mode is output

AnalogReset_1 = OUTPUT(DE2L1Q);


--DigitalReset_1 is DigitalReset_1 at Pin_W18
--operation mode is output

DigitalReset_1 = OUTPUT(DE2L42Q);


--DigitalSet_1 is DigitalSet_1 at Pin_AE23
--operation mode is output

DigitalSet_1 = OUTPUT(DE2L52Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP at Pin_AC25
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl at Pin_AD8
--operation mode is output

MultiSPE_nl_tri_out = TRI(GND, GND);
MultiSPE_nl = OUTPUT(MultiSPE_nl_tri_out);


--OneSPE_nl is OneSPE_nl at Pin_AB19
--operation mode is output

OneSPE_nl_tri_out = TRI(GND, GND);
OneSPE_nl = OUTPUT(OneSPE_nl_tri_out);


--FE_TEST_PULSE is FE_TEST_PULSE at Pin_AC22
--operation mode is output

FE_TEST_PULSE = OUTPUT(B1L22Q);


--FE_PULSER_P[3] is FE_PULSER_P[3] at Pin_T22
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(B1L02Q, B1_i474);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2] at Pin_U22
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(B1L91Q, B1_i474);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1] at Pin_V23
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(B1L81Q, B1_i474);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0] at Pin_W24
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(B1L71Q, B1_i474);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3] at Pin_T24
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(B1L61Q, B1_i474);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2] at Pin_U23
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(B1L51Q, B1_i474);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1] at Pin_V24
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(B1L41Q, B1_i474);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0] at Pin_W23
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(B1L31Q, B1_i474);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[7] is R2BUS[7] at Pin_Y22
--operation mode is output

R2BUS[7]_tri_out = TRI(B1L69Q, B1_i474);
R2BUS[7] = OUTPUT(R2BUS[7]_tri_out);


--R2BUS[6] is R2BUS[6] at Pin_Y21
--operation mode is output

R2BUS[6]_tri_out = TRI(B1L59Q, B1_i474);
R2BUS[6] = OUTPUT(R2BUS[6]_tri_out);


--R2BUS[5] is R2BUS[5] at Pin_Y20
--operation mode is output

R2BUS[5]_tri_out = TRI(B1L49Q, B1_i474);
R2BUS[5] = OUTPUT(R2BUS[5]_tri_out);


--R2BUS[4] is R2BUS[4] at Pin_AA21
--operation mode is output

R2BUS[4]_tri_out = TRI(B1L39Q, B1_i474);
R2BUS[4] = OUTPUT(R2BUS[4]_tri_out);


--R2BUS[3] is R2BUS[3] at Pin_AA20
--operation mode is output

R2BUS[3]_tri_out = TRI(B1L29Q, B1_i474);
R2BUS[3] = OUTPUT(R2BUS[3]_tri_out);


--R2BUS[2] is R2BUS[2] at Pin_AB20
--operation mode is output

R2BUS[2]_tri_out = TRI(B1L19Q, B1_i474);
R2BUS[2] = OUTPUT(R2BUS[2]_tri_out);


--R2BUS[1] is R2BUS[1] at Pin_AB21
--operation mode is output

R2BUS[1]_tri_out = TRI(B1L09Q, B1_i474);
R2BUS[1] = OUTPUT(R2BUS[1]_tri_out);


--R2BUS[0] is R2BUS[0] at Pin_AD22
--operation mode is output

R2BUS[0]_tri_out = TRI(B1L98Q, B1_i474);
R2BUS[0] = OUTPUT(R2BUS[0]_tri_out);


--SingleLED_TRIGGER is SingleLED_TRIGGER at Pin_AA1
--operation mode is output

SingleLED_TRIGGER = OUTPUT(B1_led_out);


--FL_Trigger is FL_Trigger at Pin_M23
--operation mode is output

FL_Trigger = OUTPUT(B1_flasher_board_out);


--FL_Trigger_bar is FL_Trigger_bar at Pin_N23
--operation mode is output

FL_Trigger_bar = OUTPUT(!B1_flasher_board_out);


--FL_AUX_RESET is FL_AUX_RESET at Pin_M25
--operation mode is output

FL_AUX_RESET = OUTPUT(GND);


--FL_TMS is FL_TMS at Pin_L19
--operation mode is output

FL_TMS = OUTPUT(GND);


--FL_TCK is FL_TCK at Pin_M21
--operation mode is output

FL_TCK = OUTPUT(GND);


--FL_TDI is FL_TDI at Pin_M19
--operation mode is output

FL_TDI = OUTPUT(GND);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN at Pin_AB2
--operation mode is output

COINCIDENCE_OUT_DOWN = OUTPUT(GND);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH at Pin_AC9
--operation mode is output

COINC_DOWN_ALATCH = OUTPUT(GND);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH at Pin_AD9
--operation mode is output

COINC_DOWN_BLATCH = OUTPUT(GND);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP at Pin_AB1
--operation mode is output

COINCIDENCE_OUT_UP = OUTPUT(GND);


--COINC_UP_ALATCH is COINC_UP_ALATCH at Pin_AF9
--operation mode is output

COINC_UP_ALATCH = OUTPUT(GND);


--COINC_UP_BLATCH is COINC_UP_BLATCH at Pin_AA11
--operation mode is output

COINC_UP_BLATCH = OUTPUT(GND);


--PLD_FPGA[7] is PLD_FPGA[7] at Pin_V20
--operation mode is bidir

PLD_FPGA[7]_tri_out = TRI(GND, GND);
PLD_FPGA[7] = BIDIR(PLD_FPGA[7]_tri_out);


--PLD_FPGA[6] is PLD_FPGA[6] at Pin_V21
--operation mode is bidir

PLD_FPGA[6]_tri_out = TRI(GND, GND);
PLD_FPGA[6] = BIDIR(PLD_FPGA[6]_tri_out);


--PLD_FPGA[5] is PLD_FPGA[5] at Pin_V22
--operation mode is bidir

PLD_FPGA[5]_tri_out = TRI(GND, GND);
PLD_FPGA[5] = BIDIR(PLD_FPGA[5]_tri_out);


--PLD_FPGA[4] is PLD_FPGA[4] at Pin_U20
--operation mode is bidir

PLD_FPGA[4]_tri_out = TRI(GND, GND);
PLD_FPGA[4] = BIDIR(PLD_FPGA[4]_tri_out);


--PLD_FPGA[3] is PLD_FPGA[3] at Pin_U21
--operation mode is bidir

PLD_FPGA[3]_tri_out = TRI(GND, GND);
PLD_FPGA[3] = BIDIR(PLD_FPGA[3]_tri_out);


--PLD_FPGA[2] is PLD_FPGA[2] at Pin_T20
--operation mode is bidir

PLD_FPGA[2]_tri_out = TRI(GND, GND);
PLD_FPGA[2] = BIDIR(PLD_FPGA[2]_tri_out);


--PLD_FPGA[1] is PLD_FPGA[1] at Pin_T21
--operation mode is bidir

PLD_FPGA[1]_tri_out = TRI(GND, GND);
PLD_FPGA[1] = BIDIR(PLD_FPGA[1]_tri_out);


--PLD_FPGA[0] is PLD_FPGA[0] at Pin_R20
--operation mode is bidir

PLD_FPGA[0]_tri_out = TRI(GND, GND);
PLD_FPGA[0] = BIDIR(PLD_FPGA[0]_tri_out);


--PLD_FPGA_BUSY is PLD_FPGA_BUSY at Pin_V19
--operation mode is output

PLD_FPGA_BUSY_tri_out = TRI(GND, GND);
PLD_FPGA_BUSY = OUTPUT(PLD_FPGA_BUSY_tri_out);


--FPGA_D[7] is FPGA_D[7] at Pin_AC2
--operation mode is output

FPGA_D[7]_tri_out = TRI(GND, GND);
FPGA_D[7] = OUTPUT(FPGA_D[7]_tri_out);


--FPGA_D[6] is FPGA_D[6] at Pin_AA2
--operation mode is output

FPGA_D[6]_tri_out = TRI(GND, GND);
FPGA_D[6] = OUTPUT(FPGA_D[6]_tri_out);


--FPGA_D[5] is FPGA_D[5] at Pin_Y2
--operation mode is output

FPGA_D[5]_tri_out = TRI(GND, GND);
FPGA_D[5] = OUTPUT(FPGA_D[5]_tri_out);


--FPGA_D[4] is FPGA_D[4] at Pin_Y1
--operation mode is output

FPGA_D[4]_tri_out = TRI(GND, GND);
FPGA_D[4] = OUTPUT(FPGA_D[4]_tri_out);


--FPGA_D[3] is FPGA_D[3] at Pin_V2
--operation mode is output

FPGA_D[3]_tri_out = TRI(GND, GND);
FPGA_D[3] = OUTPUT(FPGA_D[3]_tri_out);


--FPGA_D[2] is FPGA_D[2] at Pin_V1
--operation mode is output

FPGA_D[2]_tri_out = TRI(GND, GND);
FPGA_D[2] = OUTPUT(FPGA_D[2]_tri_out);


--FPGA_D[1] is FPGA_D[1] at Pin_W2
--operation mode is output

FPGA_D[1]_tri_out = TRI(GND, GND);
FPGA_D[1] = OUTPUT(FPGA_D[1]_tri_out);


--FPGA_D[0] is FPGA_D[0] at Pin_W1
--operation mode is output

FPGA_D[0]_tri_out = TRI(GND, GND);
FPGA_D[0] = OUTPUT(FPGA_D[0]_tri_out);


--FPGA_DA is FPGA_DA at Pin_E3
--operation mode is output

FPGA_DA_tri_out = TRI(GND, GND);
FPGA_DA = OUTPUT(FPGA_DA_tri_out);


--FPGA_CE is FPGA_CE at Pin_F3
--operation mode is output

FPGA_CE_tri_out = TRI(GND, GND);
FPGA_CE = OUTPUT(FPGA_CE_tri_out);


--FPGA_RW is FPGA_RW at Pin_W21
--operation mode is output

FPGA_RW_tri_out = TRI(GND, GND);
FPGA_RW = OUTPUT(FPGA_RW_tri_out);


--PGM[15] is PGM[15] at Pin_Y3
--operation mode is output

PGM[15]_tri_out = TRI(GND, GND);
PGM[15] = OUTPUT(PGM[15]_tri_out);


--PGM[14] is PGM[14] at Pin_Y4
--operation mode is output

PGM[14]_tri_out = TRI(GND, GND);
PGM[14] = OUTPUT(PGM[14]_tri_out);


--PGM[13] is PGM[13] at Pin_V7
--operation mode is output

PGM[13]_tri_out = TRI(GND, GND);
PGM[13] = OUTPUT(PGM[13]_tri_out);


--PGM[12] is PGM[12] at Pin_M5
--operation mode is output

PGM[12]_tri_out = TRI(GND, GND);
PGM[12] = OUTPUT(PGM[12]_tri_out);


--PGM[11] is PGM[11] at Pin_P21
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10] at Pin_AB4
--operation mode is output

PGM[10]_tri_out = TRI(GND, GND);
PGM[10] = OUTPUT(PGM[10]_tri_out);


--PGM[9] is PGM[9] at Pin_R24
--operation mode is output

PGM[9]_tri_out = TRI(GND, GND);
PGM[9] = OUTPUT(PGM[9]_tri_out);


--PGM[8] is PGM[8] at Pin_AB3
--operation mode is output

PGM[8]_tri_out = TRI(GND, GND);
PGM[8] = OUTPUT(PGM[8]_tri_out);


--PGM[7] is PGM[7] at Pin_U24
--operation mode is output

PGM[7]_tri_out = TRI(GND, GND);
PGM[7] = OUTPUT(PGM[7]_tri_out);


--PGM[6] is PGM[6] at Pin_T7
--operation mode is output

PGM[6]_tri_out = TRI(GND, GND);
PGM[6] = OUTPUT(PGM[6]_tri_out);


--PGM[5] is PGM[5] at Pin_V3
--operation mode is output

PGM[5]_tri_out = TRI(GND, GND);
PGM[5] = OUTPUT(PGM[5]_tri_out);


--PGM[4] is PGM[4] at Pin_A18
--operation mode is output

PGM[4]_tri_out = TRI(GND, GND);
PGM[4] = OUTPUT(PGM[4]_tri_out);


--PGM[3] is PGM[3] at Pin_A20
--operation mode is output

PGM[3]_tri_out = TRI(GND, GND);
PGM[3] = OUTPUT(PGM[3]_tri_out);


--PGM[2] is PGM[2] at Pin_B22
--operation mode is output

PGM[2]_tri_out = TRI(GND, GND);
PGM[2] = OUTPUT(PGM[2]_tri_out);


--PGM[1] is PGM[1] at Pin_B18
--operation mode is output

PGM[1]_tri_out = TRI(GND, GND);
PGM[1] = OUTPUT(PGM[1]_tri_out);


--PGM[0] is PGM[0] at Pin_B20
--operation mode is output

PGM[0]_tri_out = TRI(GND, GND);
PGM[0] = OUTPUT(PGM[0]_tri_out);


--UARTRXD is UARTRXD at Pin_F21
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN at Pin_H19
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN at Pin_H22
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN at Pin_G22
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK at Pin_K16
--operation mode is input

EBIACK = INPUT();


--WE25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout at Pin_F12
--operation mode is bidir

WE25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0] at Pin_F12
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(SE1L572, SE1L372);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--WE35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout at Pin_H11
--operation mode is bidir

WE35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1] at Pin_H11
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(SE1L672, SE1L372);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--WE45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout at Pin_J10
--operation mode is bidir

WE45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2] at Pin_J10
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(SE1L772, SE1L372);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--WE55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout at Pin_K10
--operation mode is bidir

WE55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3] at Pin_K10
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(SE1L872, SE1L372);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--WE91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout at Pin_J13
--operation mode is bidir

WE91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0] at Pin_J13
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(SE1L732, SE1L332);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--WE02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout at Pin_H13
--operation mode is bidir

WE02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1] at Pin_H13
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(SE1L832, SE1L332);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--WE12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout at Pin_F13
--operation mode is bidir

WE12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2] at Pin_F13
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(SE1L932, SE1L332);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--WE22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout at Pin_G13
--operation mode is bidir

WE22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3] at Pin_G13
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(SE1L042, SE1L332);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--WE32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout at Pin_E13
--operation mode is bidir

WE32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4] at Pin_E13
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(SE1L142, SE1L332);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--WE42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout at Pin_D13
--operation mode is bidir

WE42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5] at Pin_D13
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(SE1L242, SE1L332);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--WE52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout at Pin_C13
--operation mode is bidir

WE52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6] at Pin_C13
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(SE1L342, SE1L332);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--WE62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout at Pin_B12
--operation mode is bidir

WE62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7] at Pin_B12
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(SE1L442, SE1L332);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--WE72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout at Pin_E12
--operation mode is bidir

WE72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8] at Pin_E12
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(SE1L542, SE1L432);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--WE82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout at Pin_G12
--operation mode is bidir

WE82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9] at Pin_G12
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(SE1L642, SE1L432);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--WE92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout at Pin_J12
--operation mode is bidir

WE92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10] at Pin_J12
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(SE1L742, SE1L432);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--WE03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout at Pin_A12
--operation mode is bidir

WE03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11] at Pin_A12
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(SE1L842, SE1L432);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--WE13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout at Pin_C12
--operation mode is bidir

WE13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12] at Pin_C12
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(SE1L942, SE1L432);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--WE23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout at Pin_B11
--operation mode is bidir

WE23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13] at Pin_B11
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(SE1L052, SE1L432);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--WE33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout at Pin_K13
--operation mode is bidir

WE33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14] at Pin_K13
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(SE1L152, SE1L432);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--WE43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout at Pin_A11
--operation mode is bidir

WE43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15] at Pin_A11
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(SE1L252, SE1L432);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--WE53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout at Pin_A9
--operation mode is bidir

WE53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16] at Pin_A9
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(SE1L352, SE1L532);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--WE63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout at Pin_H10
--operation mode is bidir

WE63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17] at Pin_H10
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(SE1L452, SE1L532);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--WE73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout at Pin_B9
--operation mode is bidir

WE73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18] at Pin_B9
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(SE1L552, SE1L532);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--WE83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout at Pin_C9
--operation mode is bidir

WE83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19] at Pin_C9
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(SE1L652, SE1L532);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--WE93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout at Pin_E9
--operation mode is bidir

WE93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20] at Pin_E9
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(SE1L752, SE1L532);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--WE04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout at Pin_K12
--operation mode is bidir

WE04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21] at Pin_K12
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(SE1L852, SE1L532);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--WE14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout at Pin_D9
--operation mode is bidir

WE14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22] at Pin_D9
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(SE1L952, SE1L532);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--WE24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout at Pin_G9
--operation mode is bidir

WE24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23] at Pin_G9
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(SE1L062, SE1L532);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--WE34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout at Pin_D8
--operation mode is bidir

WE34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24] at Pin_D8
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(SE1L162, SE1L632);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--WE44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout at Pin_H9
--operation mode is bidir

WE44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25] at Pin_H9
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(SE1L262, SE1L632);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--WE54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout at Pin_A7
--operation mode is bidir

WE54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26] at Pin_A7
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(SE1L362, SE1L632);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--WE64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout at Pin_B7
--operation mode is bidir

WE64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27] at Pin_B7
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(SE1L462, SE1L632);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--WE74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout at Pin_E8
--operation mode is bidir

WE74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28] at Pin_E8
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(SE1L562, SE1L632);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--WE84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout at Pin_G8
--operation mode is bidir

WE84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29] at Pin_G8
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(SE1L662, SE1L632);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--WE94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout at Pin_C7
--operation mode is bidir

WE94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30] at Pin_C7
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(SE1L762, SE1L632);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--WE05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout at Pin_D7
--operation mode is bidir

WE05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31] at Pin_D7
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(SE1L862, SE1L632);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--WE2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout at Pin_C17
--operation mode is bidir

WE2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0] at Pin_C17
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(SE1L55, SE1L35);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--WE3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout at Pin_G16
--operation mode is bidir

WE3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1] at Pin_G16
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(SE1L65, SE1L35);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--WE4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout at Pin_D17
--operation mode is bidir

WE4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2] at Pin_D17
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(SE1L75, SE1L35);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--WE5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout at Pin_E16
--operation mode is bidir

WE5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3] at Pin_E16
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(SE1L85, SE1L35);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--WE6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout at Pin_J15
--operation mode is bidir

WE6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4] at Pin_J15
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(SE1L95, SE1L35);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--WE7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout at Pin_F16
--operation mode is bidir

WE7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5] at Pin_F16
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(SE1L06, SE1L35);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--WE8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout at Pin_G15
--operation mode is bidir

WE8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6] at Pin_G15
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(SE1L16, SE1L35);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--WE9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout at Pin_F15
--operation mode is bidir

WE9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7] at Pin_F15
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(SE1L26, SE1L35);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--WE01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout at Pin_H15
--operation mode is bidir

WE01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8] at Pin_H15
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(SE1L36, SE1L35);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--WE11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout at Pin_E15
--operation mode is bidir

WE11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9] at Pin_E15
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(SE1L46, SE1L35);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--WE21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout at Pin_J14
--operation mode is bidir

WE21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10] at Pin_J14
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(SE1L56, SE1L35);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--WE31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout at Pin_E14
--operation mode is bidir

WE31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11] at Pin_E14
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(SE1L66, SE1L35);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--WE41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout at Pin_K14
--operation mode is bidir

WE41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12] at Pin_K14
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(SE1L76, SE1L35);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--WE51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout at Pin_G14
--operation mode is bidir

WE51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13] at Pin_G14
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(SE1L86, SE1L35);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--WE61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout at Pin_F14
--operation mode is bidir

WE61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14] at Pin_F14
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(SE1L96, SE1L35);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--WE71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout at Pin_H14
--operation mode is bidir

WE71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15] at Pin_H14
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(SE1L07, SE1L35);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--WE75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout at Pin_J21
--operation mode is bidir

WE75_combout = UARTRIN;

--UARTRIN is UARTRIN at Pin_J21
--operation mode is bidir

UARTRIN_tri_out = TRI(SE1L683, SE1L083);
UARTRIN = BIDIR(UARTRIN_tri_out);


--WE65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout at Pin_J22
--operation mode is bidir

WE65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN at Pin_J22
--operation mode is bidir

UARTDCDN_tri_out = TRI(SE1L873, SE1L083);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN at Pin_J20
--operation mode is output

UARTDTRN = OUTPUT(SE1L383);


--UARTRTSN is UARTRTSN at Pin_H21
--operation mode is output

UARTRTSN = OUTPUT(SE1L883);


--UARTTXD is UARTTXD at Pin_G21
--operation mode is output

UARTTXD = OUTPUT(SE1L193);


--EBIBE[0] is EBIBE[0] at Pin_D22
--operation mode is output

EBIBE[0] = OUTPUT(SE1L92);


--EBIBE[1] is EBIBE[1] at Pin_K18
--operation mode is output

EBIBE[1] = OUTPUT(SE1L03);


--EBICSN[0] is EBICSN[0] at Pin_K17
--operation mode is output

EBICSN[0] = OUTPUT(SE1L33);


--EBICSN[1] is EBICSN[1] at Pin_H20
--operation mode is output

EBICSN[1] = OUTPUT(SE1L43);


--EBICSN[2] is EBICSN[2] at Pin_J19
--operation mode is output

EBICSN[2] = OUTPUT(SE1L53);


--EBICSN[3] is EBICSN[3] at Pin_G20
--operation mode is output

EBICSN[3] = OUTPUT(SE1L63);


--EBIADDR[0] is EBIADDR[0] at Pin_F20
--operation mode is output

EBIADDR[0] = OUTPUT(SE1L4);


--EBIADDR[1] is EBIADDR[1] at Pin_C21
--operation mode is output

EBIADDR[1] = OUTPUT(SE1L5);


--EBIADDR[2] is EBIADDR[2] at Pin_E20
--operation mode is output

EBIADDR[2] = OUTPUT(SE1L6);


--EBIADDR[3] is EBIADDR[3] at Pin_H18
--operation mode is output

EBIADDR[3] = OUTPUT(SE1L7);


--EBIADDR[4] is EBIADDR[4] at Pin_G19
--operation mode is output

EBIADDR[4] = OUTPUT(SE1L8);


--EBIADDR[5] is EBIADDR[5] at Pin_J18
--operation mode is output

EBIADDR[5] = OUTPUT(SE1L9);


--EBIADDR[6] is EBIADDR[6] at Pin_J17
--operation mode is output

EBIADDR[6] = OUTPUT(SE1L01);


--EBIADDR[7] is EBIADDR[7] at Pin_G18
--operation mode is output

EBIADDR[7] = OUTPUT(SE1L11);


--EBIADDR[8] is EBIADDR[8] at Pin_D20
--operation mode is output

EBIADDR[8] = OUTPUT(SE1L21);


--EBIADDR[9] is EBIADDR[9] at Pin_F19
--operation mode is output

EBIADDR[9] = OUTPUT(SE1L31);


--EBIADDR[10] is EBIADDR[10] at Pin_H17
--operation mode is output

EBIADDR[10] = OUTPUT(SE1L41);


--EBIADDR[11] is EBIADDR[11] at Pin_E19
--operation mode is output

EBIADDR[11] = OUTPUT(SE1L51);


--EBIADDR[12] is EBIADDR[12] at Pin_C20
--operation mode is output

EBIADDR[12] = OUTPUT(SE1L61);


--EBIADDR[13] is EBIADDR[13] at Pin_D19
--operation mode is output

EBIADDR[13] = OUTPUT(SE1L71);


--EBIADDR[14] is EBIADDR[14] at Pin_F18
--operation mode is output

EBIADDR[14] = OUTPUT(SE1L81);


--EBIADDR[15] is EBIADDR[15] at Pin_C19
--operation mode is output

EBIADDR[15] = OUTPUT(SE1L91);


--EBIADDR[16] is EBIADDR[16] at Pin_G17
--operation mode is output

EBIADDR[16] = OUTPUT(SE1L02);


--EBIADDR[17] is EBIADDR[17] at Pin_K15
--operation mode is output

EBIADDR[17] = OUTPUT(SE1L12);


--EBIADDR[18] is EBIADDR[18] at Pin_D18
--operation mode is output

EBIADDR[18] = OUTPUT(SE1L22);


--EBIADDR[19] is EBIADDR[19] at Pin_E18
--operation mode is output

EBIADDR[19] = OUTPUT(SE1L32);


--EBIADDR[20] is EBIADDR[20] at Pin_H16
--operation mode is output

EBIADDR[20] = OUTPUT(SE1L42);


--EBIADDR[21] is EBIADDR[21] at Pin_F17
--operation mode is output

EBIADDR[21] = OUTPUT(SE1L52);


--EBIADDR[22] is EBIADDR[22] at Pin_C18
--operation mode is output

EBIADDR[22] = OUTPUT(SE1L62);


--EBIADDR[23] is EBIADDR[23] at Pin_J16
--operation mode is output

EBIADDR[23] = OUTPUT(SE1L72);


--EBIADDR[24] is EBIADDR[24] at Pin_E17
--operation mode is output

EBIADDR[24] = OUTPUT(SE1L82);


--EBICLK is EBICLK at Pin_D21
--operation mode is output

EBICLK = OUTPUT(SE1L13);


--EBIOEN is EBIOEN at Pin_C22
--operation mode is output

EBIOEN = OUTPUT(SE1L17);


--EBIWEN is EBIWEN at Pin_E21
--operation mode is output

EBIWEN = OUTPUT(SE1L37);


--SDRAMADDR[0] is SDRAMADDR[0] at Pin_K9
--operation mode is output

SDRAMADDR[0] = OUTPUT(SE1L271);


--SDRAMADDR[1] is SDRAMADDR[1] at Pin_C5
--operation mode is output

SDRAMADDR[1] = OUTPUT(SE1L371);


--SDRAMADDR[2] is SDRAMADDR[2] at Pin_E6
--operation mode is output

SDRAMADDR[2] = OUTPUT(SE1L471);


--SDRAMADDR[3] is SDRAMADDR[3] at Pin_G6
--operation mode is output

SDRAMADDR[3] = OUTPUT(SE1L571);


--SDRAMADDR[4] is SDRAMADDR[4] at Pin_K8
--operation mode is output

SDRAMADDR[4] = OUTPUT(SE1L671);


--SDRAMADDR[5] is SDRAMADDR[5] at Pin_A4
--operation mode is output

SDRAMADDR[5] = OUTPUT(SE1L771);


--SDRAMADDR[6] is SDRAMADDR[6] at Pin_B4
--operation mode is output

SDRAMADDR[6] = OUTPUT(SE1L871);


--SDRAMADDR[7] is SDRAMADDR[7] at Pin_F5
--operation mode is output

SDRAMADDR[7] = OUTPUT(SE1L971);


--SDRAMADDR[8] is SDRAMADDR[8] at Pin_D5
--operation mode is output

SDRAMADDR[8] = OUTPUT(SE1L081);


--SDRAMADDR[9] is SDRAMADDR[9] at Pin_G5
--operation mode is output

SDRAMADDR[9] = OUTPUT(SE1L181);


--SDRAMADDR[10] is SDRAMADDR[10] at Pin_K11
--operation mode is output

SDRAMADDR[10] = OUTPUT(SE1L281);


--SDRAMADDR[11] is SDRAMADDR[11] at Pin_E5
--operation mode is output

SDRAMADDR[11] = OUTPUT(SE1L381);


--SDRAMADDR[12] is SDRAMADDR[12] at Pin_H8
--operation mode is output

SDRAMADDR[12] = OUTPUT(SE1L481);


--SDRAMADDR[13] is SDRAMADDR[13] at Pin_J8
--operation mode is output

SDRAMADDR[13] = OUTPUT(SE1L581);


--SDRAMADDR[14] is SDRAMADDR[14] at Pin_F6
--operation mode is output

SDRAMADDR[14] = OUTPUT(SE1L681);


--SDRAMCSN[0] is SDRAMCSN[0] at Pin_E7
--operation mode is output

SDRAMCSN[0] = OUTPUT(SE1L591);


--SDRAMCSN[1] is SDRAMCSN[1] at Pin_D6
--operation mode is output

SDRAMCSN[1] = OUTPUT(SE1L691);


--SDRAMDQM[0] is SDRAMDQM[0] at Pin_H12
--operation mode is output

SDRAMDQM[0] = OUTPUT(SE1L922);


--SDRAMDQM[1] is SDRAMDQM[1] at Pin_G11
--operation mode is output

SDRAMDQM[1] = OUTPUT(SE1L032);


--SDRAMDQM[2] is SDRAMDQM[2] at Pin_F9
--operation mode is output

SDRAMDQM[2] = OUTPUT(SE1L132);


--SDRAMDQM[3] is SDRAMDQM[3] at Pin_C6
--operation mode is output

SDRAMDQM[3] = OUTPUT(SE1L232);


--SDRAMRASN is SDRAMRASN at Pin_J9
--operation mode is output

SDRAMRASN = OUTPUT(SE1L972);


--SDRAMCASN is SDRAMCASN at Pin_F8
--operation mode is output

SDRAMCASN = OUTPUT(SE1L781);


--SDRAMWEN is SDRAMWEN at Pin_A5
--operation mode is output

SDRAMWEN = OUTPUT(SE1L182);


--SDRAMCLKE is SDRAMCLKE at Pin_F7
--operation mode is output

SDRAMCLKE = OUTPUT(SE1L191);


--SDRAMCLKN is SDRAMCLKN at Pin_G7
--operation mode is output

SDRAMCLKN = OUTPUT(SE1L391);


--SDRAMCLK is SDRAMCLK at Pin_B5
--operation mode is output

SDRAMCLK = OUTPUT(SE1L981);


--XE1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout at Pin_B16
--operation mode is bidir

XE1_combout = nRESET;

--nRESET is nRESET at Pin_B16
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(SE1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF at Pin_H24
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR at Pin_J24
--operation mode is input

nPOR = INPUT();





