# UART
Design in Verilog for Universal Asynchronous Transmitter and Receiver 
