// Generated by CIRCT firtool-1.75.0
// VCS coverage exclude_file
module table_512x1(	// @[generators/rocket-chip/src/main/scala/rocket/BTB.scala:114:26]
  input  [8:0] R0_addr,
  input        R0_en,
  input        R0_clk,
  output       R0_data,
  input  [8:0] W0_addr,
  input        W0_en,
  input        W0_clk,
  input        W0_data
);

  reg Memory[0:511];	// @[generators/rocket-chip/src/main/scala/rocket/BTB.scala:114:26]
  always @(posedge W0_clk) begin	// @[generators/rocket-chip/src/main/scala/rocket/BTB.scala:114:26]
    if (W0_en & 1'h1)	// @[generators/rocket-chip/src/main/scala/rocket/BTB.scala:114:26]
      Memory[W0_addr] <= W0_data;	// @[generators/rocket-chip/src/main/scala/rocket/BTB.scala:114:26]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[generators/rocket-chip/src/main/scala/rocket/BTB.scala:114:26]
    reg [31:0] _RANDOM_MEM;	// @[generators/rocket-chip/src/main/scala/rocket/BTB.scala:114:26]
    initial begin	// @[generators/rocket-chip/src/main/scala/rocket/BTB.scala:114:26]
      `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip/src/main/scala/rocket/BTB.scala:114:26]
      `ifdef RANDOMIZE_MEM_INIT	// @[generators/rocket-chip/src/main/scala/rocket/BTB.scala:114:26]
        for (logic [9:0] i = 10'h0; i < 10'h200; i += 10'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[generators/rocket-chip/src/main/scala/rocket/BTB.scala:114:26]
          Memory[i[8:0]] = _RANDOM_MEM[0];	// @[generators/rocket-chip/src/main/scala/rocket/BTB.scala:114:26]
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 1'bx;	// @[generators/rocket-chip/src/main/scala/rocket/BTB.scala:114:26]
endmodule

