
*** Running vivado
    with args -log Board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Board.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Board.tcl -notrace
Command: synth_design -top Board -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3624
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1101.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Board' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Board.v:2]
INFO: [Synth 8-6157] synthesizing module 'top_CPU' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/top_CPU.v:3]
	Parameter DP0 bound to: 3'b000 
	Parameter DP1 bound to: 3'b001 
	Parameter DP2 bound to: 3'b010 
	Parameter B1 bound to: 3'b011 
	Parameter BL bound to: 3'b100 
	Parameter BX bound to: 3'b101 
	Parameter Und bound to: 3'b110 
	Parameter Idle bound to: 4'b0000 
	Parameter S0 bound to: 4'b0001 
	Parameter S1 bound to: 4'b0010 
	Parameter S2 bound to: 4'b0011 
	Parameter S3 bound to: 4'b0100 
	Parameter S7 bound to: 4'b1000 
	Parameter S8 bound to: 4'b1001 
	Parameter S9 bound to: 4'b1010 
	Parameter S10 bound to: 4'b1011 
	Parameter S11 bound to: 4'b1100 
INFO: [Synth 8-6157] synthesizing module 'Inst_Mod' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Inst_Mod.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/PC.v:18]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'Inst_ROM' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.runs/synth_1/.Xil/Vivado-33032-LAPTOP-A0RAU22K/realtime/Inst_ROM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Inst_ROM' (2#1) [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.runs/synth_1/.Xil/Vivado-33032-LAPTOP-A0RAU22K/realtime/Inst_ROM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Inst_Reg' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Inst_Reg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Inst_Reg' (3#1) [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Inst_Reg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Inst_Mod' (4#1) [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Inst_Mod.v:3]
WARNING: [Synth 8-7071] port 'Inst_Addr' of module 'Inst_Mod' is unconnected for instance 'Inst_Mod_2_Instance' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/top_CPU.v:21]
WARNING: [Synth 8-7023] instance 'Inst_Mod_2_Instance' of module 'Inst_Mod' has 13 connections declared, but only 12 given [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/top_CPU.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/RegFile.v:3]
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUM bound to: 16 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (5#1) [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/RegFile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_barrelShifter' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/ALU_barrelShifter.v:3]
INFO: [Synth 8-6157] synthesizing module 'barrelShifter' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/barrelShifter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'barrelShifter' (6#1) [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/barrelShifter.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/ALU.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU_barrelShifter' (8#1) [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/ALU_barrelShifter.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/top_CPU.v:210]
INFO: [Synth 8-6155] done synthesizing module 'top_CPU' (9#1) [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/top_CPU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Board.v:57]
INFO: [Synth 8-6157] synthesizing module 'Display' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Display' (10#1) [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Display.v:3]
WARNING: [Synth 8-689] width (33) of port connection 'data' does not match port width (32) of module 'Display' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Board.v:88]
WARNING: [Synth 8-7071] port 'count' of module 'Display' is unconnected for instance 'Display_Instance' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Board.v:86]
WARNING: [Synth 8-7071] port 'digit' of module 'Display' is unconnected for instance 'Display_Instance' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Board.v:86]
WARNING: [Synth 8-7023] instance 'Display_Instance' of module 'Display' has 6 connections declared, but only 4 given [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Board.v:86]
INFO: [Synth 8-6155] done synthesizing module 'Board' (11#1) [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/Board.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1101.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1101.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1101.824 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1101.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.runs/synth_1/.Xil/Vivado-33032-LAPTOP-A0RAU22K/Inst_ROM/Inst_ROM/Inst_ROM_in_context.xdc] for cell 'top_CPU_Instance/Inst_Mod_2_Instance/Inst_ROM_Instance'
Finished Parsing XDC File [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.runs/synth_1/.Xil/Vivado-33032-LAPTOP-A0RAU22K/Inst_ROM/Inst_ROM/Inst_ROM_in_context.xdc] for cell 'top_CPU_Instance/Inst_Mod_2_Instance/Inst_ROM_Instance'
Parsing XDC File [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/constrs_1/new/Board.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/constrs_1/new/Board.xdc:103]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[1]'. [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/constrs_1/new/Board.xdc:104]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[2]'. [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/constrs_1/new/Board.xdc:105]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[3]'. [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/constrs_1/new/Board.xdc:106]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[4]'. [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/constrs_1/new/Board.xdc:107]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[5]'. [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/constrs_1/new/Board.xdc:108]
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[6]'. [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/constrs_1/new/Board.xdc:109]
Finished Parsing XDC File [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/constrs_1/new/Board.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/constrs_1/new/Board.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Board_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/constrs_1/new/Board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1201.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1201.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1201.129 ; gain = 99.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1201.129 ; gain = 99.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for top_CPU_Instance/Inst_Mod_2_Instance/Inst_ROM_Instance. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1201.129 ; gain = 99.305
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ST_reg' in module 'top_CPU'
WARNING: [Synth 8-327] inferring latch for variable 'Shift_Out_reg' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/barrelShifter.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'F_reg' [C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.srcs/sources_1/new/ALU.v:18]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                             0000 |                             0000
                      S0 |                             0001 |                             0001
                      S8 |                             0010 |                             1001
                     S10 |                             0011 |                             1011
                     S11 |                             0100 |                             1100
                 iSTATE0 |                             0101 |                             1010
                      S1 |                             0110 |                             0010
                      S2 |                             0111 |                             0011
                  iSTATE |                             1000 |                             0100
                 iSTATE1 |                             1001 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ST_reg' using encoding 'sequential' in module 'top_CPU'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1201.129 ; gain = 99.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 2     
	   4 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 6     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 14    
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   8 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 23    
	  15 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 10    
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1201.129 ; gain = 99.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1201.129 ; gain = 99.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1201.129 ; gain = 99.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1237.480 ; gain = 135.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1251.285 ; gain = 149.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1251.285 ; gain = 149.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1251.285 ; gain = 149.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1251.285 ; gain = 149.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1251.285 ; gain = 149.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1251.285 ; gain = 149.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Inst_ROM      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |Inst_ROM |     1|
|2     |BUFG     |     4|
|3     |CARRY4   |    70|
|4     |LUT1     |    21|
|5     |LUT2     |    35|
|6     |LUT3     |   233|
|7     |LUT4     |   253|
|8     |LUT5     |   238|
|9     |LUT6     |  1084|
|10    |MUXF7    |   199|
|11    |MUXF8    |    96|
|12    |FDCE     |   698|
|13    |FDRE     |    77|
|14    |FDSE     |     8|
|15    |LD       |    32|
|16    |IBUF     |     4|
|17    |OBUF     |    40|
|18    |OBUFT    |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1251.285 ; gain = 149.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 1251.285 ; gain = 50.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1251.285 ; gain = 149.461
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1258.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 397 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1266.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1266.984 ; gain = 165.160
INFO: [Common 17-1381] The checkpoint 'C:/Users/yanweipeng/Desktop/9.CPU_branchJumping/CPU_branchJumping.runs/synth_1/Board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Board_utilization_synth.rpt -pb Board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 31 11:48:21 2021...
