Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: nexys3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "nexys3.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "nexys3"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : nexys3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\white_pawn_push.v" into library work
Parsing module <White_Pawn_Push>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\white_pawn_attack.v" into library work
Parsing module <White_Pawn_Attack>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\positions_white.v" into library work
Parsing module <White_Position>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\positions_black.v" into library work
Parsing module <Black_Position>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\positions_all.v" into library work
Parsing module <All_Position>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\line_attack.v" into library work
Parsing verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\/utility.v" included at line 2.
WARNING:HDLCompiler:1591 - "C:\Users\Student\Documents\dhb\lab5group4final\logic\/utility.v" Line 17: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "C:\Users\Student\Documents\dhb\lab5group4final\logic\/utility.v" Line 50: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "C:\Users\Student\Documents\dhb\lab5group4final\logic\/utility.v" Line 83: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "C:\Users\Student\Documents\dhb\lab5group4final\logic\/utility.v" Line 98: Root scope declaration is not allowed in verilog 95/2K mode
WARNING:HDLCompiler:1591 - "C:\Users\Student\Documents\dhb\lab5group4final\logic\/utility.v" Line 113: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <Line_Attack>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\knight_attack.v" into library work
Parsing module <Knight_Attack>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\king_attack.v" into library work
Parsing module <King_Attack>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\diagonal_attack.v" into library work
Parsing verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\/utility.v" included at line 2.
Parsing module <Diagonal_Attack>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\black_pawn_push.v" into library work
Parsing module <Black_Pawn_Push>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\black_pawn_attack.v" into library work
Parsing module <Black_Pawn_Attack>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\move_verify.v" into library work
Parsing module <Move_Verify>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\check_checker.v" into library work
Parsing module <Check_Checker>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart_fifo.v" into library work
Parsing module <uart_fifo>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart.v" into library work
Parsing module <uart>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\logic\complete_move_verifier.v" into library work
Parsing module <Complete_Move_Verifier>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart_top.v" into library work
Parsing module <uart_top>.
Parsing verilog file "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\/seq_definitions.v" included at line 8.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\chess.v" into library work
Parsing module <chess>.
Analyzing Verilog file "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\nexys3.v" into library work
Parsing module <nexys3>.
Parsing verilog file "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\/seq_definitions.v" included at line 8.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <nexys3>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\nexys3.v" Line 130: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <chess>.

Elaborating module <Complete_Move_Verifier>.

Elaborating module <Move_Verify>.

Elaborating module <White_Position>.

Elaborating module <Black_Position>.

Elaborating module <All_Position>.

Elaborating module <White_Pawn_Push>.

Elaborating module <White_Pawn_Attack>.

Elaborating module <Black_Pawn_Push>.

Elaborating module <Black_Pawn_Attack>.

Elaborating module <Diagonal_Attack>.

Elaborating module <Line_Attack>.

Elaborating module <Knight_Attack>.

Elaborating module <King_Attack>.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\logic\move_verify.v" Line 174: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <Check_Checker>.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\logic\check_checker.v" Line 98: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\logic\check_checker.v" Line 105: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Student\Documents\dhb\lab5group4final\chess.v" Line 57: Assignment to piece ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\chess.v" Line 66: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\chess.v" Line 70: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\chess.v" Line 74: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\chess.v" Line 78: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\chess.v" Line 81: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <uart_top>.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart_top.v" Line 60: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart_top.v" Line 61: Result of 688-bit expression is truncated to fit in 680-bit target.

Elaborating module <uart_fifo>.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart_fifo.v" Line 55: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart_fifo.v" Line 61: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <uart>.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart.v" Line 90: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart.v" Line 93: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart.v" Line 95: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart.v" Line 98: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart.v" Line 138: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart.v" Line 139: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart.v" Line 147: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart.v" Line 153: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart.v" Line 192: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart.v" Line 209: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\nexys3.v" Line 188: Assignment to uart_rx_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\nexys3.v" Line 189: Assignment to uart_rx_valid ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\nexys3.v" Line 197: Net <rst> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <nexys3>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\nexys3.v".
        seq_in_width = 8
        seq_op_width = 2
        seq_rn_width = 2
        seq_num_regs = 4
        seq_im_width = 4
        seq_op_push = 2'b00
        seq_op_add = 2'b01
        seq_op_mult = 2'b10
        seq_op_send = 2'b11
        uart_num_nib = 85
        seq_dp_width = 680
INFO:Xst:3210 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\nexys3.v" line 185: Output port <o_rx_data> of the instance <uart_top_> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\nexys3.v" line 185: Output port <o_rx_valid> of the instance <uart_top_> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <clk_en_d>.
    Found 8-bit register for signal <inst_wd>.
    Found 3-bit register for signal <stepS>.
    Found 3-bit register for signal <stepU>.
    Found 3-bit register for signal <stepL>.
    Found 3-bit register for signal <stepD>.
    Found 3-bit register for signal <stepR>.
    Found 1-bit register for signal <bS>.
    Found 1-bit register for signal <bU>.
    Found 1-bit register for signal <bL>.
    Found 1-bit register for signal <bD>.
    Found 1-bit register for signal <bR>.
    Found 1-bit register for signal <bSflip>.
    Found 1-bit register for signal <bUflip>.
    Found 1-bit register for signal <bLflip>.
    Found 1-bit register for signal <bDflip>.
    Found 1-bit register for signal <bRflip>.
    Found 27-bit register for signal <clkBLINKING>.
    Found 1-bit register for signal <prev_clkBLINKING>.
    Found 17-bit register for signal <clk_dv>.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_1565_OUT> created at line 220.
    Found 18-bit adder for signal <n10469> created at line 63.
    Found 27-bit adder for signal <clkBLINKING[26]_GND_1_o_add_23_OUT> created at line 130.
    Found 8-bit adder for signal <n10473[7:0]> created at line 220.
    Found 7-bit subtractor for signal <GND_1_o_GND_1_o_sub_1566_OUT<6:0>> created at line 220.
    Found 3x4-bit multiplier for signal <cursor_rank[2]_PWR_1_o_MuLt_1562_OUT> created at line 220.
    Summary:
	inferred   1 Multiplier(s).
	inferred   5 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred 6216 Multiplexer(s).
Unit <nexys3> synthesized.

Synthesizing Unit <chess>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\chess.v".
WARNING:Xst:647 - Input <sw<7:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btnS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Student\Documents\dhb\lab5group4final\chess.v" line 57: Output port <piece> of the instance <cmv> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <cursor_file>.
    Found 3-bit register for signal <new_file>.
    Found 3-bit register for signal <new_rank>.
    Found 3-bit register for signal <old_file>.
    Found 3-bit register for signal <old_rank>.
    Found 768-bit register for signal <board_state>.
    Found 64-bit register for signal <en_passant_bitboard>.
    Found 1-bit register for signal <is_white>.
    Found 1-bit register for signal <prev_sw_0>.
    Found 1-bit register for signal <is_white_output>.
    Found 3-bit register for signal <cursor_rank>.
    Found 3-bit adder for signal <cursor_rank[2]_GND_4_o_add_1_OUT> created at line 66.
    Found 3-bit adder for signal <cursor_file[2]_GND_4_o_add_4_OUT> created at line 78.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_3_OUT<2:0>> created at line 70.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_4_OUT<2:0>> created at line 74.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 853 D-type flip-flop(s).
Unit <chess> synthesized.

Synthesizing Unit <Complete_Move_Verifier>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\complete_move_verifier.v".
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_4_OUT> created at line 48.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_10_OUT> created at line 51.
    Found 4-bit subtractor for signal <GND_5_o_GND_5_o_sub_12_OUT> created at line 52.
    Found 4-bit adder for signal <n0067[3:0]> created at line 49.
    Found 8-bit adder for signal <n0058> created at line 49.
    Found 32-bit adder for signal <GND_5_o_GND_5_o_add_12_OUT> created at line 52.
    Found 64-bit shifter logical left for signal <GND_5_o_BUS_0002_shift_left_7_OUT> created at line 49
    Found 64-bit shifter logical left for signal <GND_5_o_GND_5_o_shift_left_13_OUT> created at line 52
    Found 3-bit comparator equal for signal <new_file[2]_old_file[2]_equal_1_o> created at line 37
    Found 3-bit comparator equal for signal <new_rank[2]_old_rank[2]_equal_2_o> created at line 37
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <Complete_Move_Verifier> synthesized.

Synthesizing Unit <Move_Verify>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\move_verify.v".
    Found 11-bit subtractor for signal <n1049> created at line 76.
    Found 11-bit subtractor for signal <n1053> created at line 104.
    Found 11-bit subtractor for signal <n1057> created at line 114.
    Found 11-bit subtractor for signal <n1061> created at line 124.
    Found 11-bit subtractor for signal <n1065> created at line 134.
    Found 11-bit subtractor for signal <n1069> created at line 144.
    Found 7-bit adder for signal <n1028> created at line 39.
    Found 7-bit adder for signal <n1031> created at line 40.
    Found 32-bit adder for signal <n0918[31:0]> created at line 104.
    Found 32-bit adder for signal <n0923[31:0]> created at line 114.
    Found 32-bit adder for signal <n0928[31:0]> created at line 124.
    Found 32-bit adder for signal <n0933[31:0]> created at line 134.
    Found 32-bit adder for signal <n0939[31:0]> created at line 144.
    Found 64-bit shifter logical left for signal <old_square_bitboard> created at line 36
    Found 64-bit shifter logical left for signal <new_square_bitboard> created at line 37
    Found 1472-bit shifter logical right for signal <n1051> created at line 76
    Found 1472-bit shifter logical right for signal <n1055> created at line 104
    Found 1472-bit shifter logical right for signal <n1059> created at line 114
    Found 1472-bit shifter logical right for signal <n1063> created at line 124
    Found 1472-bit shifter logical right for signal <n1067> created at line 134
    Found 1472-bit shifter logical right for signal <n1071> created at line 144
    Found 1472-bit shifter logical left for signal <n1050> created at line 76
    Found 1472-bit shifter logical left for signal <n1054> created at line 104
    Found 1472-bit shifter logical left for signal <n1058> created at line 114
    Found 1472-bit shifter logical left for signal <n1062> created at line 124
    Found 1472-bit shifter logical left for signal <n1066> created at line 134
    Found 1472-bit shifter logical left for signal <n1070> created at line 144
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred 728 Multiplexer(s).
	inferred  14 Combinational logic shifter(s).
Unit <Move_Verify> synthesized.

Synthesizing Unit <White_Position>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\positions_white.v".
WARNING:Xst:647 - Input <piece_bitboards_flattened<383:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <White_Position> synthesized.

Synthesizing Unit <Black_Position>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\positions_black.v".
WARNING:Xst:647 - Input <piece_bitboards_flattened<767:384>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Black_Position> synthesized.

Synthesizing Unit <All_Position>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\positions_all.v".
    Summary:
	no macro.
Unit <All_Position> synthesized.

Synthesizing Unit <White_Pawn_Push>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\white_pawn_push.v".
WARNING:Xst:647 - Input <white_pawn<63:56>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <White_Pawn_Push> synthesized.

Synthesizing Unit <White_Pawn_Attack>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\white_pawn_attack.v".
WARNING:Xst:647 - Input <white_pawns<63:57>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <White_Pawn_Attack> synthesized.

Synthesizing Unit <Black_Pawn_Push>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\black_pawn_push.v".
WARNING:Xst:647 - Input <black_pawn<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Black_Pawn_Push> synthesized.

Synthesizing Unit <Black_Pawn_Attack>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\black_pawn_attack.v".
WARNING:Xst:647 - Input <black_pawns<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Black_Pawn_Attack> synthesized.

Synthesizing Unit <Diagonal_Attack>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\diagonal_attack.v".
    Found 4-bit subtractor for signal <GND_15_o_GND_15_o_sub_5_OUT> created at line 25.
    Found 64-bit subtractor for signal <occupied[63]_GND_15_o_sub_13_OUT> created at line 38.
    Found 64-bit subtractor for signal <occupied[63]_GND_15_o_sub_14_OUT> created at line 39.
    Found 64-bit subtractor for signal <occupied[63]_GND_15_o_sub_20_OUT> created at line 38.
    Found 64-bit subtractor for signal <occupied[63]_GND_15_o_sub_21_OUT> created at line 39.
    Found 7-bit adder for signal <n0049> created at line 24.
    Found 32-bit adder for signal <n0033> created at line 25.
    Found 4-bit adder for signal <n0067[3:0]> created at line 26.
    Found 64-bit shifter logical left for signal <bishop> created at line 16
    Found 1856-bit shifter logical right for signal <n0027> created at line 25
    Found 1856-bit shifter logical right for signal <n0028> created at line 26
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <Diagonal_Attack> synthesized.

Synthesizing Unit <Line_Attack>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\line_attack.v".
    Found 64-bit subtractor for signal <occupied[63]_GND_16_o_sub_8_OUT> created at line 34.
    Found 64-bit subtractor for signal <occupied[56]_GND_16_o_sub_12_OUT> created at line 34.
    Found 64-bit subtractor for signal <occupied[7]_GND_16_o_sub_17_OUT> created at line 34.
    Found 64-bit subtractor for signal <occupied[7]_GND_16_o_sub_22_OUT> created at line 34.
    Found 7-bit adder for signal <n0055> created at line 24.
    Found 64-bit shifter logical left for signal <rook> created at line 16
    Found 960-bit shifter logical right for signal <n0030> created at line 25
    Found 960-bit shifter logical right for signal <n0031> created at line 26
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <Line_Attack> synthesized.

Synthesizing Unit <Knight_Attack>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\knight_attack.v".
    Summary:
	no macro.
Unit <Knight_Attack> synthesized.

Synthesizing Unit <King_Attack>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\king_attack.v".
    Summary:
	no macro.
Unit <King_Attack> synthesized.

Synthesizing Unit <Check_Checker>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\logic\check_checker.v".
    Found 11-bit subtractor for signal <n0169> created at line 65.
    Found 11-bit subtractor for signal <n0173> created at line 69.
    Found 11-bit subtractor for signal <n0177> created at line 73.
    Found 11-bit subtractor for signal <n0181> created at line 77.
    Found 11-bit subtractor for signal <n0185> created at line 81.
    Found 32-bit adder for signal <n0125> created at line 104.
    Found 32-bit adder for signal <n0126> created at line 104.
    Found 32-bit adder for signal <n0127> created at line 104.
    Found 32-bit adder for signal <n0128> created at line 104.
    Found 32-bit adder for signal <n0129> created at line 104.
    Found 32-bit adder for signal <n0130> created at line 104.
    Found 32-bit adder for signal <n0131> created at line 104.
    Found 32-bit adder for signal <n0134> created at line 65.
    Found 32-bit adder for signal <n0137> created at line 69.
    Found 32-bit adder for signal <n0140> created at line 73.
    Found 32-bit adder for signal <n0144> created at line 77.
    Found 32-bit adder for signal <n0147> created at line 81.
    Found 1472-bit shifter logical right for signal <n0171> created at line 65
    Found 1472-bit shifter logical right for signal <n0175> created at line 69
    Found 1472-bit shifter logical right for signal <n0179> created at line 73
    Found 1472-bit shifter logical right for signal <n0183> created at line 77
    Found 1472-bit shifter logical right for signal <n0187> created at line 81
    Found 1472-bit shifter logical left for signal <n0170> created at line 65
    Found 1472-bit shifter logical left for signal <n0174> created at line 69
    Found 1472-bit shifter logical left for signal <n0178> created at line 73
    Found 1472-bit shifter logical left for signal <n0182> created at line 77
    Found 1472-bit shifter logical left for signal <n0186> created at line 81
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_king_bitboard[63]_Mux_18_o> created at line 104.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_king_bitboard[63]_Mux_20_o> created at line 104.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_king_bitboard[63]_Mux_22_o> created at line 104.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_king_bitboard[63]_Mux_24_o> created at line 104.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_king_bitboard[63]_Mux_26_o> created at line 104.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_king_bitboard[63]_Mux_28_o> created at line 104.
    Found 1-bit 64-to-1 multiplexer for signal <GND_19_o_king_bitboard[63]_Mux_30_o> created at line 104.
    Summary:
	inferred  17 Adder/Subtractor(s).
	inferred  34 Multiplexer(s).
	inferred  10 Combinational logic shifter(s).
Unit <Check_Checker> synthesized.

Synthesizing Unit <uart_top>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart_top.v".
        seq_in_width = 8
        seq_op_width = 2
        seq_rn_width = 2
        seq_num_regs = 4
        seq_im_width = 4
        seq_op_push = 2'b00
        seq_op_add = 2'b01
        seq_op_mult = 2'b10
        seq_op_send = 2'b11
        uart_num_nib = 85
        seq_dp_width = 680
        stIdle = 0
        stNib1 = 1
        stNL = 86
        stCR = 87
INFO:Xst:3210 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart_top.v" line 102: Output port <fifo_cnt> of the instance <tfifo_> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart_top.v" line 122: Output port <is_receiving> of the instance <uart_> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart_top.v" line 122: Output port <recv_error> of the instance <uart_> is unconnected or connected to loadless signal.
    Found 680-bit register for signal <tx_data>.
    Found 1-bit register for signal <tfifo_rd_z>.
    Found 8-bit register for signal <state>.
    Found 8-bit adder for signal <state[7]_GND_22_o_add_5_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 689 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <uart_top> synthesized.

Synthesizing Unit <uart_fifo>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart_fifo.v".
        size = 1024
        sizew = 10
    Set property "ram_style = block" for signal <mem>.
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <rp>.
    Found 10-bit register for signal <fifo_cnt>.
    Found 1-bit register for signal <fifo_full>.
    Found 1-bit register for signal <fifo_empty>.
    Found 8-bit register for signal <fifo_out>.
    Found 10-bit register for signal <wp>.
    Found 10-bit adder for signal <wp[9]_GND_23_o_mux_13_OUT> created at line 50.
    Found 10-bit adder for signal <rp[9]_GND_23_o_mux_14_OUT> created at line 51.
    Found 10-bit adder for signal <fifo_cnt[9]_GND_23_o_add_3_OUT> created at line 55.
    Found 10-bit subtractor for signal <GND_23_o_GND_23_o_sub_6_OUT<9:0>> created at line 61.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
Unit <uart_fifo> synthesized.

Synthesizing Unit <uart>.
    Related source file is "C:\Users\Student\Documents\dhb\lab5group4final\src_lab1\src (1)\rtl\uart.v".
        CLOCK_DIVIDE = 25
        RX_IDLE = 0
        RX_CHECK_START = 1
        RX_READ_BITS = 2
        RX_CHECK_STOP = 3
        RX_DELAY_RESTART = 4
        RX_ERROR = 5
        RX_RECEIVED = 6
        TX_IDLE = 0
        TX_SENDING = 1
        TX_DELAY_RESTART = 2
    Found 2-bit register for signal <tx_state>.
    Found 11-bit register for signal <rx_clk_divider>.
    Found 6-bit register for signal <rx_countdown>.
    Found 11-bit register for signal <tx_clk_divider>.
    Found 6-bit register for signal <tx_countdown>.
    Found 8-bit register for signal <rx_data>.
    Found 4-bit register for signal <rx_bits_remaining>.
    Found 4-bit register for signal <tx_bits_remaining>.
    Found 1-bit register for signal <tx_out>.
    Found 8-bit register for signal <tx_data>.
    Found 3-bit register for signal <recv_state>.
    Found 11-bit subtractor for signal <GND_24_o_GND_24_o_sub_9_OUT<10:0>> created at line 90.
    Found 6-bit subtractor for signal <GND_24_o_GND_24_o_sub_11_OUT<5:0>> created at line 93.
    Found 11-bit subtractor for signal <GND_24_o_GND_24_o_sub_14_OUT<10:0>> created at line 95.
    Found 6-bit subtractor for signal <GND_24_o_GND_24_o_sub_16_OUT<5:0>> created at line 98.
    Found 4-bit subtractor for signal <GND_24_o_GND_24_o_sub_30_OUT<3:0>> created at line 138.
    Found 4-bit subtractor for signal <GND_24_o_GND_24_o_sub_54_OUT<3:0>> created at line 192.
    Found 6-bit 7-to-1 multiplexer for signal <recv_state[2]_rx_countdown[5]_wide_mux_42_OUT> created at line 102.
    Found 6-bit 3-to-1 multiplexer for signal <tx_state[1]_tx_countdown[5]_wide_mux_68_OUT> created at line 173.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred  29 Multiplexer(s).
Unit <uart> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x8-bit dual-port RAM                              : 1
# Multipliers                                          : 1
 4x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 80
 10-bit adder                                          : 3
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 13
 18-bit adder                                          : 1
 27-bit adder                                          : 1
 3-bit addsub                                          : 2
 32-bit adder                                          : 20
 4-bit adder                                           : 3
 4-bit subtractor                                      : 7
 6-bit subtractor                                      : 2
 64-bit subtractor                                     : 16
 7-bit adder                                           : 6
 7-bit subtractor                                      : 1
 8-bit adder                                           : 3
 9-bit subtractor                                      : 1
# Registers                                            : 51
 1-bit register                                        : 19
 10-bit register                                       : 3
 11-bit register                                       : 2
 18-bit register                                       : 1
 2-bit register                                        : 1
 27-bit register                                       : 1
 3-bit register                                        : 12
 4-bit register                                        : 2
 6-bit register                                        : 2
 64-bit register                                       : 1
 680-bit register                                      : 1
 768-bit register                                      : 1
 8-bit register                                        : 5
# Comparators                                          : 2
 3-bit comparator equal                                : 2
# Multiplexers                                         : 7023
 1-bit 2-to-1 multiplexer                              : 6863
 1-bit 64-to-1 multiplexer                             : 7
 11-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 14
 32-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 8
 6-bit 3-to-1 multiplexer                              : 1
 6-bit 7-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 21
 8-bit 2-to-1 multiplexer                              : 84
# Logic shifters                                       : 38
 1472-bit shifter logical left                         : 11
 1472-bit shifter logical right                        : 11
 1856-bit shifter logical right                        : 4
 64-bit shifter logical left                           : 8
 960-bit shifter logical right                         : 4
# Xors                                                 : 13
 1-bit xor2                                            : 1
 64-bit xor2                                           : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <inst_wd_1> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <inst_wd_2> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <inst_wd_3> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <inst_wd_4> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <inst_wd_5> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <inst_wd_6> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <inst_wd_7> of sequential type is unconnected in block <nexys3>.

Synthesizing (advanced) Unit <chess>.
The following registers are absorbed into counter <cursor_rank>: 1 register on signal <cursor_rank>.
The following registers are absorbed into counter <cursor_file>: 1 register on signal <cursor_file>.
Unit <chess> synthesized (advanced).

Synthesizing (advanced) Unit <nexys3>.
The following registers are absorbed into counter <clkBLINKING>: 1 register on signal <clkBLINKING>.
	Multiplier <Mmult_cursor_rank[2]_PWR_1_o_MuLt_1562_OUT> in block <nexys3> and adder/subtractor <Msub_GND_1_o_GND_1_o_sub_1565_OUT_Madd1> in block <nexys3> are combined into a MAC<Maddsub_cursor_rank[2]_PWR_1_o_MuLt_1562_OUT>.
Unit <nexys3> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <tx_bits_remaining>: 1 register on signal <tx_bits_remaining>.
Unit <uart> synthesized (advanced).

Synthesizing (advanced) Unit <uart_fifo>.
The following registers are absorbed into accumulator <rp>: 1 register on signal <rp>.
The following registers are absorbed into accumulator <wp>: 1 register on signal <wp>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <fifo_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr>            | high     |
    |     addrA          | connected to signal <wp>            |          |
    |     diA            | connected to signal <fifo_in>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rp>            |          |
    |     doB            | connected to signal <fifo_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <uart_fifo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x8-bit dual-port block RAM                        : 1
# MACs                                                 : 1
 4x3-to-7-bit MAC                                      : 1
# Adders/Subtractors                                   : 71
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 12
 18-bit adder                                          : 1
 32-bit adder                                          : 6
 4-bit adder                                           : 5
 4-bit subtractor                                      : 6
 5-bit adder                                           : 5
 6-bit adder                                           : 7
 6-bit subtractor                                      : 2
 64-bit subtractor                                     : 16
 7-bit adder                                           : 6
 7-bit subtractor                                      : 1
 8-bit adder                                           : 2
# Counters                                             : 4
 27-bit up counter                                     : 1
 3-bit updown counter                                  : 2
 4-bit down counter                                    : 1
# Accumulators                                         : 2
 10-bit up accumulator                                 : 2
# Registers                                            : 1661
 Flip-Flops                                            : 1661
# Comparators                                          : 2
 3-bit comparator equal                                : 2
# Multiplexers                                         : 7032
 1-bit 2-to-1 multiplexer                              : 6875
 1-bit 64-to-1 multiplexer                             : 7
 11-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 14
 32-bit 2-to-1 multiplexer                             : 12
 4-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 6
 6-bit 3-to-1 multiplexer                              : 1
 6-bit 7-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 21
 8-bit 2-to-1 multiplexer                              : 84
# Logic shifters                                       : 37
 1472-bit shifter logical left                         : 10
 1472-bit shifter logical right                        : 11
 1856-bit shifter logical right                        : 4
 64-bit shifter logical left                           : 8
 960-bit shifter logical right                         : 4
# Xors                                                 : 13
 1-bit xor2                                            : 1
 64-bit xor2                                           : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <tx_data_1> (without init value) has a constant value of 0 in block <uart_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_4> (without init value) has a constant value of 0 in block <uart_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_5> (without init value) has a constant value of 0 in block <uart_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_6> (without init value) has a constant value of 0 in block <uart_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_7> (without init value) has a constant value of 0 in block <uart_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_12> (without init value) has a constant value of 0 in block <uart_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_13> (without init value) has a constant value of 0 in block <uart_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_14> (without init value) has a constant value of 0 in block <uart_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_15> (without init value) has a constant value of 0 in block <uart_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_23> (without init value) has a constant value of 0 in block <uart_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_31> (without init value) has a constant value of 0 in block <uart_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_data_39> (without init value) has a constant value of 0 in block <uart_top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <nexys3> ...

Optimizing unit <uart_top> ...

Optimizing unit <uart> ...

Optimizing unit <uart_fifo> ...

Optimizing unit <chess> ...

Optimizing unit <Complete_Move_Verifier> ...

Optimizing unit <Move_Verify> ...

Optimizing unit <Check_Checker> ...
WARNING:Xst:1710 - FF/Latch <uart_top_/tx_data_207> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_215> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_223> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_231> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_239> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_247> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_255> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_263> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_271> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_279> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_287> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_295> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_303> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_311> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_319> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_327> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_335> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_343> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_351> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_359> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_47> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_55> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_63> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_71> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_79> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_87> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_95> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_103> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_111> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_119> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_127> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_135> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_143> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_151> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_159> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_167> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_175> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_183> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_191> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_199> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_527> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_535> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_543> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_551> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_559> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_567> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_575> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_583> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_591> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_599> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_607> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_615> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_623> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_631> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_639> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_647> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_655> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_663> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_671> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_679> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_367> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_375> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_383> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_391> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_399> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_407> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_415> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_423> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_431> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_439> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_447> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_455> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_463> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_471> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_479> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_487> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_495> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_503> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_511> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <uart_top_/tx_data_519> (without init value) has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <inst_wd_1> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <inst_wd_2> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <inst_wd_3> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <inst_wd_4> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <inst_wd_5> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <inst_wd_6> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <inst_wd_7> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_bits_remaining_3> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_bits_remaining_2> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_bits_remaining_1> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_bits_remaining_0> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_countdown_5> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_countdown_4> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_countdown_3> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_countdown_2> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_countdown_1> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_countdown_0> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_10> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_9> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_8> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_7> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_6> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_5> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_4> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_3> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_2> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_1> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_clk_divider_0> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/recv_state_2> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/recv_state_1> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/recv_state_0> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_7> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_6> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_5> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_4> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_3> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_2> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_1> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:2677 - Node <uart_top_/uart_/rx_data_0> of sequential type is unconnected in block <nexys3>.
WARNING:Xst:1293 - FF/Latch <uart_top_/uart_/tx_clk_divider_10> has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/tx_clk_divider_9> has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/tx_clk_divider_8> has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/tx_clk_divider_7> has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/tx_clk_divider_6> has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <uart_top_/uart_/tx_clk_divider_5> has a constant value of 0 in block <nexys3>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <clk_en> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_0> 
INFO:Xst:2261 - The FF/Latch <uart_top_/tx_data_22> in Unit <nexys3> is equivalent to the following 5 FFs/Latches, which will be removed : <uart_top_/tx_data_21> <uart_top_/tx_data_9> <uart_top_/tx_data_3> <uart_top_/tx_data_2> <uart_top_/tx_data_0> 
INFO:Xst:2261 - The FF/Latch <uart_top_/tx_data_17> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <uart_top_/tx_data_11> 
INFO:Xst:2261 - The FF/Latch <uart_top_/tx_data_18> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <uart_top_/tx_data_16> 
INFO:Xst:2261 - The FF/Latch <clk_dv_10> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_11> 
INFO:Xst:2261 - The FF/Latch <uart_top_/tx_data_25> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <uart_top_/tx_data_19> 
INFO:Xst:2261 - The FF/Latch <uart_top_/tx_data_30> in Unit <nexys3> is equivalent to the following 3 FFs/Latches, which will be removed : <uart_top_/tx_data_29> <uart_top_/tx_data_10> <uart_top_/tx_data_8> 
INFO:Xst:2261 - The FF/Latch <clk_dv_11> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_12> 
INFO:Xst:2261 - The FF/Latch <uart_top_/tx_data_26> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <uart_top_/tx_data_24> 
INFO:Xst:2261 - The FF/Latch <clk_dv_12> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_13> 
INFO:Xst:2261 - The FF/Latch <clk_dv_13> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_14> 
INFO:Xst:2261 - The FF/Latch <uart_top_/tx_data_33> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <uart_top_/tx_data_27> 
INFO:Xst:2261 - The FF/Latch <clk_dv_14> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_15> 
INFO:Xst:2261 - The FF/Latch <uart_top_/tx_data_34> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <uart_top_/tx_data_32> 
INFO:Xst:2261 - The FF/Latch <clk_dv_15> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_16> 
INFO:Xst:2261 - The FF/Latch <uart_top_/tx_data_42> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <uart_top_/tx_data_40> 
INFO:Xst:2261 - The FF/Latch <uart_top_/tx_data_38> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <uart_top_/tx_data_37> 
INFO:Xst:2261 - The FF/Latch <uart_top_/tx_data_50> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <uart_top_/tx_data_48> 
INFO:Xst:2261 - The FF/Latch <clk_dv_0> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_1> 
INFO:Xst:2261 - The FF/Latch <clk_dv_1> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_2> 
INFO:Xst:2261 - The FF/Latch <clk_dv_2> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_3> 
INFO:Xst:2261 - The FF/Latch <clk_dv_3> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_4> 
INFO:Xst:2261 - The FF/Latch <clk_dv_4> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_5> 
INFO:Xst:2261 - The FF/Latch <clk_dv_5> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_6> 
INFO:Xst:2261 - The FF/Latch <clk_dv_6> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_7> 
INFO:Xst:2261 - The FF/Latch <clk_dv_7> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_8> 
INFO:Xst:2261 - The FF/Latch <clk_dv_8> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_9> 
INFO:Xst:2261 - The FF/Latch <clk_dv_9> in Unit <nexys3> is equivalent to the following FF/Latch, which will be removed : <clkBLINKING_10> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block nexys3, actual ratio is 15.
FlipFlop c_module/old_file_0 has been replicated 1 time(s)
FlipFlop c_module/old_file_1 has been replicated 1 time(s)
FlipFlop c_module/old_file_2 has been replicated 1 time(s)
FlipFlop c_module/old_rank_0 has been replicated 2 time(s)
FlipFlop c_module/old_rank_1 has been replicated 1 time(s)
FlipFlop c_module/old_rank_2 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <nexys3> :
	Found 2-bit shift register for signal <stepL_1>.
	Found 2-bit shift register for signal <stepS_1>.
	Found 2-bit shift register for signal <stepU_1>.
	Found 2-bit shift register for signal <stepD_1>.
	Found 2-bit shift register for signal <stepR_1>.
Unit <nexys3> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1545
 Flip-Flops                                            : 1545
# Shift Registers                                      : 5
 2-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : nexys3.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 11648
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 42
#      LUT2                        : 341
#      LUT3                        : 622
#      LUT4                        : 1182
#      LUT5                        : 1294
#      LUT6                        : 6036
#      MUXCY                       : 1065
#      MUXF7                       : 12
#      VCC                         : 1
#      XORCY                       : 1043
# FlipFlops/Latches                : 1550
#      FD                          : 665
#      FDE                         : 885
# RAMS                             : 1
#      RAMB18E1                    : 1
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 6
#      OBUF                        : 9
# DSPs                             : 2
#      DSP48E1                     : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1550  out of  126800     1%  
 Number of Slice LUTs:                 9531  out of  63400    15%  
    Number used as Logic:              9526  out of  63400    15%  
    Number used as Memory:                5  out of  19000     0%  
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9555
   Number with an unused Flip Flop:    8005  out of   9555    83%  
   Number with an unused LUT:            24  out of   9555     0%  
   Number of fully used LUT-FF pairs:  1526  out of   9555    15%  
   Number of unique control sets:        41

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  16  out of    210     7%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      2  out of    240     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1553  |
bL                                 | NONE(bLflip)           | 1     |
bS                                 | NONE(bSflip)           | 1     |
bU                                 | NONE(bUflip)           | 1     |
bD                                 | NONE(bDflip)           | 1     |
bR                                 | NONE(bRflip)           | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------+--------------------------------+-------+
Control Signal                             | Buffer(FF name)                | Load  |
-------------------------------------------+--------------------------------+-------+
uart_top_/tfifo_/wr(uart_top_/tfifo_/wr1:O)| NONE(uart_top_/tfifo_/Mram_mem)| 2     |
-------------------------------------------+--------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 18.526ns (Maximum Frequency: 53.978MHz)
   Minimum input arrival time before clock: 0.289ns
   Maximum output required time after clock: 0.659ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 18.526ns (frequency: 53.978MHz)
  Total number of paths / destination ports: 100269866148679450000 / 2471
-------------------------------------------------------------------------
Delay:               18.526ns (Levels of Logic = 141)
  Source:            c_module/board_state_196 (FF)
  Destination:       c_module/en_passant_bitboard_60 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: c_module/board_state_196 to c_module/en_passant_bitboard_60
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.361   0.730  c_module/board_state_196 (c_module/board_state_196)
     LUT6:I0->O           11   0.097   0.729  c_module/cmv/mv/ap/all_positions<68>2 (c_module/cmv/mv/ap/all_positions<68>1)
     LUT6:I1->O            1   0.097   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_lut<4> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_lut<4>)
     MUXCY:S->O            1   0.353   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<4> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<5> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<6> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<7> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<8> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<9> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<10> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<11> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<12> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<13> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<14> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<15> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<16> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<17> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<18> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<19> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<20> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<21> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<22> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<23> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<24> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<25> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<26> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<27> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<28> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<29> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<29>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<30> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<30>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<31> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<31>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<32> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<32>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<33> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<33>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<34> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<34>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<35> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<35>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<36> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<36>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<37> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<37>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<38> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<38>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<39> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<39>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<40> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<40>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<41> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<41>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<42> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<42>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<43> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<43>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<44> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<44>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<45> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<45>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<46> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<46>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<47> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<47>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<48> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<48>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<49> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<49>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<50> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<50>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<51> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<51>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<52> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<52>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<53> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<53>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<54> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<54>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<55> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<55>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<56> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<56>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<57> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<57>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<58> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<58>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<59> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<59>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<60> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<60>)
     XORCY:CI->O           2   0.370   0.299  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_xor<61> (c_module/cmv/mv/da/occupied[63]_GND_15_o_sub_13_OUT<61>)
     LUT2:I1->O            1   0.097   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_lut<61> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_lut<61>)
     MUXCY:S->O            1   0.353   0.000  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<61> (c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<61>)
     XORCY:CI->O           1   0.370   0.295  c_module/cmv/mv/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_xor<62> (c_module/cmv/mv/da/occupied[63]_GND_15_o_sub_14_OUT<62>)
     LUT6:I5->O            1   0.097   0.683  c_module/cmv/mv/Mmux_move_is_valid2122 (c_module/cmv/mv/Mmux_move_is_valid2121)
     LUT6:I1->O            1   0.097   0.511  c_module/cmv/mv/Mmux_move_is_valid2123 (c_module/cmv/mv/Mmux_move_is_valid2122)
     LUT6:I3->O            4   0.097   0.309  c_module/cmv/mv/Mmux_move_is_valid2275 (c_module/cmv/mv/Mmux_move_is_valid2282)
     LUT6:I5->O          818   0.097   0.484  c_module/cmv/mv/Mmux_move_is_valid2561 (c_module/cmv/maybe_move_is_valid)
     LUT6:I5->O            8   0.097   0.715  c_module/cmv/cc1/Mmux_king_bitboard421 (c_module/cmv/cc1/king_bitboard<47>)
     LUT6:I1->O           17   0.097   0.767  c_module/cmv/cc1/out4 (c_module/cmv/cc1/king_bitboard[47]_reduce_or_11_o)
     LUT6:I0->O            6   0.097   0.402  c_module/cmv/cc1/king_rank<1>_1 (c_module/cmv/cc1/king_rank<1>1)
     LUT6:I4->O            1   0.097   0.000  c_module/cmv/cc1/Mmux_GND_19_o_king_bitboard[63]_Mux_22_o_3 (c_module/cmv/cc1/Mmux_GND_19_o_king_bitboard[63]_Mux_22_o_3)
     MUXF7:I1->O          73   0.279   0.796  c_module/cmv/cc1/Mmux_GND_19_o_king_bitboard[63]_Mux_22_o_2_f7 (c_module/cmv/cc1/GND_19_o_king_bitboard[63]_Mux_22_o)
     LUT5:I0->O           36   0.097   0.487  c_module/cmv/cc1/da/Madd_n0033_Madd11 (c_module/cmv/cc1/da/Madd_n0033_Madd1)
     LUT5:I3->O          147   0.097   0.504  c_module/cmv/cc1/Sh832011 (c_module/cmv/cc1/Sh83201)
     LUT6:I4->O            2   0.097   0.384  c_module/cmv/cc1/da/occupied[63]_diagonalMasks[959]_and_11_OUT<0>_mand1_SW0 (N534)
     LUT5:I3->O            1   0.097   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_lut<0> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<0> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<1> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<2> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<3> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<4> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<5> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<6> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<7> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<8> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<9> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<10> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<11> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<12> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<13> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<14> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<15> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<16> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<17> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<18> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<19> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<20> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<21> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<22> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<23> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<24> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<25> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<26> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<27> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<28> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<29> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<29>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<30> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<30>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<31> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<31>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<32> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<32>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<33> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<33>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<34> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<34>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<35> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<35>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<36> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<36>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<37> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<37>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<38> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<38>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<39> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<39>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<40> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<40>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<41> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<41>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<42> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_cy<42>)
     XORCY:CI->O           5   0.370   0.314  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_13_OUT_xor<43> (c_module/cmv/cc1/da/occupied[63]_GND_15_o_sub_13_OUT<43>)
     LUT6:I5->O            1   0.097   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_lut<43> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_lut<43>)
     MUXCY:S->O            1   0.353   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<43> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<43>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<44> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<44>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<45> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<45>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<46> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<46>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<47> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<47>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<48> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<48>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<49> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<49>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<50> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<50>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<51> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<51>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<52> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<52>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<53> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<53>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<54> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<54>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<55> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<55>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<56> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<56>)
     MUXCY:CI->O           1   0.023   0.000  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<57> (c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_cy<57>)
     XORCY:CI->O           1   0.370   0.295  c_module/cmv/cc1/da/Msub_occupied[63]_GND_15_o_sub_14_OUT_xor<58> (c_module/cmv/cc1/da/occupied[63]_GND_15_o_sub_14_OUT<58>)
     LUT6:I5->O            3   0.097   0.566  c_module/cmv/maybe_move_is_valid_is_in_check_AND_2139_o12 (c_module/cmv/maybe_move_is_valid_is_in_check_AND_2139_o12)
     LUT6:I2->O          119   0.097   0.803  c_module/cmv/maybe_move_is_valid_is_in_check_AND_2139_o21 (c_module/cmv/maybe_move_is_valid_is_in_check_AND_2139_o21)
     LUT6:I1->O            4   0.097   0.393  c_module/cmv/Mmux_potential_en_passant_bitboard1611 (c_module/cmv/Mmux_potential_en_passant_bitboard161)
     LUT6:I4->O            1   0.097   0.000  c_module/cmv/Mmux_potential_en_passant_bitboard161 (c_module/new_en_passant<16>)
     FDE:D                     0.008          c_module/en_passant_bitboard_16
    ----------------------------------------
    Total                     18.526ns (8.056ns logic, 10.470ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bL'
  Clock period: 1.045ns (frequency: 957.121MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.045ns (Levels of Logic = 1)
  Source:            bLflip (FF)
  Destination:       bLflip (FF)
  Source Clock:      bL rising
  Destination Clock: bL rising

  Data Path: bLflip to bLflip
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.284  bLflip (bLflip)
     INV:I->O              1   0.113   0.279  bLflip_INV_8_o1_INV_0 (bLflip_INV_8_o)
     FD:D                      0.008          bLflip
    ----------------------------------------
    Total                      1.045ns (0.482ns logic, 0.563ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bS'
  Clock period: 1.059ns (frequency: 943.842MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.059ns (Levels of Logic = 1)
  Source:            bSflip (FF)
  Destination:       bSflip (FF)
  Source Clock:      bS rising
  Destination Clock: bS rising

  Data Path: bSflip to bSflip
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.361   0.298  bSflip (bSflip)
     INV:I->O              1   0.113   0.279  bSflip_INV_6_o1_INV_0 (bSflip_INV_6_o)
     FD:D                      0.008          bSflip
    ----------------------------------------
    Total                      1.059ns (0.482ns logic, 0.577ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bU'
  Clock period: 1.045ns (frequency: 957.121MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.045ns (Levels of Logic = 1)
  Source:            bUflip (FF)
  Destination:       bUflip (FF)
  Source Clock:      bU rising
  Destination Clock: bU rising

  Data Path: bUflip to bUflip
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.284  bUflip (bUflip)
     INV:I->O              1   0.113   0.279  bUflip_INV_7_o1_INV_0 (bUflip_INV_7_o)
     FD:D                      0.008          bUflip
    ----------------------------------------
    Total                      1.045ns (0.482ns logic, 0.563ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bD'
  Clock period: 1.045ns (frequency: 957.121MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.045ns (Levels of Logic = 1)
  Source:            bDflip (FF)
  Destination:       bDflip (FF)
  Source Clock:      bD rising
  Destination Clock: bD rising

  Data Path: bDflip to bDflip
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.284  bDflip (bDflip)
     INV:I->O              1   0.113   0.279  bDflip_INV_9_o1_INV_0 (bDflip_INV_9_o)
     FD:D                      0.008          bDflip
    ----------------------------------------
    Total                      1.045ns (0.482ns logic, 0.563ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'bR'
  Clock period: 1.045ns (frequency: 957.121MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.045ns (Levels of Logic = 1)
  Source:            bRflip (FF)
  Destination:       bRflip (FF)
  Source Clock:      bR rising
  Destination Clock: bR rising

  Data Path: bRflip to bRflip
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.284  bRflip (bRflip)
     INV:I->O              1   0.113   0.279  bRflip_INV_10_o1_INV_0 (bRflip_INV_10_o)
     FD:D                      0.008          bRflip
    ----------------------------------------
    Total                      1.045ns (0.482ns logic, 0.563ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.289ns (Levels of Logic = 1)
  Source:            btnU (PAD)
  Destination:       Mshreg_stepU_1 (FF)
  Destination Clock: clk rising

  Data Path: btnU to Mshreg_stepU_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  btnU_IBUF (btnU_IBUF)
     SRLC16E:D                 0.009          Mshreg_stepU_1
    ----------------------------------------
    Total                      0.289ns (0.010ns logic, 0.279ns route)
                                       (3.5% logic, 96.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bS'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.659ns (Levels of Logic = 1)
  Source:            bSflip (FF)
  Destination:       Led<7> (PAD)
  Source Clock:      bS rising

  Data Path: bSflip to Led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.361   0.298  bSflip (bSflip)
     OBUF:I->O                 0.000          Led_7_OBUF (Led<7>)
    ----------------------------------------
    Total                      0.659ns (0.361ns logic, 0.298ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bR'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            bRflip (FF)
  Destination:       Led<4> (PAD)
  Source Clock:      bR rising

  Data Path: bRflip to Led<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  bRflip (bRflip)
     OBUF:I->O                 0.000          Led_4_OBUF (Led<4>)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bD'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            bDflip (FF)
  Destination:       Led<3> (PAD)
  Source Clock:      bD rising

  Data Path: bDflip to Led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  bDflip (bDflip)
     OBUF:I->O                 0.000          Led_3_OBUF (Led<3>)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            bLflip (FF)
  Destination:       Led<2> (PAD)
  Source Clock:      bL rising

  Data Path: bLflip to Led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  bLflip (bLflip)
     OBUF:I->O                 0.000          Led_2_OBUF (Led<2>)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'bU'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            bUflip (FF)
  Destination:       Led<1> (PAD)
  Source Clock:      bU rising

  Data Path: bUflip to Led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  bUflip (bUflip)
     OBUF:I->O                 0.000          Led_1_OBUF (Led<1>)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            uart_top_/uart_/tx_out (FF)
  Destination:       RsTx (PAD)
  Source Clock:      clk rising

  Data Path: uart_top_/uart_/tx_out to RsTx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.279  uart_top_/uart_/tx_out (uart_top_/uart_/tx_out)
     OBUF:I->O                 0.000          RsTx_OBUF (RsTx)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock bD
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bD             |    1.045|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bL
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bL             |    1.045|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bR
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bR             |    1.045|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bS             |    1.059|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock bU
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
bU             |    1.045|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   18.526|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 132.00 secs
Total CPU time to Xst completion: 131.32 secs
 
--> 

Total memory usage is 5583820 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  185 (   0 filtered)
Number of infos    :   36 (   0 filtered)

