# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 0.000512 4096 120 350 36416 6.62595 45.9872 209.654 262.316 262.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 0.000128 4096 170 1980 142528 28.4335 1056.2 838.642 1923.33 1923.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1950 0.000256 1024 390 940 70400 4.48749 3.40637 71.2648 124.67 203.93 204.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1270 0.000512 1024 330 690 31488 2.29203 1.66874 23.2553 52.4509 79.7708 79.8867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 420 6.4e-05 4096 122 1560 108544 182.425 55.5315 1598.89 1688.33 3525.37 3525.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 540 0.000256 1024 200 740 28672 11.1617 3.40582 26.6938 153.772 195.222 195.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 0.000512 4096 120 350 36432 6.64333 52.6071 209.781 269.084 269.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 0.000128 4096 170 1980 142488 28.4324 1192.21 838.474 2059.16 2059.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1950 0.000256 1024 390 940 70848 4.50458 3.42976 83.0007 125.703 216.743 216.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1270 0.000512 1024 330 690 31392 2.29875 1.66298 26.689 52.4171 83.1705 83.2651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 420 6.4e-05 4096 122 1560 108288 182.514 55.6152 994.701 1669.94 2902.96 2903.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 540 0.000256 1024 200 740 25344 11.2264 3.33619 27.2769 151.131 193.153 193.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 0.000512 4096 120 350 36400 6.62938 55.0517 209.537 271.269 271.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 0.000128 4096 170 1980 142480 28.414 1242.57 838.013 2109.04 2109.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1950 0.000256 1024 390 940 70400 4.47565 3.40586 86.2722 124.249 218.504 218.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1270 0.000512 1024 330 690 31360 2.28112 1.65027 28.0068 52.1837 84.2228 84.3158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 420 6.4e-05 4096 122 1560 110080 182.096 55.6723 1052.9 1676.2 2967.07 2967.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 540 0.000256 1024 200 740 25600 11.3175 3.36486 28.7909 151.616 195.275 195.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 0.000512 4096 120 350 36384 6.62906 51.2082 209.504 267.395 267.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 0.000128 4096 170 1980 142464 28.4303 1161.15 837.877 2027.51 2027.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1950 0.000256 1024 390 940 70656 4.48509 3.41296 80.846 124.332 213.174 213.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1270 0.000512 1024 330 690 31104 2.28966 1.66285 25.9297 52.2831 82.2663 82.3669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 420 6.4e-05 4096 122 1560 107520 181.709 55.3533 960.197 1664.77 2862.22 2862.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 540 0.000256 1024 200 740 27648 11.0776 3.36288 29.1731 149.79 193.593 193.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 0.000512 4096 120 350 36400 6.63299 52.0003 209.79 268.477 268.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 0.000128 4096 170 1980 142500 28.4283 1171.09 838.791 2038.36 2038.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1950 0.000256 1024 390 940 70800 4.51494 3.41632 81.8707 124.261 214.166 214.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1270 0.000512 1024 330 690 31200 2.30355 1.6561 26.3697 52.362 82.79 82.8802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 420 6.4e-05 4096 122 1560 108800 181.98 55.5337 982.936 1666.97 2887.61 2887.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 540 0.000256 1024 200 740 25600 11.3465 3.37306 27.4562 149.936 192.299 192.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 0.000512 4096 120 350 36288 6.62118 53.5569 209.1 269.33 269.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 0.000128 4096 170 1980 142464 28.4306 1200.51 838.066 2067.05 2067.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1950 0.000256 1024 390 940 70336 4.49738 3.41606 83.7444 125.139 216.899 216.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1270 0.000512 1024 330 690 30912 2.27731 1.64339 27.0227 51.968 83.014 83.1119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 420 6.4e-05 4096 122 1560 107520 182.497 55.6532 997.509 1673.32 2909.18 2909.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 540 0.000256 1024 200 740 25088 11.0963 3.30077 27.7431 148.332 190.655 190.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 0.000512 4096 120 350 36360 6.62528 53.6501 209.53 269.858 269.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 0.000128 4096 170 1980 142440 28.4181 1208.57 837.999 2075.03 2075.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1950 0.000256 1024 390 940 70560 4.49536 3.41402 84.3383 124.191 216.539 216.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1270 0.000512 1024 330 690 31200 2.30438 1.66614 27.294 52.4572 83.8186 83.9146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 420 6.4e-05 4096 122 1560 107520 182.639 55.6278 1002.63 1669.24 2910.33 2910.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 540 0.000256 1024 200 740 26880 11.2102 3.37171 29.824 150.186 194.774 194.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 0.000512 4096 120 350 36352 6.62733 51.9838 209.512 268.175 268.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 0.000128 4096 170 1980 142464 28.4327 1169.28 838.08 2035.84 2035.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1950 0.000256 1024 390 940 70144 4.49542 3.40973 81.1145 124.013 213.135 213.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1270 0.000512 1024 330 690 31232 2.30371 1.6696 26.4526 52.5013 83.0287 83.1201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 420 6.4e-05 4096 122 1560 106496 182.548 55.5358 961.629 1671.19 2871.09 2871.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 540 0.000256 1024 200 740 28672 11.161 3.4103 30.6473 152.556 197.954 198.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 0.000512 4096 120 350 36288 6.62608 52.5271 209.501 268.707 268.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 0.000128 4096 170 1980 142272 28.4237 1178.43 837.478 2044.38 2044.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1950 0.000256 1024 390 940 69888 4.49046 3.40918 81.3381 124.648 213.986 214.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1270 0.000512 1024 330 690 30720 2.28051 1.64378 26.3293 51.8981 82.253 82.3494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 420 6.4e-05 4096 122 1560 104448 181.262 54.9294 951.539 1648.8 2836.73 2836.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 540 0.000256 1024 200 740 24576 10.8795 3.25181 26.7102 143.289 184.317 184.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 0.000512 4096 120 350 36200 6.61114 56.0251 209.109 271.797 271.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 0.000128 4096 170 1980 142400 28.4396 1251.97 838.218 2118.68 2118.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1950 0.000256 1024 390 940 70400 4.49056 3.41075 87.6422 123.713 219.356 219.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1270 0.000512 1024 330 690 30400 2.29629 1.64083 27.8188 52.1055 83.9606 84.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 420 6.4e-05 4096 122 1560 102400 182.379 55.0406 994.446 1649.1 2881.17 2881.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 540 0.000256 1024 200 740 25600 11.3735 3.37904 29.887 149.495 194.316 194.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 0.000512 4096 120 350 36096 6.60605 65.6895 208.851 281.198 281.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 0.000128 4096 170 1980 142336 28.4493 1468.91 838.181 2335.59 2335.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1950 0.000256 1024 390 940 69632 4.51014 3.4143 101.566 124.813 234.405 234.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1270 0.000512 1024 330 690 29696 2.27174 1.61792 31.8257 51.3003 87.1145 87.2076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 420 6.4e-05 4096 122 1560 106496 182.453 55.5429 1210.55 1671.39 3120.12 3120.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 540 0.000256 1024 200 740 24576 10.8957 3.25069 33.5271 148.271 196.13 196.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1300 0.000512 4096 120 360 36384 6.64035 87.1649 209.746 303.603 303.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1280 0.000128 4096 170 1980 142560 28.4344 1981.4 838.66 2848.54 2848.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1950 0.000256 1024 390 945 70784 4.48426 3.42166 71.0679 127.725 206.796 206.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1270 0.000512 1024 330 690 31360 2.28886 1.66477 22.7095 52.4104 79.17 79.2613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 420 6.4e-05 4096 122 1560 111616 181.821 55.5855 1713.17 1676.63 3627.4 3627.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 540 0.000256 1024 200 750 26624 11.3723 3.40787 24.5134 154.918 194.395 194.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1300 0.000512 4096 120 360 36360 6.63344 46.3467 209.624 262.657 262.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 0.000128 4096 170 1980 142560 28.4303 1034.46 838.72 1901.65 1901.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1950 0.000256 1024 390 945 70720 4.51853 3.42221 72.0978 125.823 205.965 206.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1270 0.000512 1024 330 690 31360 2.29443 1.65622 23.0599 52.3806 79.4908 79.5873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 420 6.4e-05 4096 122 1560 111360 182.485 55.7118 1780.16 1676.82 3695.37 3695.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 540 0.000256 1024 200 750 26880 11.4512 3.42586 25.1507 153.599 193.808 193.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1300 0.000512 4096 120 360 36384 6.63757 46.0132 209.672 262.376 262.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 0.000128 4096 170 1980 142560 28.4365 1033.16 838.257 1899.91 1899.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1950 0.000256 1024 390 945 70656 4.49968 3.4183 71.3149 124.955 204.292 204.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1270 0.000512 1024 330 690 31296 2.30022 1.67229 22.6305 52.4872 79.1907 79.2883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 420 6.4e-05 4096 122 1560 110592 182.098 55.6516 1619.84 1672.97 3530.77 3530.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 540 0.000256 1024 200 750 26112 11.2796 3.36704 24.379 151.679 190.891 191.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 0.000512 4096 120 360 36344 6.62534 47.4964 209.472 263.643 263.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 0.000128 4096 170 1980 142520 28.4235 1054.18 837.97 1920.62 1920.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1950 0.000256 1024 390 945 70560 4.50784 3.42016 73.0657 125.86 206.957 207.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1270 0.000512 1024 330 690 31360 2.30867 1.67002 23.3744 52.4906 79.9409 80.0379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 420 6.4e-05 4096 122 1560 111104 182.16 55.716 908.415 1673.01 2819.5 2819.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 540 0.000256 1024 200 750 25088 11.4514 3.38371 23.9145 151.703 190.636 190.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 0.000512 4096 120 360 36352 6.63619 48.8114 209.501 265 265.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 0.000128 4096 170 1980 142528 28.4305 1081.73 837.965 1948.17 1948.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1950 0.000256 1024 390 945 70400 4.49082 3.40787 74.5419 124.157 206.699 206.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1270 0.000512 1024 330 690 31232 2.29619 1.66797 23.9343 52.4011 80.3983 80.4905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 420 6.4e-05 4096 122 1560 110592 181.435 55.5564 921.144 1669.66 2827.99 2828.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 540 0.000256 1024 200 750 26624 11.3914 3.40678 26.0362 149.365 190.377 190.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 0.000512 4096 120 360 36360 6.63184 55.719 209.643 272.045 272.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 0.000128 4096 170 1980 142488 28.4243 1211 837.893 2077.36 2077.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1950 0.000256 1024 390 945 70560 4.51427 3.42067 85.5051 125.035 218.58 218.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1270 0.000512 1024 330 690 31104 2.30534 1.65936 27.3248 52.3797 83.7676 83.8622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 420 6.4e-05 4096 122 1560 110592 181.683 55.6596 1035.41 1668.79 2941.73 2941.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 540 0.000256 1024 200 750 25344 11.2297 3.33491 28.4806 150.989 194.216 194.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 0.000512 4096 120 360 36320 6.62294 54.4583 209.471 270.604 270.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 0.000128 4096 170 1980 142480 28.416 1181.83 837.883 2048.18 2048.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1950 0.000256 1024 390 945 70400 4.47818 3.4097 83.6063 123.778 215.374 215.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1270 0.000512 1024 330 690 31040 2.28829 1.64608 26.7648 52.1771 82.9783 83.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 420 6.4e-05 4096 122 1560 110080 182.086 55.6889 1003.54 1675.72 2917.23 2917.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 540 0.000256 1024 200 750 25600 11.3242 3.36691 28.2034 151.546 194.621 194.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 0.000512 4096 120 360 36288 6.63174 57.9771 209.388 274.045 274.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 0.000128 4096 170 1980 142464 28.4529 1259.08 837.885 2125.47 2125.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1950 0.000256 1024 390 945 70656 4.48064 3.40848 89.1912 125.056 222.235 222.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1270 0.000512 1024 330 690 31104 2.28634 1.66118 28.6635 52.2815 84.9935 85.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 420 6.4e-05 4096 122 1560 107520 181.591 55.3392 1047.87 1665.33 2950.33 2950.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 540 0.000256 1024 200 750 24576 11.4237 3.36477 28.8383 151.632 195.441 195.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 0.000512 4096 120 360 36300 6.61946 57.6286 209.662 273.959 274.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 0.000128 4096 170 1980 142500 28.4324 1247.37 838.883 2114.73 2114.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1950 0.000256 1024 390 945 70400 4.52064 3.42006 88.0754 125.129 221.244 221.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1270 0.000512 1024 330 690 31200 2.30157 1.65936 28.4653 52.3556 84.8804 84.9736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 420 6.4e-05 4096 122 1560 108800 181.915 55.5261 1051.76 1667.06 2956.46 2956.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 540 0.000256 1024 200 750 25600 11.3432 3.37507 29.8562 151.771 196.526 196.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 0.000512 4096 120 360 36288 6.62294 57.9952 209.638 274.307 274.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 0.000128 4096 170 1980 142464 28.4205 1259.9 838.642 2127.01 2127.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1950 0.000256 1024 390 945 70336 4.49616 3.41606 88.6253 125.126 221.763 221.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1270 0.000512 1024 330 690 30912 2.27894 1.64445 28.4553 52.0014 84.4787 84.5721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 420 6.4e-05 4096 122 1560 111104 181.571 55.6605 1083.46 1674.45 2995.33 2995.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 540 0.000256 1024 200 750 21504 11.5139 3.29933 25.5042 147.286 187.783 187.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 0.000512 4096 120 360 36240 6.62118 56.7519 209.279 272.702 272.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 0.000128 4096 170 1980 142440 28.4262 1241.58 837.982 2108.03 2108.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1950 0.000256 1024 390 945 70080 4.50448 3.41725 86.6085 124.87 219.497 219.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1270 0.000512 1024 330 690 31200 2.30378 1.66656 28.0903 52.4524 84.6075 84.7012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 420 6.4e-05 4096 122 1560 107520 182.596 55.6248 1030.81 1669.23 2938.45 2938.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 540 0.000256 1024 200 750 23040 11.6425 3.37318 26.7995 152.108 194.107 194.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 0.000512 4096 120 360 36224 6.63558 54.6188 209.205 270.51 270.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 0.000128 4096 170 1980 142464 28.4385 1189.28 837.846 2055.61 2055.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1950 0.000256 1024 390 945 70144 4.49168 3.40826 83.0767 123.981 215.061 215.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1270 0.000512 1024 330 690 31232 2.2999 1.67098 26.9843 52.4817 83.5388 83.6335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 420 6.4e-05 4096 122 1560 110592 181.413 55.5335 1016.84 1670.29 2924.27 2924.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 540 0.000256 1024 200 750 24576 11.6504 3.40992 27.4302 150.429 193.103 193.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1300 0.000512 4096 120 360 36096 6.62134 0 208.866 215.502 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 0.000512 4096 120 360 36200 6.62739 63.6956 209.463 279.837 279.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 0.000128 4096 170 1980 142400 28.426 1387.05 838.086 2253.61 2253.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1950 0.000256 1024 390 945 69600 4.50742 3.41261 96.9611 123.364 228.346 228.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1270 0.000512 1024 330 690 30400 2.29219 1.64224 30.8075 51.9086 86.7475 86.8431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 420 6.4e-05 4096 122 1560 102400 182.296 55.0393 1100.57 1648.81 2986.9 2987.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 540 0.000256 1024 200 750 25600 11.3693 3.3792 33.4073 149.355 197.693 197.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1300 0.000512 4096 120 360 36096 6.63338 58.3187 209.39 274.393 274.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 0.000128 4096 170 1980 142336 28.4322 1267.45 838.752 2134.68 2134.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1950 0.000256 1024 390 945 69632 4.50931 3.41123 87.9994 123.837 219.856 219.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1270 0.000512 1024 330 690 29696 2.27088 1.62102 27.607 51.3361 82.934 83.0254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 420 6.4e-05 4096 122 1560 106496 182.456 55.548 1044.76 1673.06 2956 2956.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 540 0.000256 1024 200 750 16384 11.8603 3.24624 20.1824 146.226 181.694 181.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1300 0.000512 4096 120 360 36384 6.63981 82.683 209.73 299.102 299.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1280 0.000128 4096 170 1980 142560 28.4324 1950.91 838.8 2818.19 2818.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1950 0.000256 1024 390 940 70528 4.50144 3.41811 66.7058 126.631 201.356 201.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1270 0.000512 1024 330 700 31488 2.28803 1.66141 21.8484 52.4145 78.3122 78.4057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 420 6.4e-05 4096 122 1560 106496 183.656 55.5868 1590.37 1677.35 3507.16 3507.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 540 0.000256 1024 200 740 27648 11.2716 3.4857 24.0211 154.881 193.843 193.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1300 0.000512 4096 120 360 36360 6.62758 49.1312 209.662 265.474 265.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 0.000128 4096 170 1980 142560 28.4255 1084.62 838.875 1951.97 1952.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1950 0.000256 1024 390 940 70560 4.51827 3.42682 76.0209 126.024 210.088 210.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1270 0.000512 1024 330 700 31360 2.29581 1.66038 24.4739 52.3877 80.9196 81.0127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 420 6.4e-05 4096 122 1560 106240 184.136 55.6995 1650.7 1677.59 3568.31 3568.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 540 0.000256 1024 200 740 28160 11.2887 3.42426 27.8776 152.542 195.318 195.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1300 0.000512 4096 120 360 36384 6.63917 45.5661 209.839 262.098 262.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 0.000128 4096 170 1980 142560 28.425 1010.31 838.945 1877.73 1877.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1950 0.000256 1024 390 940 70464 4.4919 3.41325 70.6197 125.137 203.764 203.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1270 0.000512 1024 330 700 31488 2.29565 1.66374 22.9327 52.5311 79.5226 79.6204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 420 6.4e-05 4096 122 1560 105984 183.615 55.6628 1474.02 1674.37 3387.87 3388.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 540 0.000256 1024 200 740 26112 11.2762 3.37104 23.9636 140.963 179.758 179.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 0.000512 4096 120 360 36344 6.6273 47.0938 209.663 263.436 263.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 0.000128 4096 170 1980 142520 28.4265 1031.94 838.743 1899.16 1899.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1950 0.000256 1024 390 940 70336 4.51837 3.42173 71.7535 124.407 204.203 204.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1270 0.000512 1024 330 700 31360 2.30717 1.66736 23.4933 52.534 80.1034 80.2017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 420 6.4e-05 4096 122 1560 105728 184.05 55.7224 850.32 1674.37 2764.66 2764.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 540 0.000256 1024 200 740 26880 11.2392 3.38397 25.321 151.718 191.851 192.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 0.000512 4096 120 360 36352 6.64006 47.473 209.586 263.75 263.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 0.000128 4096 170 1980 142528 28.4262 1046.13 838.187 1912.78 1912.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1950 0.000256 1024 390 940 70144 4.48867 3.40822 71.9658 124.417 204.379 204.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1270 0.000512 1024 330 700 31488 2.29357 1.66918 23.7688 52.4233 80.255 80.3472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 420 6.4e-05 4096 122 1560 104448 183.731 55.5508 845.973 1670.53 2755.97 2756.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 540 0.000256 1024 200 740 26624 11.3942 3.40803 25.127 151.389 191.506 191.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 0.000512 4096 120 360 36360 6.63731 58.5728 209.639 274.901 274.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 0.000128 4096 170 1980 142488 28.4224 1265.2 837.983 2131.65 2131.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1950 0.000256 1024 390 940 70560 4.5097 3.42496 89.7949 124.139 221.973 222.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1270 0.000512 1024 330 700 31392 2.30099 1.66195 29.432 52.3808 85.8773 85.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 420 6.4e-05 4096 122 1560 103680 184.029 55.617 1018.45 1668.73 2927.03 2927.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 540 0.000256 1024 200 740 25344 11.2343 3.34029 29.8311 149.861 194.46 194.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 0.000512 4096 120 360 36288 6.6337 40.9559 209.669 257.308 257.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 0.000128 4096 170 1980 142416 28.4174 880.495 838.001 1746.96 1747.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1950 0.000256 1024 390 940 70272 4.4873 3.41197 62.4992 123.53 194.026 194.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1270 0.000512 1024 330 700 31104 2.28256 1.64659 20.577 52.1006 76.7066 76.7969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 420 6.4e-05 4096 122 1560 101376 183.392 55.1921 694.948 1657.03 2590.75 2590.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 540 0.000256 1024 200 740 23040 11.0583 3.24403 19.312 145.897 179.692 179.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 0.000512 4096 120 360 36320 6.62317 56.1766 209.498 272.345 272.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 0.000128 4096 170 1980 142480 28.4119 1222.51 837.996 2088.96 2089.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1950 0.000256 1024 390 940 70080 4.47955 3.40643 85.2578 123.752 216.994 217.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1270 0.000512 1024 330 700 31040 2.28394 1.64912 27.8807 52.1809 84.0965 84.1876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 420 6.4e-05 4096 122 1560 104960 183.753 55.667 993.917 1675.94 2909.46 2909.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 540 0.000256 1024 200 740 25600 11.3243 3.36902 28.9449 149.389 193.208 193.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 0.000512 4096 120 360 36160 6.62118 39.663 209.019 255.352 255.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 0.000128 4096 170 1980 142400 28.4206 853.188 837.833 1719.49 1719.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1950 0.000256 1024 390 940 69760 4.45952 3.39171 59.9605 124.148 192.057 192.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1270 0.000512 1024 330 700 30720 2.27738 1.64605 19.5443 51.8452 75.4101 75.5061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 420 6.4e-05 4096 122 1560 102400 184.586 55.5865 677.744 1675.91 2594.01 2594.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 540 0.000256 1024 200 740 25600 11.3235 3.36883 20.735 153.722 189.333 189.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 0.000512 4096 120 360 36288 6.63485 52.7432 209.556 268.987 269.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 0.000128 4096 170 1980 142464 28.4157 1149.76 838.586 2016.81 2016.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1950 0.000256 1024 390 940 70272 4.49034 3.41139 80.3733 124.038 212.411 212.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1270 0.000512 1024 330 700 31104 2.29146 1.66195 26.3375 52.3277 82.717 82.8156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 420 6.4e-05 4096 122 1560 104448 182.582 55.337 930.563 1666.16 2834.83 2835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 540 0.000256 1024 200 740 24576 11.4384 3.36486 26.2249 149.609 190.822 190.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 0.000512 4096 120 360 36096 6.62006 37.7723 208.811 253.255 253.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 0.000128 4096 170 1980 142272 28.4197 817.462 837.158 1683.09 1683.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1950 0.000256 1024 390 940 69888 4.47971 3.40701 57.5697 123.216 188.77 188.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1270 0.000512 1024 330 700 30720 2.2824 1.64451 18.9087 51.8841 74.8185 74.9111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 420 6.4e-05 4096 122 1560 98304 183.339 54.95 626.79 1648.43 2513.7 2513.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 540 0.000256 1024 200 740 18432 11.6026 3.24608 14.4573 145.23 174.722 174.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 0.000512 4096 120 360 36300 6.63091 55.4024 209.437 271.522 271.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 0.000128 4096 170 1980 142500 28.4341 1195.72 837.949 2062.15 2062.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1950 0.000256 1024 390 940 70400 4.51686 3.41811 84.311 124.818 217.165 217.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1270 0.000512 1024 330 700 31200 2.30464 1.65683 27.647 52.3008 84.0099 84.1051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 420 6.4e-05 4096 122 1560 102400 184.002 55.5255 951.36 1665.21 2856.28 2856.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 540 0.000256 1024 200 740 25600 11.3395 3.37683 28.7091 152.707 196.313 196.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 0.000512 4096 120 360 36200 6.62531 39.124 209.465 255.264 255.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 0.000128 4096 170 1980 142400 28.4344 841.474 838.089 1708.04 1708.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1950 0.000256 1024 390 940 69600 4.50122 3.41542 59.1554 124.429 191.602 191.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1270 0.000512 1024 330 700 30400 2.29498 1.64224 19.2839 51.9129 75.2322 75.3239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 420 6.4e-05 4096 122 1560 96000 184.951 55.0428 628.828 1648.84 2517.85 2518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 540 0.000256 1024 200 740 25600 11.3715 3.37907 20.6041 151.917 187.457 187.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 0.000512 4096 120 360 36288 6.62938 70.7297 209.469 286.88 286.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 0.000128 4096 170 1980 142464 28.4164 1525.03 837.97 2391.47 2391.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1950 0.000256 1024 390 940 70336 4.49712 3.41597 107.589 123.724 239.325 239.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1270 0.000512 1024 330 700 30912 2.27859 1.64659 35.1669 51.9614 91.1534 91.2476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 420 6.4e-05 4096 122 1560 103936 183.939 55.6728 1230.82 1673.12 3143.74 3143.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 540 0.000256 1024 200 740 25088 11.1051 3.30134 35.7102 149.32 199.626 199.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1300 0.000512 4096 120 360 36064 6.61504 46.1353 208.866 261.668 261.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 0.000128 4096 170 1980 142240 28.4196 995.862 837.368 1861.7 1861.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1950 0.000256 1024 390 940 68992 4.448 3.37965 69.1136 123.656 200.695 200.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1270 0.000512 1024 330 700 30464 2.29709 1.65043 22.586 52.1105 78.743 78.8396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 420 6.4e-05 4096 122 1560 100352 183.072 55.0731 779.848 1654.47 2672.65 2672.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 540 0.000256 1024 200 740 21504 10.8534 3.15587 20.2471 144.086 178.528 178.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 0.000512 4096 120 360 36240 6.62282 67.4243 209.248 283.344 283.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 0.000128 4096 170 1980 142440 28.4159 1464.66 837.863 2330.99 2331.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1950 0.000256 1024 390 940 70080 4.5033 3.41485 102.501 124.526 235.043 235.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1270 0.000512 1024 330 700 31200 2.30454 1.66102 33.6461 52.4432 90.1549 90.2491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 420 6.4e-05 4096 122 1560 103680 184.028 55.6162 1177.76 1669.08 3086.66 3086.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 540 0.000256 1024 200 740 26880 11.1988 3.36896 36.5187 152.008 203.278 203.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 0.000512 4096 120 360 36000 6.58608 46.0862 208.753 261.477 261.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 0.000128 4096 170 1980 142320 28.4242 992.184 838.503 1859.16 1859.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1950 0.000256 1024 390 940 70080 4.4983 3.41424 69.9453 123.714 201.676 201.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1270 0.000512 1024 330 700 30720 2.28234 1.64285 22.8675 51.9958 78.8853 78.9794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 420 6.4e-05 4096 122 1560 99840 183.187 55.0004 770.877 1650.21 2659.47 2659.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 540 0.000256 1024 200 740 23040 11.6336 3.37875 21.6909 147.381 184.272 184.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 0.000512 4096 120 360 36224 6.62912 65.3535 209.203 281.237 281.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 0.000128 4096 170 1980 142464 28.4406 1424.83 838.029 2291.34 2291.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1950 0.000256 1024 390 940 70144 4.48717 3.40566 99.3867 124.629 232.008 232.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1270 0.000512 1024 330 700 31232 2.30243 1.67126 32.7771 52.4957 89.3468 89.4403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 420 6.4e-05 4096 122 1560 102400 184.191 55.5356 1129.65 1670.39 3039.95 3040.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 540 0.000256 1024 200 740 24576 11.6498 3.41187 32.5828 153.504 201.334 201.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 0.000512 4096 120 360 36096 6.63696 44.9659 209.406 261.061 261.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 0.000128 4096 170 1980 142336 28.4324 959.091 838.82 1826.39 1826.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1950 0.000256 1024 390 940 69632 4.51472 3.41206 66.9624 124.898 199.892 199.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1270 0.000512 1024 330 700 29696 2.26934 1.62195 21.446 51.3469 76.7892 76.8883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 420 6.4e-05 4096 122 1560 98304 186.429 55.5418 734.279 1672.66 2649.11 2649.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 540 0.000256 1024 200 740 16384 11.8695 3.24739 15.1884 148.341 178.828 178.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 0.000512 4096 120 360 36096 6.62214 0 208.866 215.503 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 0.000512 4096 120 360 35712 6.57194 40.0671 207.979 254.671 254.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 0.000128 4096 170 1980 142080 28.421 867.86 837.906 1734.23 1734.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1950 0.000256 1024 390 940 69120 4.44422 3.37168 60.8305 122.544 191.29 191.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1270 0.000512 1024 330 700 30720 2.28906 1.65274 20.4265 52.1854 76.6538 76.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 420 6.4e-05 4096 122 1560 98304 183.446 54.9601 666.704 1650.92 2556.22 2556.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 540 0.000256 1024 200 740 12288 12.3955 3.25114 10.6827 144.608 171.121 171.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 0.000512 4096 120 360 36200 6.6233 59.0111 209.637 275.321 275.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 0.000128 4096 170 1980 142400 28.4289 1281.37 838.761 2148.61 2148.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1950 0.000256 1024 390 940 69600 4.50061 3.41606 89.9565 123.452 221.423 221.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1270 0.000512 1024 330 700 30400 2.29542 1.64202 29.2645 51.9487 85.2518 85.3443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 420 6.4e-05 4096 122 1560 96000 184.929 55.0463 956.208 1650.35 2846.72 2846.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 540 0.000256 1024 200 740 25600 11.3763 3.38125 31.1364 148.392 194.467 194.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 0.000512 4096 120 360 36000 6.62659 41.5701 209.644 257.888 257.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 0.000128 4096 170 1980 142000 28.4197 907.387 837.716 1773.57 1773.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1950 0.000256 1024 390 940 68800 4.45645 3.38134 63.5346 123.635 195.109 195.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1270 0.000512 1024 330 700 30400 2.2959 1.64864 20.8498 52.2165 77.1104 77.2055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 420 6.4e-05 4096 122 1560 89600 187.863 55.0236 638.098 1651.7 2532.87 2533.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 540 0.000256 1024 200 740 25600 11.3801 3.3792 22.4068 150.883 188.234 188.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1300 0.000512 4096 120 360 36384 6.64346 82.957 209.554 299.21 299.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1280 0.000128 4096 170 1992 142464 28.4152 974.375 837.966 1840.8 1840.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1950 0.000256 1024 390 936 70912 4.49386 3.41942 65.9055 126.123 200.045 200.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1270 0.000512 1024 330 696 31232 2.29267 1.6704 21.4798 52.3757 77.9177 78.0104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 420 6.4e-05 4096 122 1560 111616 181.634 55.5829 1576.75 1675.4 3489.56 3489.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 540 0.000256 1024 200 744 26624 11.386 3.40576 23.2133 151.965 190.157 190.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1300 0.000512 4096 120 360 36360 6.63718 45.6499 209.601 261.943 262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 0.000128 4096 170 1992 142480 28.4397 1013.75 838.641 1880.88 1880.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1950 0.000256 1024 390 936 70880 4.5128 3.42474 70.1599 125.902 204.105 204.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1270 0.000512 1024 330 696 31200 2.30032 1.66138 22.6087 52.3692 79.0405 79.1387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 420 6.4e-05 4096 122 1560 111360 182.35 55.7176 1537.18 1676.54 3451.98 3452.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 540 0.000256 1024 200 744 26880 11.4401 3.42723 25.0075 153.506 193.566 193.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 0.000512 4096 120 360 36384 6.63478 45.6192 209.797 262.103 262.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 0.000128 4096 170 1992 142464 28.4423 999.099 838.679 1866.27 1866.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1950 0.000256 1024 390 936 70656 4.49302 3.4145 69.4027 124.887 202.298 202.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1270 0.000512 1024 330 696 31296 2.30419 1.66582 22.6229 52.5148 79.2099 79.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 420 6.4e-05 4096 122 1560 110592 182.022 55.646 1592.19 1673.99 3504.05 3504.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 540 0.000256 1024 200 744 24576 11.4515 3.37101 22.8557 152.639 190.505 190.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1300 0.000512 4096 120 360 36288 6.63101 29.3437 209.369 245.393 245.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 0.000128 4096 170 1992 142368 28.4151 641.198 837.735 1507.39 1507.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1950 0.000256 1024 390 936 70656 4.48579 3.41197 44.7884 124.023 176.808 176.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1270 0.000512 1024 330 696 31104 2.28701 1.65888 14.7401 52.2746 71.0602 71.1537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 420 6.4e-05 4096 122 1560 107520 181.815 55.3602 1578.98 1664.63 3480.98 3481.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 540 0.000256 1024 200 744 24576 11.4417 3.36538 15.0936 150.644 180.726 180.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 0.000512 4096 120 360 36344 6.62528 52.8773 209.621 269.174 269.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 0.000128 4096 170 1992 142464 28.4267 1161.7 838.708 2028.88 2028.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1950 0.000256 1024 390 936 70784 4.5016 3.41811 80.2321 123.741 211.991 212.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1270 0.000512 1024 330 696 31136 2.30858 1.66723 26.264 52.5306 82.8719 82.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 420 6.4e-05 4096 122 1560 111104 181.995 55.722 993.594 1673.98 2905.48 2905.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 540 0.000256 1024 200 744 25088 11.4577 3.37715 26.8379 151.905 193.76 193.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1300 0.000512 4096 120 360 36288 6.6207 33.8715 209.615 250.157 250.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 0.000128 4096 170 1992 142352 28.4043 735.933 838.378 1602.76 1602.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1950 0.000256 1024 390 936 70784 4.47786 3.41402 51.1504 125.101 184.242 184.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1270 0.000512 1024 330 696 30464 2.28502 1.64058 16.3118 51.9947 72.3331 72.4242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 420 6.4e-05 4096 122 1560 111104 181.679 55.6598 1839.56 1674.41 3751.5 3751.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 540 0.000256 1024 200 744 21504 11.5249 3.30086 15.0862 151.467 181.561 181.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 0.000512 4096 120 360 36352 6.63776 51.3793 209.547 267.616 267.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 0.000128 4096 170 1992 142400 28.4012 1126.95 837.787 1993.19 1993.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1950 0.000256 1024 390 936 70656 4.47635 3.40915 77.1905 123.82 208.995 209.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1270 0.000512 1024 330 696 31232 2.29453 1.66707 25.3593 52.4105 81.8331 81.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 420 6.4e-05 4096 122 1560 110592 181.318 55.5295 957.689 1670.25 2864.98 2865.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 540 0.000256 1024 200 744 26624 11.3987 3.41082 27.4977 150.249 192.739 192.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1300 0.000512 4096 120 360 36224 6.62883 34.5256 209.211 250.416 250.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 0.000128 4096 170 1992 142336 28.4118 748.906 837.818 1615.18 1615.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1950 0.000256 1024 390 936 70656 4.47702 3.40749 51.1855 124.627 183.797 183.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1270 0.000512 1024 330 696 31232 2.30195 1.66896 17.0349 52.5014 73.6042 73.6973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 420 6.4e-05 4096 122 1560 110592 181.343 55.5336 640.925 1670.73 2548.71 2548.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 540 0.000256 1024 200 744 24576 11.6457 3.40992 17.2233 154.552 187.016 187.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 0.000512 4096 120 360 36360 6.63347 56.0468 209.793 272.525 272.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 0.000128 4096 170 1992 142416 28.4445 1221.19 838.593 2088.28 2088.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1950 0.000256 1024 390 936 70848 4.50006 3.42694 85.3354 124.233 217.597 217.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1270 0.000512 1024 330 696 31104 2.30586 1.66419 27.7946 52.4188 84.281 84.3755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 420 6.4e-05 4096 122 1560 110592 181.603 55.6097 1038.86 1669.96 2946.22 2946.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 540 0.000256 1024 200 744 23040 11.4946 3.33776 26.2921 150.993 192.3 192.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1300 0.000512 4096 120 360 36288 6.63978 39.4607 209.795 255.946 256.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 0.000128 4096 170 1992 142272 28.4248 853.907 838.149 1720.53 1720.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1950 0.000256 1024 390 936 70272 4.48534 3.41002 59.5421 123.51 191.047 191.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1270 0.000512 1024 330 696 30528 2.29235 1.64422 19.309 52.126 75.4717 75.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 420 6.4e-05 4096 122 1560 105984 181.67 55.2023 697.984 1657.98 2593.02 2593.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 540 0.000256 1024 200 744 18432 11.5991 3.25018 15.2732 144.906 175.212 175.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 0.000512 4096 120 360 36320 6.62323 53.1046 209.593 269.37 269.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 0.000128 4096 170 1992 142400 28.4213 1161.86 838.424 2028.75 2028.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1950 0.000256 1024 390 936 70400 4.46931 3.40854 80.2252 123.51 211.713 211.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1270 0.000512 1024 330 696 31040 2.28976 1.6481 26.2742 52.2052 82.5151 82.6074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 420 6.4e-05 4096 122 1560 110080 181.986 55.6751 980.184 1676.71 2894.75 2894.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 540 0.000256 1024 200 744 25600 11.3242 3.36634 27.6916 151.543 194.108 194.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 0.000512 4096 120 360 36160 6.62323 38.4994 209.211 254.383 254.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 0.000128 4096 170 1992 142240 28.4046 829.425 838.164 1696.04 1696.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1950 0.000256 1024 390 936 69760 4.46762 3.3912 57.6501 123.113 188.723 188.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1270 0.000512 1024 330 696 30720 2.27834 1.64026 18.9367 51.895 74.8494 74.9425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 420 6.4e-05 4096 122 1560 107520 182.287 55.5804 686.637 1677.51 2602.2 2602.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 540 0.000256 1024 200 744 25600 11.3202 3.36614 20.3056 150.662 185.835 185.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 0.000512 4096 120 360 36288 6.63306 68.5445 209.556 284.785 284.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 0.000128 4096 170 1992 142368 28.4063 1484.96 838.556 2351.97 2352.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1950 0.000256 1024 390 936 70656 4.47869 3.4119 104.338 123.787 236.115 236.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1270 0.000512 1024 330 696 31104 2.2903 1.66298 34.1346 52.3249 90.5117 90.6076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 420 6.4e-05 4096 122 1560 107520 181.549 55.3375 1228.59 1666.18 3131.84 3131.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 540 0.000256 1024 200 744 24576 11.4424 3.36387 34.4751 148.553 198.015 198.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1300 0.000512 4096 120 360 36096 6.62323 0 209.064 215.702 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 0.000512 4096 120 360 36300 6.6257 67.2039 209.639 283.521 283.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 0.000128 4096 170 1992 142400 28.4428 1462.24 838.686 2329.41 2329.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1950 0.000256 1024 390 936 70800 4.51139 3.42208 102.337 122.803 233.175 233.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1270 0.000512 1024 330 696 30800 2.30563 1.65552 33.0895 52.3489 89.4988 89.5943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 420 6.4e-05 4096 122 1560 108800 181.901 55.5451 1222.5 1666.86 3127 3127.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 540 0.000256 1024 200 744 25600 11.3348 3.3751 35.2322 149.652 199.774 199.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 0.000512 4096 120 360 36200 6.6208 46.0677 211.52 264.259 264.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 0.000128 4096 170 1992 142200 28.4236 992.223 845.67 1866.36 1866.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1950 0.000256 1024 390 936 70400 4.48432 3.41197 69.3815 124.308 201.684 201.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1270 0.000512 1024 330 696 30400 2.29235 1.64045 22.5908 52.4154 79.0398 79.1327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 420 6.4e-05 4096 122 1560 102400 182.335 55.0461 783.51 1665.02 2686.1 2686.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 540 0.000256 1024 200 744 25600 11.3671 3.37811 24.4374 150.352 189.717 189.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 0.000512 4096 120 360 36288 6.61709 65.5716 209.457 281.698 281.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 0.000128 4096 170 1992 142352 28.4099 1434.47 837.769 2300.69 2300.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1950 0.000256 1024 390 936 70784 4.48611 3.41402 100.077 123.716 231.796 231.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1270 0.000512 1024 330 696 30464 2.28394 1.64659 31.9372 51.9565 87.9263 88.0228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 420 6.4e-05 4096 122 1560 111104 181.5 55.6703 1225.44 1673.03 3135.83 3135.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 540 0.000256 1024 200 744 21504 11.5225 3.30122 28.9935 149.238 193.24 193.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1300 0.000512 4096 120 360 36064 6.62531 0 208.87 215.51 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 0.000512 4096 120 360 36240 6.61882 63.5989 209.412 279.682 279.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 0.000128 4096 170 1992 142320 28.4221 1385.14 838.303 2251.91 2251.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1950 0.000256 1024 390 936 70560 4.49334 3.42794 97.2855 123.557 228.87 228.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1270 0.000512 1024 330 696 31200 2.30461 1.66707 31.8789 52.4837 88.4339 88.5275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 420 6.4e-05 4096 122 1560 107520 182.599 55.6216 1145.86 1670.83 3055.1 3055.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 540 0.000256 1024 200 744 23040 11.6525 3.36899 30.3831 151.25 196.841 196.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 0.000512 4096 120 360 36000 6.58458 41.8439 208.613 257.094 257.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 0.000128 4096 170 1992 142080 28.4347 894.36 837.034 1759.88 1759.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1950 0.000256 1024 390 936 70080 4.50374 3.4176 63.0683 124.613 195.702 195.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1270 0.000512 1024 330 696 30720 2.28352 1.64602 20.5196 51.9635 76.511 76.6053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 420 6.4e-05 4096 122 1560 99840 183.2 54.999 689.619 1649.05 2577.06 2577.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 540 0.000256 1024 200 744 23040 11.6375 3.37837 20.1443 148.363 183.711 183.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1300 0.000512 4096 120 360 36224 6.62979 61.182 209.368 277.232 277.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 0.000128 4096 170 1992 142336 28.4147 1327.22 838.429 2194.11 2194.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1950 0.000256 1024 390 936 70656 4.47654 3.40934 93.2501 123.656 224.896 224.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1270 0.000512 1024 330 696 31232 2.30131 1.67178 30.6152 52.5366 87.2238 87.3187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 420 6.4e-05 4096 122 1560 110592 181.315 55.5353 1128.44 1671.68 3037.17 3037.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 540 0.000256 1024 200 744 24576 11.6517 3.40787 30.8601 152.523 198.63 198.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1300 0.000512 4096 120 360 36096 6.62992 41.2145 209.199 257.095 257.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 0.000128 4096 170 1992 142080 28.4313 895.083 837.071 1760.63 1760.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1950 0.000256 1024 390 936 70656 4.48848 3.4119 63.1221 124.714 195.838 195.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1270 0.000512 1024 330 696 29696 2.26752 1.62176 19.7171 51.294 75.0016 75.0899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 420 6.4e-05 4096 122 1560 106496 182.471 55.5464 733.647 1671.05 2642.91 2643.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 540 0.000256 1024 200 744 16384 11.8698 3.24608 14.7164 147.197 177.214 177.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1300 0.000512 4096 120 350 36448 6.62576 92.0637 209.558 308.3 308.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 0.000128 4096 170 2000 142432 28.4222 1100.03 838.115 1966.61 1966.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1950 0.000256 1024 390 950 70912 4.49254 3.41859 75.6749 124.565 208.252 208.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1270 0.000512 1024 330 700 30976 2.29552 1.6663 24.5962 52.374 81.0327 81.1254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 420 6.4e-05 4096 122 1575 109568 182.24 55.5939 1762.69 1675.88 3676.6 3676.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 540 0.000256 1024 200 750 27648 11.2746 3.40787 27.296 155.076 197.24 197.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1300 0.000512 4096 120 350 36440 6.62323 42.6412 209.5 258.816 258.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 0.000128 4096 170 2000 142400 28.416 978.131 838.112 1844.71 1844.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1950 0.000256 1024 390 950 70880 4.51978 3.4263 67.8789 124.977 200.905 201.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1270 0.000512 1024 330 700 31040 2.2991 1.66147 21.9025 52.3385 78.3012 78.3952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 420 6.4e-05 4096 122 1575 108800 183.073 55.7199 1453.32 1675.88 3368.19 3368.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 540 0.000256 1024 200 750 28160 11.287 3.42179 24.9227 151.277 191.095 191.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1300 0.000512 4096 120 350 36400 6.6329 78.6396 209.497 294.82 294.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 0.000128 4096 170 2000 142320 28.3996 630.289 837.738 1496.47 1496.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1950 0.000256 1024 390 950 70400 4.4759 3.40854 44.0159 124.969 176.968 177.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1270 0.000512 1024 330 700 30720 2.29206 1.65059 14.742 52.1729 70.9589 71.0536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 420 6.4e-05 4096 122 1575 107520 183.123 55.6751 1468.9 1675.83 3383.72 3383.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 540 0.000256 1024 200 750 25600 11.3283 3.36912 15.3476 151.998 182.228 182.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 0.000512 4096 120 350 36432 6.62371 45.6873 209.5 261.864 261.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 0.000128 4096 170 2000 142416 28.4201 1040.83 838.087 1907.39 1907.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1950 0.000256 1024 390 950 70656 4.4993 3.40992 72.4035 124.526 204.94 205.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1270 0.000512 1024 330 700 31104 2.30387 1.66682 23.4188 52.4784 79.9671 80.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 420 6.4e-05 4096 122 1575 109056 182.564 55.6697 1569.54 1672.71 3480.69 3480.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 540 0.000256 1024 200 750 26112 11.2801 3.37046 24.8373 153.621 193.295 193.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1300 0.000512 4096 120 350 36384 6.62893 29.6384 209.453 245.771 245.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 0.000128 4096 170 2000 142368 28.4201 670.058 837.898 1536.42 1536.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1950 0.000256 1024 390 950 70656 4.47709 3.41594 46.7958 124.026 178.816 178.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1270 0.000512 1024 330 700 30720 2.29664 1.66093 15.2142 52.2695 71.5409 71.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 420 6.4e-05 4096 122 1575 107520 181.811 55.3602 1499.73 1664.37 3401.47 3401.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 540 0.000256 1024 200 750 24576 11.4385 3.36426 15.4519 151.677 182.119 182.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 0.000512 4096 120 350 36400 6.62218 49.4218 209.328 265.421 265.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 0.000128 4096 170 2000 142408 28.4144 1122.88 837.896 1989.24 1989.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1950 0.000256 1024 390 950 70784 4.49949 3.41837 77.8163 123.832 209.667 209.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1270 0.000512 1024 330 700 31136 2.30986 1.67226 25.5749 52.4764 82.1314 82.2252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 420 6.4e-05 4096 122 1575 107520 182.864 55.7015 933.06 1672.54 2844.35 2844.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 540 0.000256 1024 200 750 26880 11.2402 3.37971 27.5922 152.674 195.069 195.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1300 0.000512 4096 120 350 36288 6.61718 31.7165 209.231 247.613 247.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 0.000128 4096 170 2000 142352 28.4378 712.67 838.725 1579.88 1579.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1950 0.000256 1024 390 950 70784 4.48362 3.41203 49.6132 124.057 181.667 181.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1270 0.000512 1024 330 700 30464 2.28768 1.64378 15.8522 51.9984 71.8813 71.9769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 420 6.4e-05 4096 122 1575 107520 182.5 55.659 1727.66 1674.77 3640.78 3640.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 540 0.000256 1024 200 750 25088 11.0997 3.30326 16.6868 149.32 180.595 180.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 0.000512 4096 120 350 36416 6.6369 51.8628 209.5 268.05 268.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 0.000128 4096 170 2000 142400 28.4163 1161.94 838.086 2028.49 2028.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1950 0.000256 1024 390 950 70656 4.47754 3.40787 80.9794 123.933 212.897 212.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1270 0.000512 1024 330 700 30976 2.30234 1.66765 26.4108 52.4079 82.889 82.9807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 420 6.4e-05 4096 122 1575 108544 181.991 55.5336 971.791 1670.07 2879.58 2879.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 540 0.000256 1024 200 750 26624 11.3806 3.40624 28.4027 150.361 193.736 193.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1300 0.000512 4096 120 350 36352 6.63501 34.6893 209.708 251.083 251.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 0.000128 4096 170 2000 142336 28.4198 774.353 838.912 1641.73 1641.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1950 0.000256 1024 390 950 70656 4.484 3.41197 53.6676 123.674 185.341 185.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1270 0.000512 1024 330 700 30720 2.31002 1.66947 17.4848 52.5444 74.1073 74.1999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 420 6.4e-05 4096 122 1575 106496 182.415 55.5354 639.502 1672.14 2549.79 2549.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 540 0.000256 1024 200 750 24576 11.6574 3.41104 17.8484 150.437 183.534 183.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1300 0.000512 4096 120 350 36432 6.63789 54.3969 209.612 270.699 270.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 0.000128 4096 170 2000 142344 28.4089 1223.37 837.732 2089.56 2089.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1950 0.000256 1024 390 950 70848 4.51155 3.42464 85.8023 124.158 218 218.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1270 0.000512 1024 330 700 30816 2.30746 1.66298 27.7723 52.3741 84.2171 84.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 420 6.4e-05 4096 122 1575 108288 182.355 55.6216 1024.25 1668.78 2931.19 2931.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 540 0.000256 1024 200 750 25344 11.2212 3.33715 28.7143 149.958 193.413 193.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1300 0.000512 4096 120 350 36288 6.62528 39.4541 209.248 255.379 255.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 0.000128 4096 170 2000 142272 28.4119 876.713 837.853 1743.03 1743.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1950 0.000256 1024 390 950 70272 4.48125 3.41037 61.5076 123.511 193.009 193.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1270 0.000512 1024 330 700 30528 2.29136 1.64518 19.9651 52.0901 76.0921 76.1854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 420 6.4e-05 4096 122 1575 105984 181.711 55.2018 720.689 1656.82 2614.62 2614.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 540 0.000256 1024 200 750 23040 11.0584 3.2504 19.2651 143.787 177.546 177.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 0.000512 4096 120 350 36400 6.63306 53.0447 209.681 269.41 269.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 0.000128 4096 170 2000 142320 28.3935 1189.82 838.458 2056.72 2056.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1950 0.000256 1024 390 950 70400 4.47165 3.40867 83.1183 124.88 215.978 216.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1270 0.000512 1024 330 700 30720 2.29322 1.64806 27.0833 52.2163 83.3382 83.4326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 420 6.4e-05 4096 122 1575 107520 182.558 55.6716 987.17 1677.07 2902.65 2902.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 540 0.000256 1024 200 750 25600 11.3156 3.3665 28.5002 150.514 193.88 194.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 0.000512 4096 120 350 36320 6.62397 37.5419 209.508 253.723 253.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 0.000128 4096 170 2000 142240 28.3957 835.926 837.761 1702.13 1702.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1950 0.000256 1024 390 950 69760 4.46586 3.39331 58.3347 123.1 189.396 189.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1270 0.000512 1024 330 700 30080 2.28557 1.64144 18.8524 51.8539 74.7318 74.8238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 420 6.4e-05 4096 122 1575 107520 182.287 55.5981 695.092 1676.1 2609.26 2609.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 540 0.000256 1024 200 750 25600 11.3247 3.36534 20.4943 152.68 188.046 188.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 0.000512 4096 120 350 36384 6.63043 64.8958 209.681 281.261 281.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 0.000128 4096 170 2000 142368 28.414 1452.68 838.813 2319.95 2320.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1950 0.000256 1024 390 950 70656 4.4793 3.41197 101.897 124.837 234.725 234.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1270 0.000512 1024 330 700 30720 2.2959 1.66707 33.066 52.3245 89.4517 89.5427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 420 6.4e-05 4096 122 1575 107520 181.577 55.3347 1204.73 1666.6 3108.44 3108.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 540 0.000256 1024 200 750 24576 11.4372 3.36282 33.3306 151.718 200.023 200.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1300 0.000512 4096 120 350 36288 6.63059 43.3671 209.678 259.727 259.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 0.000128 4096 170 2000 142272 28.416 974.658 838.798 1841.92 1841.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1950 0.000256 1024 390 950 69888 4.4799 3.40416 67.8421 123.4 199.225 199.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1270 0.000512 1024 330 700 29952 2.29203 1.64618 21.8903 51.9432 77.8716 77.9685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 420 6.4e-05 4096 122 1575 104448 181.214 54.9403 787.679 1650.17 2674.2 2674.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 540 0.000256 1024 200 750 18432 11.6038 3.24813 17.3638 143.233 175.639 175.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 0.000512 4096 120 350 36400 6.63696 64.809 209.615 281.113 281.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 0.000128 4096 170 2000 142300 28.4067 1453.19 837.769 2319.41 2319.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1950 0.000256 1024 390 950 70800 4.5081 3.42483 101.87 124.824 234.729 234.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1270 0.000512 1024 330 700 30800 2.31107 1.65888 33.1406 52.3071 89.5178 89.6123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 420 6.4e-05 4096 122 1575 105600 182.867 55.5396 1185.5 1665.52 3089.62 3089.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 540 0.000256 1024 200 750 25600 11.3503 3.37178 34.9629 151.719 201.587 201.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 0.000512 4096 120 350 36200 6.61747 44.0103 209.027 259.707 259.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 0.000128 4096 170 2000 142200 28.4198 980.064 837.559 1846.09 1846.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1950 0.000256 1024 390 950 70400 4.49142 3.41382 68.4622 123.343 199.811 199.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1270 0.000512 1024 330 700 30400 2.29594 1.64106 22.5371 51.8944 78.4705 78.5688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 420 6.4e-05 4096 122 1575 102400 182.342 55.0467 776.714 1648.48 2662.78 2662.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 540 0.000256 1024 200 750 25600 11.3722 3.38125 23.9241 147.235 186.094 186.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 0.000512 4096 120 350 36288 6.61914 62.7978 209.273 278.739 278.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 0.000128 4096 170 2000 142352 28.416 1407.15 838.887 2274.51 2274.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1950 0.000256 1024 390 950 70784 4.48941 3.41773 98.8531 123.814 230.678 230.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1270 0.000512 1024 330 700 30464 2.28966 1.6464 31.7497 52.0105 87.7974 87.8914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 420 6.4e-05 4096 122 1575 107520 182.435 55.6605 1167.96 1675.27 3081.53 3081.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 540 0.000256 1024 200 750 25088 11.0944 3.30301 32.9741 147.383 194.933 195.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1300 0.000512 4096 120 350 36064 6.57699 41.6834 208.481 256.794 256.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 0.000128 4096 170 2000 142240 28.4177 923.576 838.127 1790.17 1790.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1950 0.000256 1024 390 950 69888 4.44006 3.3783 64.8838 122.675 195.474 195.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1270 0.000512 1024 330 700 30464 2.29437 1.64845 20.8546 52.1134 77.0097 77.1016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 420 6.4e-05 4096 122 1575 100352 183.072 55.0584 717.523 1654.52 2610.36 2610.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 540 0.000256 1024 200 750 21504 10.8464 3.15814 19.3683 144.086 177.643 177.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 0.000512 4096 120 350 36360 6.62701 60.9017 209.688 277.266 277.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 0.000128 4096 170 2000 142320 28.4097 1361.7 837.95 2228.11 2228.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1950 0.000256 1024 390 950 70560 4.49354 3.41606 95.8622 123.48 227.349 227.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1270 0.000512 1024 330 700 30720 2.31437 1.66502 31.0404 52.4453 87.5623 87.6545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 420 6.4e-05 4096 122 1575 107520 182.524 55.6252 1130.51 1668.99 3037.84 3038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 540 0.000256 1024 200 750 26880 11.195 3.37277 34.1876 149.901 198.84 198.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 0.000512 4096 120 350 36240 6.62566 40.4787 209.702 256.858 256.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 0.000128 4096 170 2000 142080 28.4116 901.768 838.112 1768.34 1768.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1950 0.000256 1024 390 950 70080 4.5025 3.41606 63.5678 124.713 196.301 196.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1270 0.000512 1024 330 700 29760 2.30397 1.64051 20.2438 52.0087 76.2985 76.3906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 420 6.4e-05 4096 122 1575 99840 183.221 55.0025 696.028 1650.62 2585.07 2585.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 540 0.000256 1024 200 750 23040 11.6328 3.3728 20.2344 149.514 184.943 185.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1300 0.000512 4096 120 350 36352 6.63322 58.3168 209.491 274.493 274.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 0.000128 4096 170 2000 142336 28.4259 1305.29 837.88 2171.64 2171.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1950 0.000256 1024 390 950 70656 4.48054 3.41206 91.8127 123.544 223.351 223.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1270 0.000512 1024 330 700 30720 2.31379 1.67117 29.7269 52.4882 86.3019 86.3953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 420 6.4e-05 4096 122 1575 106496 182.442 55.5479 1072.77 1670.46 2981.42 2981.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 540 0.000256 1024 200 750 24576 11.6499 3.41011 30.1888 152.415 197.854 198.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1300 0.000512 4096 120 350 36096 6.6015 40.9494 208.847 256.45 256.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 0.000128 4096 170 2000 142080 28.4014 927.458 837.522 1793.43 1793.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1950 0.000256 1024 390 950 70656 4.48573 3.41398 64.9564 124.738 197.698 197.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1270 0.000512 1024 330 700 29696 2.272 1.61382 20.3096 51.3045 75.6003 75.6974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 420 6.4e-05 4096 122 1575 106496 182.444 55.5546 763.027 1671.35 2672.56 2672.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 540 0.000256 1024 200 750 16384 11.8642 3.24608 14.8218 146.165 176.283 176.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1300 0.000512 4096 120 352 36448 6.63997 76.9741 209.548 293.213 293.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 0.000128 4096 170 1984 142528 28.4365 958.259 837.854 1824.6 1824.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1950 0.000256 1024 390 960 70656 4.49661 3.41734 66.9108 125.904 200.831 200.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1270 0.000512 1024 330 704 30464 2.30243 1.66294 21.4707 52.3603 77.8984 77.9912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 420 6.4e-05 4096 122 1568 102400 184.973 55.5827 1388.74 1675.07 3304.56 3304.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 540 0.000256 1024 200 768 24576 11.6148 3.4072 22.1747 155.039 192.42 192.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1300 0.000512 4096 120 352 36416 6.63757 76.8532 209.76 293.301 293.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1280 0.000128 4096 170 1984 142464 28.414 1761.07 838.541 2628.07 2628.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1950 0.000256 1024 390 960 70400 4.47907 3.40829 43.2865 126.95 178.226 178.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1270 0.000512 1024 330 704 30464 2.31104 1.66678 14.3662 52.4593 70.902 70.9939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 420 6.4e-05 4096 122 1568 100352 185.892 55.5242 1409.03 1671.48 3322.12 3322.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 540 0.000256 1024 200 768 24576 11.6419 3.40339 14.8369 155.385 185.452 185.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1300 0.000512 4096 120 352 36440 6.63773 43.1152 209.761 259.566 259.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 0.000128 4096 170 1984 142520 28.4392 967.891 838.902 1835.28 1835.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1950 0.000256 1024 390 960 70720 4.50998 3.4247 68.4803 125.23 201.747 201.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1270 0.000512 1024 330 704 30400 2.31056 1.6665 21.7278 52.3817 78.1883 78.2825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 420 6.4e-05 4096 122 1568 102400 185.451 55.7138 1388.2 1676.86 3306.43 3306.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 540 0.000256 1024 200 768 24320 11.7401 3.43171 22.4268 149.155 186.941 187.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1300 0.000512 4096 120 352 36400 6.64698 27.989 209.783 244.471 244.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 0.000128 4096 170 1984 142480 28.4386 621.578 838.806 1488.87 1488.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1950 0.000256 1024 390 960 70400 4.47834 3.41155 44.0545 123.914 175.957 176.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1270 0.000512 1024 330 704 30080 2.30982 1.65219 14.5997 52.2227 70.886 70.9824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 420 6.4e-05 4096 122 1568 102400 185.234 55.6687 1415.15 1677.58 3333.84 3334.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 540 0.000256 1024 200 768 23040 11.6207 3.36934 14.1952 149.545 178.916 179.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 0.000512 4096 120 352 36432 6.63805 46.8005 209.712 263.201 263.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 0.000128 4096 170 1984 142512 28.4328 1046.53 838.525 1913.54 1913.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1950 0.000256 1024 390 960 70464 4.49443 3.41341 74.0068 124.23 206.245 206.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1270 0.000512 1024 330 704 30528 2.31155 1.66934 23.9223 52.5066 80.5116 80.6055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 420 6.4e-05 4096 122 1568 101376 185.305 55.6524 1566.51 1674.24 3481.9 3482.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 540 0.000256 1024 200 768 23040 11.6173 3.36998 23.4564 150.261 188.887 189.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1300 0.000512 4096 120 352 36384 6.63552 30.544 209.807 247.037 247.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 0.000128 4096 170 1984 142464 28.4324 667.609 838.732 1534.82 1534.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1950 0.000256 1024 390 960 70272 4.4897 3.41168 48.0586 123.979 180.045 180.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1270 0.000512 1024 330 704 30336 2.30413 1.66298 15.6352 52.331 72.033 72.1305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 420 6.4e-05 4096 122 1568 98304 185.335 55.3419 1475.06 1666.19 3382.12 3382.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 540 0.000256 1024 200 768 21504 11.7867 3.36419 14.6255 148.557 178.518 178.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 0.000512 4096 120 352 36400 6.62938 46.7784 209.453 262.911 262.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 0.000128 4096 170 1984 142520 28.4264 1032.15 838.061 1898.68 1898.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1950 0.000256 1024 390 960 70560 4.4984 3.41894 73.4652 125.363 206.843 206.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1270 0.000512 1024 330 704 30464 2.31926 1.66912 23.5206 52.4888 80.0994 80.1937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 420 6.4e-05 4096 122 1568 102144 185.281 55.711 824.021 1673.3 2738.5 2738.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 540 0.000256 1024 200 768 23296 11.6618 3.38125 23.1861 151.66 190.073 190.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 0.000512 4096 120 352 36288 6.62323 30.2732 209.152 246.098 246.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 0.000128 4096 170 1984 142464 28.4356 665.138 838.104 1531.72 1531.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1950 0.000256 1024 390 960 70336 4.50042 3.41664 47.0142 124.084 179.12 179.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1270 0.000512 1024 330 704 30016 2.29613 1.64563 14.9723 51.9587 70.9736 71.0696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 420 6.4e-05 4096 122 1568 100352 185.724 55.6694 1357.82 1673.64 3273.05 3273.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 540 0.000256 1024 200 768 21504 11.5348 3.2975 14.252 148.198 177.471 177.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1300 0.000512 4096 120 352 36288 6.6233 24.9545 209.459 241.085 241.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 0.000128 4096 170 1984 142296 28.4165 548.475 837.563 1414.5 1414.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1950 0.000256 1024 390 960 70560 4.50838 3.43002 38.7681 123.722 170.531 170.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1270 0.000512 1024 330 704 29568 2.30115 1.62982 12.3494 51.7357 68.1169 68.2099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 420 6.4e-05 4096 122 1568 102144 185.465 55.7386 1369.72 1673.58 3284.7 3284.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 540 0.000256 1024 200 768 21504 11.5604 3.30806 12.189 147.255 174.498 174.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 0.000512 4096 120 352 36416 6.63552 47.4405 209.621 263.747 263.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 0.000128 4096 170 1984 142464 28.4079 1054.21 838.081 1920.75 1920.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1950 0.000256 1024 390 960 70400 4.47962 3.40787 73.7649 124.987 206.743 206.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1270 0.000512 1024 330 704 30464 2.31082 1.67082 23.8773 52.4163 80.3762 80.4704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 420 6.4e-05 4096 122 1568 100352 185.168 55.5217 823.919 1670.35 2735.16 2735.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 540 0.000256 1024 200 768 24576 11.6338 3.41197 24.905 151.456 191.591 191.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1300 0.000512 4096 120 352 36352 6.63757 32.4545 209.784 248.926 248.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 0.000128 4096 170 1984 142336 28.4283 713.449 838.489 1580.41 1580.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1950 0.000256 1024 390 960 70144 4.49478 3.40992 49.6885 123.6 181.29 181.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1270 0.000512 1024 330 704 30208 2.31952 1.67731 16.0945 52.5449 72.7326 72.8271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 420 6.4e-05 4096 122 1568 98304 186.16 55.5727 551.652 1672.01 2465.58 2465.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 540 0.000256 1024 200 768 24576 11.6474 3.41005 17.1795 153.592 186.016 186.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1300 0.000512 4096 120 352 36288 6.63786 27.1219 209.738 243.55 243.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 0.000128 4096 170 1984 142272 28.4121 590.814 838.105 1457.38 1457.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1950 0.000256 1024 390 960 69888 4.48346 3.40787 41.1776 124.364 173.536 173.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1270 0.000512 1024 330 704 29952 2.29843 1.64454 13.5963 51.9355 69.5733 69.6678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 420 6.4e-05 4096 122 1568 92160 186.703 54.9317 1157.3 1650.4 3049.54 3049.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 540 0.000256 1024 200 768 18432 11.6042 3.55274 11.1122 146.378 172.834 172.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 0.000512 4096 120 352 36360 6.63309 67.0118 209.501 283.197 283.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 0.000128 4096 170 1984 142488 28.4332 1481.84 838.717 2349.04 2349.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1950 0.000256 1024 390 960 70560 4.50787 3.4263 106.519 123.88 238.434 238.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1270 0.000512 1024 330 704 30240 2.32154 1.66246 34.0094 52.4227 90.5142 90.6076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 420 6.4e-05 4096 122 1568 101376 184.901 55.617 1171.43 1670.62 3082.75 3082.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 540 0.000256 1024 200 768 23040 11.4996 3.33741 33.2008 147.852 196.072 196.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1300 0.000512 4096 120 352 36288 6.63142 41.7273 209.324 257.73 257.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 0.000128 4096 170 1984 142416 28.4467 942.041 837.997 1808.53 1808.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1950 0.000256 1024 390 960 70272 4.48317 3.41286 66.9537 124.558 199.512 199.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1270 0.000512 1024 330 704 29952 2.30077 1.64454 21.5529 52.0947 77.6912 77.7858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 420 6.4e-05 4096 122 1568 96768 185.153 55.1956 711.193 1657.41 2609.14 2609.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 540 0.000256 1024 200 768 18432 11.5967 3.24912 17.6128 144.835 177.478 177.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 0.000512 4096 120 352 36072 6.59488 34.945 208.511 250.102 250.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 0.000128 4096 170 1984 142344 28.4376 771.187 837.844 1637.51 1637.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1950 0.000256 1024 390 960 69984 4.52195 3.41251 55.6687 124.633 188.334 188.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1270 0.000512 1024 330 704 29376 2.28966 1.61152 17.2991 51.4013 72.7018 72.7962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 420 6.4e-05 4096 122 1568 96768 187.582 55.6499 585.129 1669.15 2497.7 2497.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 540 0.000256 1024 200 768 20736 11.7993 3.34259 16.4019 151.133 182.86 183.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 0.000512 4096 120 352 36400 6.64637 62.4906 209.767 278.955 279.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 0.000128 4096 170 1984 142480 28.4447 1387.58 838.734 2254.81 2254.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1950 0.000256 1024 390 960 70400 4.47482 3.41002 98.564 123.51 230.058 230.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1270 0.000512 1024 330 704 30080 2.30525 1.64838 31.5188 52.2156 87.7856 87.8804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 420 6.4e-05 4096 122 1568 102400 184.842 55.6769 1104.48 1677.08 3022.28 3022.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 540 0.000256 1024 200 768 23040 11.6214 3.36835 31.3096 150.614 197.098 197.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 0.000512 4096 120 352 36320 6.6439 42.6685 209.584 258.947 259.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 0.000128 4096 170 1984 142400 28.4549 937.482 838.054 1804.04 1804.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1950 0.000256 1024 390 960 69760 4.46432 3.39552 65.9474 123.112 197.018 197.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1270 0.000512 1024 330 704 29440 2.3033 1.64144 20.968 51.8538 76.8655 76.9638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 420 6.4e-05 4096 122 1568 102400 184.594 55.589 749.291 1676.08 2665.75 2665.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 540 0.000256 1024 200 768 20480 11.9157 3.36742 19.5609 150.581 185.606 185.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 0.000512 4096 120 352 36240 6.63712 35.5511 209.544 251.783 251.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 0.000128 4096 170 1984 142320 28.4297 786.857 837.814 1653.15 1653.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1950 0.000256 1024 390 960 70080 4.5041 3.41197 55.7414 123.608 187.366 187.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1270 0.000512 1024 330 704 29760 2.29933 1.64426 17.8442 51.9476 73.8349 73.9288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 420 6.4e-05 4096 122 1568 92160 186.433 54.9932 565.151 1648.87 2455.64 2455.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 540 0.000256 1024 200 768 23040 11.6423 3.37632 18.3399 149.389 182.935 183.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 0.000512 4096 120 352 36384 6.63718 59.4895 209.758 275.933 275.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 0.000128 4096 170 1984 142464 28.4367 1309.74 838.716 2176.94 2176.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1950 0.000256 1024 390 960 70272 4.49126 3.41197 93.9448 123.781 225.726 225.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1270 0.000512 1024 330 704 30336 2.30112 1.66189 30.2794 52.3207 86.6628 86.7574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 420 6.4e-05 4096 122 1568 98304 185.239 55.3492 1005.09 1666.14 2912.01 2912.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 540 0.000256 1024 200 768 21504 11.7804 3.36467 28.0614 151.711 195.101 195.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1300 0.000512 4096 120 352 36288 6.64371 38.7195 209.759 255.173 255.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 0.000128 4096 170 1984 142272 28.4242 849.699 838.238 1716.41 1716.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1950 0.000256 1024 390 960 69888 4.48323 3.4055 60.8738 124.382 193.241 193.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1270 0.000512 1024 330 704 29952 2.29306 1.64445 19.813 51.9373 75.7849 75.8768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 420 6.4e-05 4096 122 1568 92160 186.392 54.9368 612.429 1650.18 2504.13 2504.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 540 0.000256 1024 200 768 18432 11.5994 3.27066 16.0583 145.337 176.45 176.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1300 0.000512 4096 120 352 36000 6.59456 34.1197 208.538 249.302 249.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 0.000128 4096 170 1984 142272 28.4307 740.222 837.952 1606.65 1606.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1950 0.000256 1024 390 960 69120 4.47344 3.38742 52.3796 122.926 183.268 183.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1270 0.000512 1024 330 704 28800 2.30029 1.62406 16.51 51.5036 72.0387 72.1306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 420 6.4e-05 4096 122 1568 92160 184.456 54.6076 536.017 1632.7 2407.97 2408.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 540 0.000256 1024 200 768 18432 11.6087 3.24813 14.2976 143.015 172.358 172.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 0.000512 4096 120 352 36300 6.62112 58.3546 209.155 274.181 274.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 0.000128 4096 170 1984 142400 28.4015 1294.79 837.708 2160.95 2161.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1950 0.000256 1024 390 960 70400 4.5208 3.42038 92.4402 123.769 224.249 224.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1270 0.000512 1024 330 704 30400 2.31629 1.65888 29.872 52.3092 86.2572 86.3502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 420 6.4e-05 4096 122 1568 99200 185.603 55.5397 1000.59 1666.09 2908.02 2908.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 540 0.000256 1024 200 768 22400 11.7328 3.37664 28.8372 150.613 194.746 194.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 0.000512 4096 120 352 36200 6.62246 40.4158 209.332 256.421 256.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 0.000128 4096 170 1984 142200 28.407 901.05 837.875 1767.38 1767.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1950 0.000256 1024 390 960 69600 4.50682 3.41581 63.6284 123.375 195.025 195.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1270 0.000512 1024 330 704 29600 2.30803 1.63933 20.3559 51.9498 76.3523 76.4485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 420 6.4e-05 4096 122 1568 96000 184.949 55.0484 675.015 1650.25 2565.45 2565.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 540 0.000256 1024 200 768 19200 12.1213 3.38061 17.5135 149.448 182.645 182.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 0.000512 4096 120 352 36000 6.59107 34.0972 208.596 249.335 249.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 0.000128 4096 170 1984 142200 28.4058 748.333 837.597 1614.38 1614.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1950 0.000256 1024 390 960 68400 4.47654 3.37968 52.2442 122.425 182.624 182.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1270 0.000512 1024 330 704 30000 2.31376 1.64659 17.2774 52.0373 73.3772 73.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 420 6.4e-05 4096 122 1568 96000 185.067 55.0866 563.819 1649.21 2453.36 2453.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 540 0.000256 1024 200 768 19200 12.1478 3.3792 15.0933 149.559 180.362 180.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 0.000512 4096 120 352 36288 6.62886 56.1519 209.157 271.99 272.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 0.000128 4096 170 1984 142464 28.4247 1261.32 838.111 2127.9 2127.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1950 0.000256 1024 390 960 70336 4.49283 3.41168 89.3365 123.721 221.062 221.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1270 0.000512 1024 330 704 30016 2.29264 1.64381 28.3999 51.9585 84.3956 84.4861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 420 6.4e-05 4096 122 1568 100352 185.427 55.6728 983.252 1673.09 2897.63 2897.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 540 0.000256 1024 200 768 21504 11.5253 3.29603 26.7016 147.143 188.851 189.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1300 0.000512 4096 120 352 36064 6.59251 39.551 208.557 254.75 254.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 0.000128 4096 170 1984 142240 28.4196 876.355 837.508 1742.33 1742.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1950 0.000256 1024 390 960 68992 4.45872 3.38147 61.4528 122.602 192 192.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1270 0.000512 1024 330 704 29568 2.3129 1.65053 19.5747 52.1085 75.7439 75.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 420 6.4e-05 4096 122 1568 93184 186.616 55.0646 640.377 1654.6 2536.85 2537.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 540 0.000256 1024 200 768 14336 11.695 3.15802 12.9813 143.033 171.045 171.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 0.000512 4096 120 352 35952 6.58448 33.2295 208.824 248.69 248.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 0.000128 4096 170 1984 142128 28.4136 721.288 837.641 1587.39 1587.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1950 0.000256 1024 390 960 68544 4.44944 3.36896 50.7149 122.171 180.802 180.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1270 0.000512 1024 330 704 28224 2.28157 1.59792 15.8923 51.0671 70.937 71.0299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 420 6.4e-05 4096 122 1568 96768 188.101 55.6442 548.125 1674.55 2466.6 2466.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 540 0.000256 1024 200 768 21504 11.5724 3.30691 16.2887 148.729 180.079 180.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 0.000512 4096 120 352 36360 6.63766 55.9362 209.781 272.403 272.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 0.000128 4096 170 1984 142440 28.4358 1246.09 838.815 2113.39 2113.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1950 0.000256 1024 390 960 70080 4.50506 3.4137 86.8572 123.578 218.454 218.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1270 0.000512 1024 330 704 30240 2.32822 1.66694 27.9944 52.4903 84.5803 84.6714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 420 6.4e-05 4096 122 1568 99840 185.57 55.6249 965.893 1670.61 2877.88 2878.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 540 0.000256 1024 200 768 23040 11.6522 3.37456 27.9564 150 193.168 193.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 0.000512 4096 120 352 36240 6.63962 40.5932 209.767 257.05 257.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 0.000128 4096 170 1984 142320 28.4385 881.482 838.736 1748.7 1748.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1950 0.000256 1024 390 960 70080 4.49974 3.41523 63.2298 124.779 196.025 196.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1270 0.000512 1024 330 704 29760 2.29997 1.6448 20.2984 52.0031 76.347 76.4416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 420 6.4e-05 4096 122 1568 92160 186.443 54.9998 636.957 1650.47 2529.06 2529.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 540 0.000256 1024 200 768 23040 11.635 3.3792 20.6139 149.499 185.312 185.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1300 0.000512 4096 120 352 36000 6.61728 33.7638 208.976 249.408 249.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 0.000128 4096 170 1984 142200 28.4411 731.52 838.168 1598.17 1598.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1950 0.000256 1024 390 960 69120 4.54288 3.42582 51.5567 123.816 183.444 183.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1270 0.000512 1024 330 704 28800 2.27053 1.94528 16.315 50.8407 72.3546 72.4488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 420 6.4e-05 4096 122 1568 92160 190.017 55.679 529.839 1670.58 2446.31 2446.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 540 0.000256 1024 200 768 11520 11.5936 3.07533 9.85216 140.122 164.825 164.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1300 0.000512 4096 120 352 36352 6.63645 55.7748 209.618 272.081 272.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 0.000128 4096 170 1984 142336 28.4234 1237.75 837.644 2103.86 2103.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1950 0.000256 1024 390 960 70144 4.49213 3.4097 88.4776 124.571 221.052 221.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1270 0.000512 1024 330 704 30208 2.32234 1.67117 28.3905 52.5024 84.9894 85.0855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 420 6.4e-05 4096 122 1568 98304 186.199 55.5336 949.541 1670.68 2862.14 2862.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 540 0.000256 1024 200 768 24576 11.6429 3.4112 30.1002 153.518 198.854 199.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1300 0.000512 4096 120 352 36096 6.6048 37.8851 209.102 253.64 253.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 0.000128 4096 170 1984 142080 28.4294 836.985 837.623 1703.08 1703.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1950 0.000256 1024 390 960 69632 4.50771 3.41197 59.3745 124.781 192.174 192.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1270 0.000512 1024 330 704 28672 2.2873 1.61587 18.609 51.3435 73.9556 74.0475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 420 6.4e-05 4096 122 1568 98304 186.348 55.5418 644.214 1672.71 2559 2559.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 540 0.000256 1024 200 768 16384 11.8584 3.24698 14.3957 148.342 178.029 178.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1300 0.000512 4096 120 352 36096 6.64666 35.2549 209.615 251.568 251.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 0.000128 4096 170 1984 142080 28.4337 767.453 837.629 1633.56 1633.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1950 0.000256 1024 390 960 69120 4.44186 3.37498 53.3646 122.487 183.77 183.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1270 0.000512 1024 330 704 29184 2.32029 1.6521 17.1834 52.162 73.4182 73.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 420 6.4e-05 4096 122 1568 86016 189.794 54.9703 519.046 1650.09 2414.09 2414.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 540 0.000256 1024 200 768 12288 12.388 3.25014 10.5072 143.498 169.831 169.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1300 0.000512 4096 120 360 36384 6.64195 44.3017 209.552 260.55 260.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 0.000128 4096 170 2000 142432 28.4184 981.698 838.107 1848.27 1848.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1950 0.000256 1024 390 960 70528 4.49446 3.42 68.4617 125.659 202.137 202.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1270 0.000512 1024 330 720 31360 2.28762 1.66442 22.6526 52.3687 79.0699 79.1644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 420 6.4e-05 4096 122 1560 98304 187.613 55.611 1381.2 1675.58 3300.21 3300.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 540 0.000256 1024 200 760 22528 11.854 3.40762 20.6646 151.938 188.051 188.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1300 0.000512 4096 120 360 36352 6.64416 81.4034 209.749 297.847 297.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1280 0.000128 4096 170 2000 142400 28.4143 1833.52 838.917 2700.9 2700.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1950 0.000256 1024 390 960 70144 4.49037 3.40582 43.9369 126.084 178.017 178.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1270 0.000512 1024 330 720 31232 2.2969 1.6688 14.9242 52.4629 71.4478 71.5428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 420 6.4e-05 4096 122 1560 96256 188.258 55.5487 1396.62 1671.93 3312.56 3312.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 540 0.000256 1024 200 760 22528 11.8892 3.40582 13.853 152.912 182.238 182.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1300 0.000512 4096 120 360 36360 6.62323 50.0163 209.669 266.359 266.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 0.000128 4096 170 2000 142400 28.4099 1103.42 838.77 1970.65 1970.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1950 0.000256 1024 390 960 70400 4.51472 3.4257 77.6263 125.314 210.977 211.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1270 0.000512 1024 330 720 31360 2.29594 1.66147 25.7612 52.385 82.2021 82.2932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 420 6.4e-05 4096 122 1560 98560 187.712 55.722 1512.19 1677.88 3433.69 3433.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 540 0.000256 1024 200 760 23040 11.8955 3.42682 24.3618 155.488 195.359 195.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1300 0.000512 4096 120 360 36320 6.63139 32.5468 209.471 248.7 248.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 0.000128 4096 170 2000 142320 28.3984 698.913 837.769 1565.13 1565.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1950 0.000256 1024 390 960 70080 4.48512 3.40787 49.7462 123.504 181.244 181.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1270 0.000512 1024 330 720 31040 2.28771 1.64634 16.5299 52.1794 72.7422 72.8331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 420 6.4e-05 4096 122 1560 97280 188.255 55.6792 1520.37 1675.7 3440.21 3440.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 540 0.000256 1024 200 760 20480 11.9295 3.3695 14.3235 151.54 181.347 181.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1300 0.000512 4096 120 360 36240 6.62282 89.9216 209.285 305.88 305.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1280 0.000128 4096 170 2000 142320 28.4294 571.301 838.105 1437.88 1437.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1950 0.000256 1024 390 960 70080 4.50512 3.41402 41.0265 124.546 173.594 173.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1270 0.000512 1024 330 720 31200 2.30656 1.66298 14.0161 52.4528 70.5357 70.6294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 420 6.4e-05 4096 122 1560 96000 188.329 55.6271 1507.84 1669.27 3421.26 3421.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 540 0.000256 1024 200 760 19200 12.1115 3.37235 11.4612 152.11 179.243 179.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 0.000512 4096 120 360 36384 6.63286 46.1949 209.789 262.669 262.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 0.000128 4096 170 2000 142416 28.418 1013.27 838.685 1880.42 1880.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1950 0.000256 1024 390 960 70272 4.50579 3.41261 71.5062 124.336 203.86 203.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1270 0.000512 1024 330 720 31296 2.30198 1.67238 23.6269 52.5157 80.2134 80.3086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 420 6.4e-05 4096 122 1560 96768 187.844 55.6749 765.382 1673.92 2683.02 2683.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 540 0.000256 1024 200 760 21504 11.7933 3.36486 20.9295 149.331 185.604 185.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1300 0.000512 4096 120 360 36288 6.63334 30.9342 209.379 246.998 247.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 0.000128 4096 170 2000 142368 28.4345 662.041 838.087 1528.61 1528.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1950 0.000256 1024 390 960 70272 4.49315 3.41389 47.2188 123.927 179.151 179.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1270 0.000512 1024 330 720 31104 2.28986 1.66093 15.7083 52.2811 72.0431 72.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 420 6.4e-05 4096 122 1560 95232 187.413 55.3406 1229.97 1664.73 3137.66 3137.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 540 0.000256 1024 200 760 21504 11.7905 3.36544 14.3295 148.47 178.132 178.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1300 0.000512 4096 120 360 36288 6.63539 25.1852 209.59 241.461 241.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 0.000128 4096 170 2000 142272 28.4084 540.813 837.634 1406.9 1406.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1950 0.000256 1024 390 960 69696 4.50112 3.4128 38.6424 123.48 170.136 170.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1270 0.000512 1024 330 720 30528 2.29306 1.64659 12.8431 52.0762 68.9592 69.0548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 420 6.4e-05 4096 122 1560 92160 188.195 55.1914 1176.34 1656.39 3076.32 3076.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 540 0.000256 1024 200 760 18432 11.5911 3.24762 10.319 144.818 170.161 170.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 0.000512 4096 120 360 36344 6.62186 65.7181 209.664 282.057 282.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 0.000128 4096 170 2000 142408 28.4161 1445.43 838.885 2312.78 2312.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1950 0.000256 1024 390 960 70336 4.5095 3.44474 103.895 124.802 236.747 236.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1270 0.000512 1024 330 720 31360 2.30653 1.67117 34.5196 52.5395 91.1354 91.2311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 420 6.4e-05 4096 122 1560 96768 188.193 55.7206 1086.67 1674.5 3005.27 3005.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 540 0.000256 1024 200 760 21504 11.8791 3.3848 30.2472 151.653 197.348 197.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1300 0.000512 4096 120 360 36288 6.62483 41.7826 209.667 258.125 258.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 0.000128 4096 170 2000 142352 28.414 912.836 839.101 1780.4 1780.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1950 0.000256 1024 390 960 70336 4.49555 3.41386 65.2453 123.82 197.074 197.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1270 0.000512 1024 330 720 30912 2.27837 1.64454 21.7319 52.009 77.7628 77.8584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 420 6.4e-05 4096 122 1560 96768 187.804 55.6533 683.719 1674.68 2602.05 2602.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 540 0.000256 1024 200 760 17920 11.9312 3.29613 16.4665 150.39 182.268 182.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1300 0.000512 4096 120 360 36120 6.6256 34.4128 208.818 249.907 249.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 0.000128 4096 170 2000 142296 28.4201 743.172 837.903 1609.54 1609.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1950 0.000256 1024 390 960 69888 4.52518 3.42918 53.0472 123.771 184.872 184.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1270 0.000512 1024 330 720 30240 2.29053 1.63462 17.0287 51.7227 72.7739 72.8694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 420 6.4e-05 4096 122 1560 96768 188.344 55.733 1891.47 1673.22 3808.96 3809.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 540 0.000256 1024 200 760 16128 12.1999 3.30752 12.3845 148.328 176.402 176.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 0.000512 4096 120 360 36352 6.64122 62.1445 209.729 278.566 278.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 0.000128 4096 170 2000 142400 28.4242 1347.03 838.799 2214.3 2214.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1950 0.000256 1024 390 960 70144 4.49242 3.40992 96.5109 124.63 229.142 229.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1270 0.000512 1024 330 720 31232 2.29661 1.66506 32.0087 52.4665 88.5362 88.6275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 420 6.4e-05 4096 122 1560 96256 187.61 55.5418 1002.19 1671.92 2917.46 2917.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 540 0.000256 1024 200 760 22528 11.8812 3.4097 29.7016 152.448 197.619 197.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1300 0.000512 4096 120 360 36224 6.63229 39.4485 209.154 255.286 255.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 0.000128 4096 170 2000 142336 28.4153 867.211 837.882 1733.55 1733.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1950 0.000256 1024 390 960 70144 4.4904 3.40934 61.4738 123.551 193.021 193.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1270 0.000512 1024 330 720 31232 2.29901 1.67117 20.4161 52.4842 76.9697 77.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 420 6.4e-05 4096 122 1560 94208 188.926 55.53 633.45 1670 2548.09 2548.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 540 0.000256 1024 200 760 20480 12.1224 3.40899 17.6129 151.365 184.691 184.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1300 0.000512 4096 120 360 36096 6.61869 31.9836 208.869 247.522 247.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 0.000128 4096 170 2000 142272 28.4101 701.448 838.102 1568 1568.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1950 0.000256 1024 390 960 69888 4.47853 3.40547 49.5903 123.31 180.884 180.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1270 0.000512 1024 330 720 30720 2.28314 1.64256 16.6884 51.8977 72.6115 72.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 420 6.4e-05 4096 122 1560 92160 186.377 54.9333 502.27 1648.81 2392.58 2392.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 540 0.000256 1024 200 760 18432 11.6052 3.36698 13.12 145.255 173.534 173.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 0.000512 4096 120 360 36360 6.63347 63.1868 209.878 279.747 279.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 0.000128 4096 170 2000 142344 28.4103 1374.59 838.614 2241.66 2241.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1950 0.000256 1024 390 960 70272 4.51517 3.4265 98.49 124.938 231.466 231.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1270 0.000512 1024 330 720 31104 2.30438 1.66256 32.5434 52.4288 89.039 89.1298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 420 6.4e-05 4096 122 1560 96768 187.551 55.6254 1028.67 1670.61 2942.65 2942.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 540 0.000256 1024 200 760 20736 11.762 3.33421 27.8332 148.914 192.025 192.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1300 0.000512 4096 120 360 36288 6.63568 41.8632 209.837 258.386 258.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 0.000128 4096 170 2000 142272 28.4036 897.485 838.64 1764.57 1764.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1950 0.000256 1024 390 960 69696 4.50179 3.41235 63.7799 123.601 195.394 195.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1270 0.000512 1024 330 720 30528 2.29376 1.64867 21.0022 52.1362 77.184 77.3144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 420 6.4e-05 4096 122 1560 92160 187.878 55.2034 641.406 1658.35 2543.03 2543.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 540 0.000256 1024 200 760 18432 11.5988 3.24746 16.6629 145.544 177.235 177.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1300 0.000512 4096 120 360 36072 6.62118 37.148 209.041 252.86 252.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 0.000128 4096 170 2000 142128 28.4078 790.896 838.162 1657.51 1657.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1950 0.000256 1024 390 960 69984 4.51174 3.41965 56.893 124.666 189.586 189.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1270 0.000512 1024 330 720 30240 2.27526 1.61034 18.7167 51.4557 74.157 74.2502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 420 6.4e-05 4096 122 1560 96768 187.601 55.6563 595.302 1670.93 2509.67 2509.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 540 0.000256 1024 200 760 20736 11.8005 3.34099 16.6855 150.185 182.193 182.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1300 0.000512 4096 120 360 36000 6.63283 32.5877 208.848 248.121 248.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 0.000128 4096 170 2000 141984 28.403 702.536 837.008 1567.99 1568.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1950 0.000256 1024 390 960 69120 4.47555 3.38787 49.5991 122.846 180.406 180.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1270 0.000512 1024 330 720 29952 2.27725 1.62195 16.4088 51.5076 71.9152 72.0074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 420 6.4e-05 4096 122 1560 82944 188.651 54.6388 454.192 1632.91 2330.58 2330.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 540 0.000256 1024 200 760 18432 11.6071 3.24653 13.6333 143.015 171.685 171.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 0.000512 4096 120 360 36320 6.63075 60.115 209.504 276.302 276.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 0.000128 4096 170 2000 142320 28.4017 1297.93 838.054 2164.43 2164.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1950 0.000256 1024 390 960 70080 4.47962 3.40992 92.1451 124.498 224.633 224.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1270 0.000512 1024 330 720 31040 2.28691 1.64941 30.5243 52.1784 86.7374 86.8332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 420 6.4e-05 4096 122 1560 97280 188.025 55.6708 974.921 1675.92 2894.73 2894.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 540 0.000256 1024 200 760 20480 11.9322 3.36358 26.1067 151.505 193.089 193.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1300 0.000512 4096 120 360 36160 6.62803 39.9686 209.211 255.858 255.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 0.000128 4096 170 2000 142240 28.4121 880.619 838.467 1747.54 1747.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1950 0.000256 1024 390 960 69760 4.46419 3.39277 62.5695 124.251 194.777 194.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1270 0.000512 1024 330 720 30720 2.27562 1.64454 20.6194 51.8985 76.5363 76.6282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 420 6.4e-05 4096 122 1560 97280 187.833 55.5807 661.003 1677.51 2582.11 2582.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 540 0.000256 1024 200 760 20480 11.9222 3.37306 18.1576 153.818 187.447 187.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1300 0.000512 4096 120 360 36000 6.58883 33.6094 208.804 249.053 249.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 0.000128 4096 170 2000 142080 28.4062 738.173 838.113 1604.74 1604.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1950 0.000256 1024 390 960 70080 4.49446 3.41526 53.2416 124.713 185.965 186.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1270 0.000512 1024 330 720 30720 2.28557 1.64058 17.3925 52.0089 73.4269 73.5171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 420 6.4e-05 4096 122 1560 92160 186.418 55.0052 528.313 1650.6 2420.52 2420.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 540 0.000256 1024 200 760 15360 12.5631 3.37478 11.8415 151.613 179.575 179.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1300 0.000512 4096 120 360 35840 6.58301 34.2626 208.32 249.216 249.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 0.000128 4096 170 2000 142080 28.4128 741.243 838.351 1608.06 1608.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1950 0.000256 1024 390 960 69120 4.44506 3.37306 51.0123 122.54 181.47 181.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1270 0.000512 1024 330 720 30720 2.28861 1.65206 17.3291 52.1 73.4741 73.5702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 420 6.4e-05 4096 122 1560 92160 186.503 54.9508 527.754 1650.59 2419.98 2420.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 540 0.000256 1024 200 760 10240 12.2435 3.15965 8.08813 141.788 165.463 165.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1300 0.000512 4096 120 360 36288 6.62938 56.2033 209.553 272.439 272.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 0.000128 4096 170 2000 142368 28.4229 1229.53 838.795 2096.8 2096.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1950 0.000256 1024 390 960 70272 4.4896 3.40816 86.6113 124.843 219.453 219.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1270 0.000512 1024 330 720 31104 2.29027 1.66298 28.8034 52.3226 85.1776 85.2736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 420 6.4e-05 4096 122 1560 95232 187.104 55.3554 902.53 1666.14 2811.32 2811.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 540 0.000256 1024 200 760 21504 11.7852 3.36077 25.9868 150.655 191.973 192.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1300 0.000512 4096 120 360 36096 6.61971 0 208.888 215.523 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1300 0.000512 4096 120 360 36000 6.6255 0 208.861 215.501 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1300 0.000512 4096 120 360 35712 6.56182 32.0819 207.788 246.483 246.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 0.000128 4096 170 2000 142080 28.4265 673.257 837.889 1539.62 1539.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1950 0.000256 1024 390 960 69120 4.44282 3.37715 47.7448 122.523 178.19 178.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1270 0.000512 1024 330 720 30720 2.29245 1.65101 16.6427 52.139 72.8251 72.9211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 420 6.4e-05 4096 122 1560 86016 189.757 54.964 455.556 1649.44 2349.9 2350.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 540 0.000256 1024 200 760 12288 12.3966 3.25763 9.46435 144.512 169.815 169.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1300 0.000512 4096 120 360 36300 6.6248 58.247 209.498 274.419 274.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 0.000128 4096 170 2000 142300 28.4119 1264.13 837.875 2130.46 2130.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1950 0.000256 1024 390 960 70400 4.52563 3.42275 90.4495 123.78 222.281 222.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1270 0.000512 1024 330 720 31200 2.304 1.66195 29.8992 52.3152 86.2818 86.3785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 420 6.4e-05 4096 122 1560 96000 187.512 55.5377 937.969 1665.7 2846.9 2847.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 540 0.000256 1024 200 760 19200 12.1054 3.37616 23.8935 150.637 190.19 190.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1300 0.000512 4096 120 360 36200 6.62544 39.5075 209.498 255.682 255.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 0.000128 4096 170 2000 142200 28.4028 860.821 837.874 1727.15 1727.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1950 0.000256 1024 390 960 69600 4.5088 3.41254 61.4312 123.381 192.833 192.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1270 0.000512 1024 330 720 30400 2.29306 1.63866 20.2617 51.9115 76.202 76.2978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 420 6.4e-05 4096 122 1560 89600 188.133 55.0442 598.922 1649.1 2491.39 2491.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 540 0.000256 1024 200 760 19200 12.1157 3.37818 16.8488 147.277 179.798 179.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1300 0.000512 4096 120 360 36000 6.6048 33.8796 209.13 249.667 249.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 0.000128 4096 170 2000 141900 28.4221 764.121 837.46 1630.05 1630.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1950 0.000256 1024 390 960 68400 4.47981 3.42752 52.3058 122.424 182.738 182.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1270 0.000512 1024 330 720 30000 2.31482 1.64454 17.5522 52.0936 73.7022 73.7997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 420 6.4e-05 4096 122 1560 86400 190.151 55.1068 508.214 1650.93 2404.59 2404.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 540 0.000256 1024 200 760 19200 12.1501 3.38739 14.8636 149.661 180.249 180.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1300 0.000512 4096 120 360 36000 6.62154 31.5372 209.418 247.629 247.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 0.000128 4096 170 2000 142000 28.4103 684.43 837.565 1550.45 1550.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1950 0.000256 1024 390 960 68800 4.45635 3.38262 48.7314 123.603 180.273 180.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1270 0.000512 1024 330 720 30400 2.29974 1.64826 16.9304 52.1606 73.1375 73.2309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 420 6.4e-05 4096 122 1560 89600 187.994 55.0266 483.777 1649.57 2376.55 2376.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 540 0.000256 1024 200 760 12800 12.9524 3.3793 10.146 148.749 175.413 175.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1300 0.000512 4096 120 384 36224 6.64189 51.3362 209.837 267.865 267.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 0.000128 4096 170 2016 142304 28.4255 1063.1 838.82 1930.39 1930.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1950 0.000256 1024 390 960 70144 4.50058 3.42035 74.2708 125.227 207.518 207.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1270 0.000512 1024 330 720 31104 2.29261 1.66707 24.7045 52.4208 81.1823 81.2788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 420 6.4e-05 4096 122 1584 108544 182.16 55.5823 1754.48 1677.03 3669.44 3669.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 540 0.000256 1024 200 768 22528 11.862 3.40582 22.8623 155.027 193.338 193.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1300 0.000512 4096 120 384 36160 6.63347 100.84 209.654 317.177 317.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1280 0.000128 4096 170 2016 142272 28.4559 2126.9 838.806 2994.21 2994.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1950 0.000256 1024 390 960 69888 4.48861 3.40755 48.7812 126.708 183.486 183.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1270 0.000512 1024 330 720 30976 2.30163 1.67117 16.2947 52.4607 72.8295 72.9211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 420 6.4e-05 4096 122 1584 106496 182.709 55.5254 1730.43 1671.65 3640.5 3640.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 540 0.000256 1024 200 768 22528 11.897 3.40582 15.2652 154.88 185.63 185.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1300 0.000512 4096 120 384 36096 6.62016 100.256 209.462 316.39 316.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1280 0.000128 4096 170 2016 142176 28.426 2122.97 838.366 2989.81 2989.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1950 0.000256 1024 390 960 69888 4.49568 3.41126 40.1474 125.611 173.761 173.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1270 0.000512 1024 330 720 30720 2.29405 1.66403 13.5346 52.321 69.9144 70.0096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 420 6.4e-05 4096 122 1584 104448 182.878 55.3697 1743.02 1666.16 3647.63 3647.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 540 0.000256 1024 200 768 21504 11.7911 3.36326 12.081 149.934 177.352 177.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1300 0.000512 4096 120 384 36200 6.63757 48.9922 209.722 265.404 265.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 0.000128 4096 170 2016 142320 28.4284 1018.64 838.816 1885.94 1886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1950 0.000256 1024 390 960 70080 4.52419 3.42688 72.2892 124.522 204.863 204.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1270 0.000512 1024 330 720 31040 2.30106 1.66298 23.4452 52.3789 79.8864 79.9821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 420 6.4e-05 4096 122 1584 108800 182.951 55.7091 1477.56 1676.83 3393.25 3393.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 540 0.000256 1024 200 768 23040 11.8972 3.42534 22.6199 152.313 190.438 190.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1300 0.000512 4096 120 384 36160 6.6249 32.7857 209.546 249.007 249.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 0.000128 4096 170 2016 142240 28.4262 665.373 837.917 1531.76 1531.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1950 0.000256 1024 390 960 69760 4.49299 3.40557 47.4138 123.425 178.838 178.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1270 0.000512 1024 330 720 30720 2.29386 1.64541 15.5313 52.1751 71.7444 71.8391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 420 6.4e-05 4096 122 1584 107520 182.89 55.6754 1404.16 1675.68 3318.59 3318.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 540 0.000256 1024 200 768 20480 11.934 3.36803 13.6663 151.482 180.627 180.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1300 0.000512 4096 120 384 36120 6.62627 26.7529 209.532 242.962 243.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 0.000128 4096 170 2016 142200 28.4305 541.919 837.861 1408.26 1408.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1950 0.000256 1024 390 960 69600 4.51754 3.41402 39.0147 123.465 170.511 170.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1270 0.000512 1024 330 720 30720 2.31456 1.66298 13.1579 52.4391 69.6748 69.7658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 420 6.4e-05 4096 122 1584 107520 182.961 55.618 1478.55 1668.93 3386.25 3386.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 540 0.000256 1024 200 768 19200 12.1088 3.37104 11.0701 151.268 178.007 178.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 0.000512 4096 120 384 36192 6.63552 67.681 209.551 283.918 283.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 0.000128 4096 170 2016 142272 28.4232 1407.51 837.913 2273.9 2273.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1950 0.000256 1024 390 960 69888 4.50694 3.41203 101.653 123.641 233.314 233.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1270 0.000512 1024 330 720 31104 2.2999 1.67053 33.2088 52.4764 89.7533 89.8462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 420 6.4e-05 4096 122 1584 107520 182.425 55.6577 1174.54 1672.77 3085.59 3085.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 540 0.000256 1024 200 768 21504 11.7974 3.36666 29.8305 152.258 197.437 197.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1300 0.000512 4096 120 384 36096 6.62445 43.3483 209.484 259.507 259.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 0.000128 4096 170 2016 142176 28.4051 887.609 838.457 1754.52 1754.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1950 0.000256 1024 390 960 69888 4.49882 3.4105 63.7201 124.852 196.583 196.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1270 0.000512 1024 330 720 30720 2.30022 1.66086 20.7557 52.3317 77.1477 77.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 420 6.4e-05 4096 122 1584 104448 182.554 55.3452 2001.05 1666.36 3905.5 3905.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 540 0.000256 1024 200 768 21504 11.7833 3.36518 18.9501 151.769 186.053 186.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1300 0.000512 4096 120 384 36000 6.61558 34.6767 209.231 250.573 250.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 0.000128 4096 170 2016 142128 28.4107 717.435 838.444 1584.34 1584.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1950 0.000256 1024 390 960 69696 4.50397 3.41229 51.54 124.667 184.223 184.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1270 0.000512 1024 330 720 30528 2.29626 1.64659 16.6262 52.1342 72.8037 72.8986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 420 6.4e-05 4096 122 1584 101376 183.474 55.1915 1909.7 1658.34 3806.9 3807.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 540 0.000256 1024 200 768 18432 11.599 3.25014 13.7692 146.019 174.82 174.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1300 0.000512 4096 120 384 35904 6.60643 28.9037 208.777 244.338 244.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 0.000128 4096 170 2016 142080 28.4078 605.174 837.67 1471.3 1471.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1950 0.000256 1024 390 960 69120 4.50096 3.4057 43.5666 124.369 175.942 176.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1270 0.000512 1024 330 720 29952 2.2953 1.64093 14.0135 51.8962 69.9445 70.0391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 420 6.4e-05 4096 122 1584 98304 183.414 54.9352 1974.8 1648.98 3862.32 3862.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 540 0.000256 1024 200 768 18432 11.6054 3.24403 11.8333 147.387 174.253 174.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 0.000512 4096 120 384 36176 6.62938 62.8514 209.658 279.187 279.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 0.000128 4096 170 2016 142296 28.4361 1305.77 838.702 2172.96 2173.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1950 0.000256 1024 390 960 69888 4.52006 3.41805 94.1132 124.781 226.93 227.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1270 0.000512 1024 330 720 31136 2.31014 1.66806 31.026 52.5248 87.63 87.7266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 420 6.4e-05 4096 122 1584 107520 182.8 55.7088 1083.18 1673.98 2995.86 2996.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 540 0.000256 1024 200 768 21504 11.8691 3.37981 27.4816 153.732 196.647 196.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 0.000512 4096 120 384 36064 6.62301 39.954 209.231 255.857 255.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 0.000128 4096 170 2016 142240 28.4323 830.38 838.202 1697.06 1697.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1950 0.000256 1024 390 960 69888 4.5089 3.41581 59.5161 123.735 191.273 191.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1270 0.000512 1024 330 720 30464 2.29274 1.64611 18.9338 51.9721 74.9408 75.0326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 420 6.4e-05 4096 122 1584 107520 182.379 55.6618 694.099 1673.33 2605.66 2605.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 540 0.000256 1024 200 768 17920 11.9332 3.30026 15.4698 148.212 179.1 179.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 0.000512 4096 120 384 35952 6.61677 33.6106 209.028 249.308 249.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 0.000128 4096 170 2016 142128 28.4059 682.986 838.298 1549.74 1549.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1950 0.000256 1024 390 960 69888 4.52803 3.4231 49.0258 123.857 180.935 181.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1270 0.000512 1024 330 720 30240 2.29184 1.63142 15.711 51.7652 71.4971 71.5928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 420 6.4e-05 4096 122 1584 107520 182.778 55.7217 1820.11 1674.55 3733.35 3733.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 540 0.000256 1024 200 768 16128 12.1953 3.30867 11.5946 151.563 178.846 179.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1300 0.000512 4096 120 384 35840 6.58784 29.8093 208.776 245.225 245.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 0.000128 4096 170 2016 142016 28.4115 617.692 838.349 1484.5 1484.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1950 0.000256 1024 390 960 68992 4.45235 3.38125 44.0121 122.687 174.633 174.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1270 0.000512 1024 330 720 30464 2.30157 1.64691 14.1786 52.1642 70.3905 70.4822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 420 6.4e-05 4096 122 1584 100352 183.182 55.0697 1690.66 1655.88 3584.99 3585.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 540 0.000256 1024 200 768 14336 11.7087 3.15597 9.94525 144.199 169.19 169.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 0.000512 4096 120 384 36160 6.62893 61.1799 209.616 277.474 277.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 0.000128 4096 170 2016 142272 28.4385 1267.92 838.623 2135.04 2135.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1950 0.000256 1024 390 960 69888 4.49309 3.41162 90.6462 124.618 223.27 223.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1270 0.000512 1024 330 720 30976 2.30093 1.66502 29.4248 52.4488 85.938 86.0331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 420 6.4e-05 4096 122 1584 106496 182.426 55.5304 1041.22 1671.31 2950.67 2950.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 540 0.000256 1024 200 768 22528 11.886 3.40787 27.9825 154.542 198 198.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1300 0.000512 4096 120 384 36096 6.63347 40.4562 209.465 256.606 256.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 0.000128 4096 170 2016 142208 28.4426 826.831 837.994 1693.31 1693.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1950 0.000256 1024 390 960 69632 4.49965 3.41107 58.5836 123.567 190.163 190.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1270 0.000512 1024 330 720 30720 2.31226 1.66832 18.9841 52.4954 75.5614 75.6591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 420 6.4e-05 4096 122 1584 106496 182.464 55.5497 679.916 1670.42 2588.54 2588.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 540 0.000256 1024 200 768 20480 12.1225 3.41174 17.3807 150.333 183.436 183.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1300 0.000512 4096 120 384 35904 6.6089 33.3348 208.755 248.747 248.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 0.000128 4096 170 2016 142080 28.41 693.661 837.595 1559.71 1559.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1950 0.000256 1024 390 960 69120 4.49933 3.40758 48.8995 123.312 180.217 180.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1270 0.000512 1024 330 720 29952 2.2953 1.64083 15.8756 51.8917 71.8042 71.8991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 420 6.4e-05 4096 122 1584 98304 183.356 54.9192 530.858 1648.66 2417.98 2418.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 540 0.000256 1024 200 768 18432 11.6083 3.24774 13.1662 145.25 173.455 173.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1300 0.000512 4096 120 384 35840 6.60774 30.1021 208.947 245.707 245.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 0.000128 4096 170 2016 142080 28.4383 612.737 838.695 1479.92 1479.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1950 0.000256 1024 390 960 69632 4.5081 3.41242 42.9384 123.83 174.792 174.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1270 0.000512 1024 330 720 29696 2.27123 1.6233 14.0926 51.3362 69.4214 69.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 420 6.4e-05 4096 122 1584 106496 182.608 55.5482 1609.73 1672.53 3520.61 3520.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 540 0.000256 1024 200 768 16384 11.862 3.24634 10.9919 147.323 173.604 173.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 0.000512 4096 120 384 36144 6.63274 59.9795 209.422 276.086 276.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 0.000128 4096 170 2016 142272 28.4201 1249.29 838.044 2115.81 2115.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1950 0.000256 1024 390 960 69984 4.52358 3.42944 88.2346 123.796 220.084 220.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1270 0.000512 1024 330 720 31104 2.30771 1.66826 29.0241 52.3776 85.4761 85.5694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 420 6.4e-05 4096 122 1584 105984 182.865 55.6157 1018.75 1668.75 2926.18 2926.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 540 0.000256 1024 200 768 20736 12.0137 3.33824 25.4532 149.98 190.973 191.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1300 0.000512 4096 120 384 36000 6.6135 42.1376 209.21 258.01 258.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 0.000128 4096 170 2016 142128 28.412 865.69 838.377 1732.53 1732.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1950 0.000256 1024 390 960 69696 4.50166 3.41005 61.6253 123.596 193.234 193.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1270 0.000512 1024 330 720 30528 2.29821 1.64435 19.9412 52.1303 76.1163 76.2096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 420 6.4e-05 4096 122 1584 101376 183.437 55.1875 676.212 1658.66 2573.68 2573.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 540 0.000256 1024 200 768 18432 11.6001 3.24454 16.2764 145.967 177.268 177.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 0.000512 4096 120 384 35856 6.59024 35.7306 208.82 251.193 251.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 0.000128 4096 170 2016 142128 28.4406 731.464 838.758 1598.71 1598.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1950 0.000256 1024 390 960 69120 4.53133 3.41549 52.1994 123.691 183.941 184.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1270 0.000512 1024 330 720 30240 2.28035 1.61238 17.1507 51.458 72.5998 72.6938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 420 6.4e-05 4096 122 1584 103680 183.984 55.6646 586.602 1670.93 2497.37 2497.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 540 0.000256 1024 200 768 20736 11.8044 3.34227 15.865 149.131 180.326 180.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1300 0.000512 4096 120 384 35712 6.57571 36.0282 208.28 250.934 250.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 0.000128 4096 170 2016 141984 28.4344 732.699 837.734 1598.91 1598.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1950 0.000256 1024 390 960 69120 4.47315 3.38691 52.2867 122.938 183.184 183.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1270 0.000512 1024 330 720 29952 2.27722 1.62406 16.8228 51.5151 72.3416 72.4341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 420 6.4e-05 4096 122 1584 92160 184.474 54.6394 528.542 1633.18 2401.03 2401.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 540 0.000256 1024 200 768 18432 11.613 3.24621 14.6694 144.08 173.789 173.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 0.000512 4096 120 384 36160 6.63408 59.5038 209.748 275.934 275.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 0.000128 4096 170 2016 142240 28.4467 1242.06 838.906 2109.46 2109.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1950 0.000256 1024 390 960 69760 4.49219 3.41021 86.9276 124.575 219.507 219.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1270 0.000512 1024 330 720 30720 2.2984 1.64838 28.6164 52.2222 84.8832 84.9752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 420 6.4e-05 4096 122 1584 107520 182.61 55.6677 1023.51 1677.74 2939.71 2939.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 540 0.000256 1024 200 768 20480 11.9305 3.36666 25.1498 153.741 194.373 194.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 0.000512 4096 120 384 36000 6.62464 42.9244 209.121 258.722 258.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 0.000128 4096 170 2016 142080 28.4153 882.543 837.468 1748.47 1748.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1950 0.000256 1024 390 960 69120 4.48717 3.39251 62.4699 123.025 193.475 193.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1270 0.000512 1024 330 720 30080 2.28771 1.64096 20.1127 51.8519 75.9986 76.0914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 420 6.4e-05 4096 122 1584 107520 182.275 55.6078 731.28 1676.1 2645.45 2645.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 540 0.000256 1024 200 768 20480 11.9172 3.3688 18.2972 151.625 185.387 185.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 0.000512 4096 120 384 36000 6.62957 35.5024 209.547 251.73 251.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 0.000128 4096 170 2016 142080 28.4307 726.774 837.918 1593.17 1593.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1950 0.000256 1024 390 960 69120 4.52627 3.41453 51.8216 123.639 183.502 183.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1270 0.000512 1024 330 720 29760 2.30182 1.64662 16.8481 51.9598 72.8539 72.9477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 420 6.4e-05 4096 122 1584 99840 183.205 55.0009 560.756 1649.05 2448.19 2448.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 540 0.000256 1024 200 768 15360 12.5693 3.37475 12.2164 148.363 176.708 176.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1300 0.000512 4096 120 384 35840 6.63104 34.5239 209.314 250.518 250.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 0.000128 4096 170 2016 141760 28.4279 676.824 837.418 1542.72 1542.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1950 0.000256 1024 390 960 67840 4.47299 3.37306 47.7199 123.508 179.172 179.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1270 0.000512 1024 330 720 29440 2.31101 1.64896 15.9811 52.1168 72.1568 72.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 420 6.4e-05 4096 122 1584 102400 181.755 54.9724 542.795 1651.32 2431.04 2431.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 540 0.000256 1024 200 768 10240 12.2469 3.16112 8.36662 141.82 165.78 165.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1300 0.000512 4096 120 350 36448 6.62259 49.1296 209.695 265.498 265.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 0.000128 4096 170 2000 142432 28.4063 1104.09 838.887 1971.43 1971.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1950 0.000256 1024 390 950 70400 4.49139 3.41811 75.9828 124.362 208.354 208.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1270 0.000512 1024 330 700 30976 2.29453 1.66346 25.1177 52.4186 81.5931 81.6864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 420 6.4e-05 4096 122 1600 106496 183.128 55.6005 1747.31 1676.97 3663.21 3663.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 540 0.000256 1024 200 750 22528 11.874 3.404 23.1518 151.872 190.486 190.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1300 0.000512 4096 120 350 36416 6.62576 87.9294 209.664 304.269 304.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1280 0.000128 4096 170 2000 142400 28.416 2014.93 838.703 2882.1 2882.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1950 0.000256 1024 390 950 70144 4.47818 3.40544 49.134 125.135 182.253 182.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1270 0.000512 1024 330 700 30976 2.30013 1.66317 16.4562 52.4497 72.9671 73.0619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 420 6.4e-05 4096 122 1600 104448 183.921 55.5315 1696.35 1672.2 3608.18 3608.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 540 0.000256 1024 200 750 22528 11.8814 3.408 15.2652 152.497 183.231 183.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1300 0.000512 4096 120 350 36384 6.62938 88.0362 209.508 304.224 304.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1280 0.000128 4096 170 2000 142368 28.4099 2016.28 838.097 2882.83 2882.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1950 0.000256 1024 390 950 70272 4.49002 3.40787 40.6749 126.169 174.842 174.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1270 0.000512 1024 330 700 30720 2.29376 1.65712 13.6945 52.2801 70.0255 70.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 420 6.4e-05 4096 122 1600 104448 183.004 55.3554 1762.48 1664.8 3665.83 3665.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 540 0.000256 1024 200 750 21504 11.7931 3.36077 12.2239 151.039 178.604 178.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1300 0.000512 4096 120 350 36440 6.6328 45.2271 209.467 261.378 261.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 0.000128 4096 170 2000 142400 28.4284 1016 837.802 1882.28 1882.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1950 0.000256 1024 390 950 70400 4.51002 3.42986 71.3761 124.25 203.668 203.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1270 0.000512 1024 330 700 31040 2.30122 1.66355 23.2201 52.3266 79.6161 79.7052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 420 6.4e-05 4096 122 1600 106240 184.062 55.7013 1455.1 1675.14 3370.2 3370.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 540 0.000256 1024 200 750 23040 11.8998 3.42426 22.0596 153.18 190.75 190.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1300 0.000512 4096 120 350 36400 6.62995 29.3106 209.455 245.444 245.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 0.000128 4096 170 2000 142320 28.4078 653.038 837.573 1519.07 1519.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1950 0.000256 1024 390 950 70080 4.4871 3.40858 45.9642 123.514 177.474 177.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1270 0.000512 1024 330 700 30720 2.29453 1.65002 15.1826 52.1619 71.3903 71.4834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 420 6.4e-05 4096 122 1600 104960 184.003 55.66 1390.68 1675.31 3305.85 3306.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 540 0.000256 1024 200 750 20480 11.93 3.36691 13.0289 149.352 177.863 178.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1300 0.000512 4096 120 350 36360 6.628 24.9555 209.502 241.139 241.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 0.000128 4096 170 2000 142320 28.4221 543.117 837.967 1409.55 1409.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1950 0.000256 1024 390 950 70080 4.50438 3.41533 38.742 123.477 170.241 170.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1270 0.000512 1024 330 700 30720 2.31683 1.66266 13.0371 52.4442 69.5589 69.6607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 420 6.4e-05 4096 122 1600 103680 184.499 55.6297 1441.05 1669 3350.38 3350.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 540 0.000256 1024 200 750 19200 12.1074 3.37078 10.7565 149.4 175.818 175.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1300 0.000512 4096 120 350 36320 6.62982 78.8255 209.543 295.052 295.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1280 0.000128 4096 170 2000 142240 28.4073 467.387 837.874 1333.72 1333.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1950 0.000256 1024 390 950 69760 4.46576 3.39424 33.0554 124.171 165.187 165.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1270 0.000512 1024 330 700 30080 2.2873 1.64323 11.057 51.8634 66.9495 67.0449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 420 6.4e-05 4096 122 1600 102400 185.025 55.5971 1411.45 1676.38 3328.64 3328.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 540 0.000256 1024 200 750 20480 11.9299 3.37094 10.1151 153.976 179.578 179.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1300 0.000512 4096 120 350 36432 6.63142 61.6709 209.504 277.855 277.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 0.000128 4096 170 2000 142416 28.4344 1377.4 838.143 2244.03 2244.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1950 0.000256 1024 390 950 70272 4.49507 3.41475 98.386 123.635 230.031 230.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1270 0.000512 1024 330 700 31104 2.30557 1.67235 32.1974 52.4759 88.7461 88.8401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 420 6.4e-05 4096 122 1600 105984 183.165 55.6626 1157.16 1672.75 3068.92 3069.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 540 0.000256 1024 200 750 21504 11.792 3.36637 28.1852 151.202 194.73 194.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1300 0.000512 4096 120 350 36384 6.62474 39.2238 209.666 255.566 255.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 0.000128 4096 170 2000 142368 28.416 860.379 838.716 1727.56 1727.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1950 0.000256 1024 390 950 70272 4.48557 3.40906 61.0164 123.777 192.792 192.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1270 0.000512 1024 330 700 30720 2.29789 1.66365 19.8634 52.3192 76.2439 76.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 420 6.4e-05 4096 122 1600 104448 182.622 55.3411 1965.59 1665.99 3869.73 3869.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 540 0.000256 1024 200 750 21504 11.7933 3.36346 17.9753 151.738 185.054 185.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1300 0.000512 4096 120 350 36288 6.62947 31.1765 209.248 247.105 247.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 0.000128 4096 170 2000 142272 28.4067 701.068 837.845 1567.37 1567.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1950 0.000256 1024 390 950 69696 4.4977 3.41437 49.4961 124.565 182.073 182.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1270 0.000512 1024 330 700 30528 2.29418 1.64659 16.1031 52.0932 72.2376 72.3301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 420 6.4e-05 4096 122 1600 101376 183.537 55.1893 1896.4 1656.98 3792.29 3792.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 540 0.000256 1024 200 750 18432 11.6014 3.24813 13.1463 149.078 177.257 177.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1300 0.000512 4096 120 350 36288 6.63107 27.016 209.699 243.396 243.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 0.000128 4096 170 2000 142272 28.4262 596.177 838.074 1462.72 1462.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1950 0.000256 1024 390 950 69888 4.4889 3.40634 42.4475 123.317 173.761 173.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1270 0.000512 1024 330 700 29952 2.29402 1.64646 13.7323 51.8942 69.6641 69.7577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 420 6.4e-05 4096 122 1600 98304 183.41 54.9572 1936.84 1648.77 3824.17 3824.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 540 0.000256 1024 200 750 18432 11.6093 3.24608 11.7985 145.282 172.12 172.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1300 0.000512 4096 120 350 36400 6.6281 55.9794 209.554 272.212 272.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 0.000128 4096 170 2000 142408 28.4189 1267.29 838.809 2134.57 2134.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1950 0.000256 1024 390 950 70112 4.50966 3.42032 90.0406 123.731 221.804 221.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1270 0.000512 1024 330 700 31136 2.30883 1.66912 29.8124 52.5314 86.4273 86.5221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 420 6.4e-05 4096 122 1600 105728 183.895 55.7307 1062.78 1674.2 2976.81 2976.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 540 0.000256 1024 200 750 21504 11.87 3.3833 26.056 150.59 192.085 192.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1300 0.000512 4096 120 350 36288 6.62064 36.4056 209.071 252.147 252.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 0.000128 4096 170 2000 142352 28.4178 808.187 838.079 1674.73 1674.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1950 0.000256 1024 390 950 69888 4.51242 3.41728 57.3886 124.773 190.189 190.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1270 0.000512 1024 330 700 30464 2.28938 1.64454 18.2916 51.9611 74.2857 74.3775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 420 6.4e-05 4096 122 1600 103936 183.925 55.677 669.599 1673.05 2582.45 2582.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 540 0.000256 1024 200 750 17920 11.9379 3.29856 14.7482 149.242 179.412 179.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1300 0.000512 4096 120 350 36288 6.62819 30.4046 209.554 246.637 246.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 0.000128 4096 170 2000 142296 28.4344 665.951 838.804 1533.24 1533.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1950 0.000256 1024 390 950 69888 4.52234 3.42426 46.9752 124.94 179.964 180.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1270 0.000512 1024 330 700 30240 2.2904 1.63142 15.3197 51.7837 71.1229 71.2151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 420 6.4e-05 4096 122 1600 102144 185.264 55.7259 1694.89 1675.25 3611.33 3611.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 540 0.000256 1024 200 750 16128 12.1979 3.30659 11.455 149.494 176.636 176.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1300 0.000512 4096 120 350 36064 6.58192 27.1258 208.618 242.377 242.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 0.000128 4096 170 2000 142240 28.417 599.494 838.679 1466.64 1466.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1950 0.000256 1024 390 950 68992 4.46054 3.37968 42.0664 123.796 173.804 173.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1270 0.000512 1024 330 700 30464 2.30122 1.64957 13.6631 52.1495 69.8654 69.9695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 420 6.4e-05 4096 122 1600 100352 183.186 55.062 1659.84 1655.59 3553.88 3554.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 540 0.000256 1024 200 750 14336 11.7121 3.1593 9.31414 143.134 167.501 167.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1300 0.000512 4096 120 350 36416 6.62928 56.3113 209.674 272.665 272.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 0.000128 4096 170 2000 142400 28.414 1258.77 838.943 2126.17 2126.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1950 0.000256 1024 390 950 70144 4.48451 3.41005 88.4473 123.574 220.016 220.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1270 0.000512 1024 330 700 30976 2.30198 1.66912 28.8407 52.4523 85.3616 85.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 420 6.4e-05 4096 122 1600 104448 183.631 55.5293 1037.31 1671.45 2948.11 2948.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 540 0.000256 1024 200 750 22528 11.884 3.4081 26.9093 151.391 193.777 193.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1300 0.000512 4096 120 350 36352 6.63526 37.2317 209.703 253.623 253.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 0.000128 4096 170 2000 142336 28.4255 818.672 838.985 1686.13 1686.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1950 0.000256 1024 390 950 70144 4.48826 3.40992 57.787 123.676 189.459 189.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1270 0.000512 1024 330 700 30720 2.3104 1.67082 18.8092 52.5492 75.4381 75.5323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 420 6.4e-05 4096 122 1600 102400 184.202 55.5394 664.039 1672.02 2575.99 2576.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 540 0.000256 1024 200 750 20480 12.1251 3.41034 16.8588 150.435 183.013 183.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1300 0.000512 4096 120 350 36288 6.62938 31.781 209.706 248.168 248.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 0.000128 4096 170 2000 142272 28.4251 695.714 838.894 1563.08 1563.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1950 0.000256 1024 390 950 69888 4.47869 3.4016 49.121 123.418 180.515 180.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1270 0.000512 1024 330 700 29952 2.29581 1.64259 15.9693 51.9449 71.9563 72.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 420 6.4e-05 4096 122 1600 98304 183.353 54.9361 544.407 1650.36 2433.24 2433.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 540 0.000256 1024 200 750 18432 11.5924 3.25168 13.4915 144.302 172.817 172.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1300 0.000512 4096 120 350 36096 6.60752 28.119 208.834 243.612 243.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 0.000128 4096 170 2000 142080 28.4105 619.434 837.31 1485.2 1485.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1950 0.000256 1024 390 950 69632 4.51373 3.41091 42.8827 123.654 174.562 174.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1270 0.000512 1024 330 700 29696 2.27389 1.61715 13.9785 51.2913 69.2632 69.3535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 420 6.4e-05 4096 122 1600 98304 186.405 55.5786 484.279 1670.92 2397.37 2397.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 540 0.000256 1024 200 750 16384 11.8608 3.25222 10.6793 146.139 172.115 172.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1300 0.000512 4096 120 350 36432 6.64006 58.1478 209.785 274.625 274.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 0.000128 4096 170 2000 142344 28.4289 1294.16 838.441 2161.08 2161.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1950 0.000256 1024 390 950 70272 4.52176 3.42848 90.8861 123.869 222.807 222.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1270 0.000512 1024 330 700 30816 2.30861 1.66058 29.7344 52.4172 86.2196 86.3124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 420 6.4e-05 4096 122 1600 103680 184.018 55.6244 1056.08 1669.92 2965.82 2965.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 540 0.000256 1024 200 750 20736 11.7699 3.33606 25.8425 149.933 191.062 191.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1300 0.000512 4096 120 350 36288 6.62342 40.8842 209.405 256.962 257.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 0.000128 4096 170 2000 142272 28.3985 919.173 838.467 1786.08 1786.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1950 0.000256 1024 390 950 69696 4.50272 3.40992 64.1643 123.592 195.768 195.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1270 0.000512 1024 330 700 30528 2.29226 1.64502 20.9394 52.1267 77.1051 77.1986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 420 6.4e-05 4096 122 1600 101376 183.374 55.1916 735.928 1658 2632.67 2632.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 540 0.000256 1024 200 750 18432 11.5899 3.24826 16.7557 147.015 178.794 178.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1300 0.000512 4096 120 350 36288 6.636 34.562 209.837 251.085 251.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 0.000128 4096 170 2000 142128 28.3936 755.022 838.259 1621.72 1621.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1950 0.000256 1024 390 950 69984 4.51581 3.41622 53.4504 123.623 185.1 185.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1270 0.000512 1024 330 700 29376 2.29184 1.61354 16.5985 51.4693 72.0734 72.1674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 420 6.4e-05 4096 122 1600 103680 184.001 55.6555 621.669 1671.6 2533.11 2533.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 540 0.000256 1024 200 750 20736 11.7972 3.33994 16.5149 151.243 183.078 183.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1300 0.000512 4096 120 350 36000 6.57965 32.1217 208.628 247.381 247.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 0.000128 4096 170 2000 141984 28.418 715.419 837.721 1581.6 1581.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1950 0.000256 1024 390 950 69120 4.46982 3.38714 50.5815 122.932 181.472 181.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1270 0.000512 1024 330 700 29952 2.27779 1.62202 16.6003 51.5461 72.1443 72.2405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 420 6.4e-05 4096 122 1600 92160 184.477 54.6345 526.854 1634.04 2400.2 2400.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 540 0.000256 1024 200 750 18432 11.611 3.24653 14.0459 142.035 171.122 171.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1300 0.000512 4096 120 350 36000 6.60144 30.9125 209.057 246.621 246.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 0.000128 4096 170 2000 141840 28.4086 652.253 837.478 1518.18 1518.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1950 0.000256 1024 390 950 69120 4.53923 3.4248 46.1377 124.836 179.039 179.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1270 0.000512 1024 330 700 28800 2.26925 1.58515 14.7061 50.8804 69.5403 69.6341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 420 6.4e-05 4096 122 1600 103680 184.051 55.6767 543.026 1672.04 2454.99 2455.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 540 0.000256 1024 200 750 11520 11.5967 3.0791 9.47168 142.299 166.636 166.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1300 0.000512 4096 120 350 36400 6.62733 55.0666 209.676 271.42 271.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 0.000128 4096 170 2000 142320 28.4016 1247.4 838.506 2114.36 2114.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1950 0.000256 1024 390 950 70080 4.48726 3.40787 87.9631 124.569 220.526 220.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1270 0.000512 1024 330 700 30720 2.2975 1.6487 28.8361 52.2234 85.1095 85.2038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 420 6.4e-05 4096 122 1600 104960 183.717 55.6872 1030.97 1677.07 2947.64 2947.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 540 0.000256 1024 200 750 20480 11.9335 3.36515 24.4792 150.521 190.48 190.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1300 0.000512 4096 120 350 36320 6.62762 39.4752 209.531 255.687 255.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 0.000128 4096 170 2000 142240 28.3937 860.021 837.872 1726.34 1726.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1950 0.000256 1024 390 950 69760 4.46022 3.39302 60.588 124.173 192.714 192.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1270 0.000512 1024 330 700 30080 2.28822 1.64074 19.3983 51.862 75.2908 75.3814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 420 6.4e-05 4096 122 1600 102400 184.544 55.5889 698.112 1676.32 2614.75 2614.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 540 0.000256 1024 200 750 20480 11.9302 3.36758 17.555 151.644 184.683 184.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1300 0.000512 4096 120 350 36240 6.62323 33.0962 209.65 249.423 249.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 0.000128 4096 170 2000 142080 28.4204 733.999 837.921 1600.39 1600.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1950 0.000256 1024 390 950 70080 4.50253 3.51622 52.0668 124.688 184.873 184.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1270 0.000512 1024 330 700 29760 2.30054 1.64442 16.6456 51.9948 72.6827 72.7734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 420 6.4e-05 4096 122 1600 99840 183.162 55.001 577.72 1650.22 2466.3 2466.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 540 0.000256 1024 200 750 15360 12.5604 3.37699 11.8827 150.539 178.54 178.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1300 0.000512 4096 120 350 36160 6.62723 30.6091 209.498 246.786 246.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 0.000128 4096 170 2000 142080 28.4099 672.406 837.753 1538.61 1538.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1950 0.000256 1024 390 950 69120 4.4448 3.37466 47.5525 122.469 177.945 178.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1270 0.000512 1024 330 700 29440 2.30877 1.64854 15.4259 52.0663 71.5505 71.6451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 420 6.4e-05 4096 122 1600 92160 186.533 54.9574 494.223 1649.48 2385.38 2385.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 540 0.000256 1024 200 750 10240 12.2291 3.1599 8.70237 142.775 167.053 167.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1300 0.000512 4096 120 350 36000 6.61398 30.6241 209.08 246.368 246.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 0.000128 4096 170 2000 142000 28.3957 647.528 837.774 1513.74 1513.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1950 0.000256 1024 390 950 68800 4.45347 3.37821 45.2638 123.628 176.825 176.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1270 0.000512 1024 330 700 30400 2.3065 1.64864 15.2799 52.1806 71.5137 71.6072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 420 6.4e-05 4096 122 1600 89600 187.938 55.0236 462.446 1650 2355.59 2355.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 540 0.000256 1024 200 750 12800 12.9519 3.38195 10.0514 149.749 176.323 176.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1300 0.000512 4096 120 360 36384 6.64096 46.455 209.496 262.642 262.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 0.000128 4096 170 1980 142560 28.4345 1006.36 837.874 1872.72 1872.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1950 0.000256 1024 390 960 70016 4.50218 3.41709 70.954 124.326 203.303 203.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1270 0.000512 1024 330 720 30720 2.30205 1.66502 23.4373 52.357 79.8634 79.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 420 6.4e-05 4096 122 1560 104448 196.268 55.5881 1459.82 1674.98 3386.85 3387.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 540 0.000256 1024 200 780 20480 12.1001 3.41242 20.0862 153.901 189.687 189.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1300 0.000512 4096 120 360 36352 6.6401 80.6101 209.537 296.838 296.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1280 0.000128 4096 170 1980 142528 28.4415 659.765 837.978 1526.23 1526.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1950 0.000256 1024 390 960 69632 4.50355 3.40787 46.5872 123.473 178.07 178.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1270 0.000512 1024 330 720 30720 2.3049 1.66707 15.8492 52.4077 72.326 72.4214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 420 6.4e-05 4096 122 1560 102400 185.022 55.5214 1416.62 1669.96 3327.31 3327.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 540 0.000256 1024 200 780 20480 12.1157 3.40992 13.7381 151.473 180.921 181.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1300 0.000512 4096 120 360 36288 6.62925 81.0001 209.532 297.213 297.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1280 0.000128 4096 170 1980 142464 28.4286 1796.15 838.468 2663.1 2663.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1950 0.000256 1024 390 960 69888 4.49776 3.41562 38.4465 127.629 174.089 174.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1270 0.000512 1024 330 720 30336 2.3065 1.66298 12.9536 52.3163 69.337 69.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 420 6.4e-05 4096 122 1560 101376 184.47 55.3452 1457.64 1665.96 3363.61 3363.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 540 0.000256 1024 200 780 18432 12.1523 3.35882 10.491 150.302 176.486 176.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1300 0.000512 4096 120 360 36224 6.63072 80.1444 209.215 296.04 296.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1280 0.000128 4096 170 1980 142464 28.4365 1798.82 838.061 2665.37 2665.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1950 0.000256 1024 390 960 69632 4.50355 3.40797 33.0522 126.033 167.096 167.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1270 0.000512 1024 330 720 30720 2.31299 1.67037 11.6411 52.4976 68.2215 68.3153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 420 6.4e-05 4096 122 1560 102400 184.846 55.539 1471.73 1671.55 3383.86 3384.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 540 0.000256 1024 200 780 20480 12.1263 3.40854 10.1834 154.07 179.973 180.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1300 0.000512 4096 120 360 36360 6.62755 63.2668 209.664 279.611 279.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 0.000128 4096 170 1980 142560 28.428 1365.91 838.872 2233.26 2233.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1950 0.000256 1024 390 960 70080 4.52074 3.4239 99.7729 124.944 232.764 232.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1270 0.000512 1024 330 720 30720 2.30339 1.65885 32.466 52.3858 88.9146 89.0076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 420 6.4e-05 4096 122 1560 104960 184.102 55.7016 1984.08 1677.54 3901.62 3901.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 540 0.000256 1024 200 780 20480 12.1976 3.42787 28.0279 153.275 197.11 197.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1300 0.000512 4096 120 360 36320 6.62547 40.2674 209.641 256.585 256.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 0.000128 4096 170 1980 142480 28.4255 852.166 838.58 1719.22 1719.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1950 0.000256 1024 390 960 69760 4.49126 3.40784 61.7941 124.567 194.359 194.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1270 0.000512 1024 330 720 30400 2.30042 1.64864 20.378 52.2254 76.6507 76.7427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 420 6.4e-05 4096 122 1560 104960 183.803 55.6811 1949.4 1677.09 3866.17 3866.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 540 0.000256 1024 200 780 17920 12.2317 3.3671 15.7375 150.572 182.09 182.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1300 0.000512 4096 120 360 36240 6.62611 32.3317 209.304 248.314 248.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 0.000128 4096 170 1980 142440 28.4172 696.178 837.866 1562.51 1562.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1950 0.000256 1024 390 960 69600 4.51606 3.41651 50.3896 123.474 181.897 181.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1270 0.000512 1024 330 720 30720 2.31533 1.66707 16.6836 52.4461 73.2116 73.3061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 420 6.4e-05 4096 122 1560 103680 184.147 55.6349 2017.45 1669.01 3926.44 3926.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 540 0.000256 1024 200 780 19200 12.1165 3.37059 14.107 151.003 180.779 180.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1300 0.000512 4096 120 360 36160 6.62118 27.1421 209.047 242.86 242.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1280 0.000128 4096 170 1980 142400 28.4133 587.744 837.883 1454.09 1454.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1950 0.000256 1024 390 960 69120 4.48467 3.39597 42.643 123.109 173.731 173.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1270 0.000512 1024 330 720 30080 2.28419 1.64029 14.7997 51.8554 70.6793 70.7789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 420 6.4e-05 4096 122 1560 102400 184.648 55.5834 1991.36 1676.47 3908.25 3908.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 540 0.000256 1024 200 780 15360 12.5504 3.37034 10.0831 151.679 177.869 178.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 0.000512 4096 120 360 36384 6.63638 57.4054 209.635 273.727 273.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 0.000128 4096 170 1980 142560 28.4451 1252.48 837.972 2118.94 2119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1950 0.000256 1024 390 960 69888 4.50077 3.41552 91.2642 123.61 222.89 222.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1270 0.000512 1024 330 720 30720 2.3088 1.66797 29.8139 52.4655 86.3546 86.4455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 420 6.4e-05 4096 122 1560 104448 183.77 55.6628 1027.71 1672.35 2939.68 2939.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 540 0.000256 1024 200 780 18432 12.1496 3.36739 23.3978 151.186 190.285 190.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 0.000512 4096 120 360 36288 6.63002 36.8488 209.327 252.856 252.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 0.000128 4096 170 1980 142464 28.4251 787.056 837.665 1653.19 1653.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1950 0.000256 1024 390 960 69888 4.49411 3.41402 57.6386 123.675 189.318 189.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1270 0.000512 1024 330 720 30336 2.30467 1.66426 18.8416 52.2673 75.1743 75.2715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 420 6.4e-05 4096 122 1560 101376 183.919 55.3369 1630.22 1664.35 3534.03 3534.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 540 0.000256 1024 200 780 18432 12.1518 3.36282 15.4147 151.647 182.76 182.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1300 0.000512 4096 120 360 36288 6.62896 30.6305 209.789 247.101 247.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 0.000128 4096 170 1980 142416 28.4131 647.467 838.477 1514.4 1514.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1950 0.000256 1024 390 960 69696 4.50246 3.41046 46.9971 123.577 178.589 178.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1270 0.000512 1024 330 720 29952 2.30336 1.64659 15.2987 52.1249 71.4737 71.5659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 420 6.4e-05 4096 122 1560 101376 183.586 55.1884 1613.96 1657.98 3510.9 3511.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 540 0.000256 1024 200 780 13824 12.1777 3.24986 9.97747 148.097 173.689 173.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1300 0.000512 4096 120 360 36096 6.62051 27.447 208.87 242.988 243.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 0.000128 4096 170 1980 142272 28.4171 584.319 837.374 1450.16 1450.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1950 0.000256 1024 390 960 69120 4.4959 3.40134 42.0475 123.246 173.291 173.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1270 0.000512 1024 330 720 29952 2.29683 1.64301 13.8838 51.8981 69.8208 69.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 420 6.4e-05 4096 122 1560 98304 183.552 54.9535 1561.17 1648.81 3448.69 3448.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 540 0.000256 1024 200 780 12288 12.3609 3.24608 8.64646 144.239 168.673 168.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1300 0.000512 4096 120 360 36000 6.58842 24.2278 208.761 239.628 239.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 0.000128 4096 170 1980 142320 28.4223 505.792 838.508 1372.77 1372.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1950 0.000256 1024 390 960 69120 4.51997 3.42899 36.7106 123.722 168.481 168.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1270 0.000512 1024 330 720 29760 2.30365 1.64275 11.8666 51.998 67.911 68.0038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 420 6.4e-05 4096 122 1560 99840 183.386 55.0175 1675.57 1650.32 3564.48 3564.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 540 0.000256 1024 200 780 15360 12.5751 3.3777 9.29165 151.629 177.054 177.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 0.000512 4096 120 360 36344 6.62019 56.0312 209.627 272.331 272.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 0.000128 4096 170 1980 142520 28.4319 1202.48 838.64 2069.6 2069.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1950 0.000256 1024 390 960 69888 4.51229 3.41981 86.8038 123.723 218.562 218.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1270 0.000512 1024 330 720 30688 2.32029 1.66912 28.655 52.5254 85.2708 85.3676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 420 6.4e-05 4096 122 1560 103936 184.298 55.724 982.826 1674.04 2897.08 2897.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 540 0.000256 1024 200 780 19712 12.0917 3.38346 23.7899 152.684 192.135 192.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1300 0.000512 4096 120 360 36288 6.62077 35.9588 209.496 252.128 252.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 0.000128 4096 170 1980 142464 28.4296 767.136 838.085 1633.7 1633.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1950 0.000256 1024 390 960 69888 4.50678 3.41398 55.3917 123.732 187.145 187.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1270 0.000512 1024 330 720 30016 2.29562 1.64454 17.7685 51.9691 73.7781 73.8714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 420 6.4e-05 4096 122 1560 103936 183.91 55.6626 630.985 1673.3 2544.05 2544.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 540 0.000256 1024 200 780 17920 11.9385 3.29942 14.3868 147.158 176.974 177.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1300 0.000512 4096 120 360 36120 6.6223 0 208.896 215.533 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1300 0.000512 4096 120 360 36064 6.61914 27.2246 208.865 242.767 242.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 0.000128 4096 170 1980 142240 28.4295 567.245 837.36 1433.08 1433.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1950 0.000256 1024 390 960 68992 4.45235 3.38147 40.665 122.596 171.193 171.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1270 0.000512 1024 330 720 29568 2.31213 1.6487 13.2291 52.1185 69.4083 69.4967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 420 6.4e-05 4096 122 1560 100352 183.279 55.0605 1440.36 1654.47 3333.36 3333.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 540 0.000256 1024 200 780 14336 11.7109 3.16006 9.56893 143.133 167.752 167.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1300 0.000512 4096 120 360 36120 6.62733 24.2775 209.638 240.593 240.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 0.000128 4096 170 1980 142240 28.4152 505.434 838.358 1372.25 1372.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1950 0.000256 1024 390 960 68320 4.52342 3.39862 35.309 124.197 167.532 167.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1270 0.000512 1024 330 720 29120 2.30358 1.62544 12.0662 51.6315 67.7245 67.8196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 420 6.4e-05 4096 122 1560 89600 186.943 54.7057 1299.48 1637.19 3178.51 3178.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 540 0.000256 1024 200 780 8960 12.4156 3.16006 6.60365 142.72 165.08 165.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1300 0.000512 4096 120 360 36352 6.64013 53.3599 209.746 269.796 269.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 0.000128 4096 170 1980 142528 28.4326 1142.26 838.834 2009.58 2009.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1950 0.000256 1024 390 960 69632 4.50298 3.40656 81.7415 124.646 214.398 214.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1270 0.000512 1024 330 720 30720 2.30477 1.67104 27.1559 52.4623 83.6934 83.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 420 6.4e-05 4096 122 1560 102400 184.179 55.5285 920.358 1671.83 2832.08 2832.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 540 0.000256 1024 200 780 20480 12.1177 3.41037 23.6286 150.359 189.702 189.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1300 0.000512 4096 120 360 36224 6.62938 36.0038 209.405 252.089 252.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 0.000128 4096 170 1980 142464 28.4344 785.217 838.82 1652.52 1652.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1950 0.000256 1024 390 960 69632 4.5031 3.40886 55.503 124.723 188.236 188.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1270 0.000512 1024 330 720 30720 2.31152 1.66966 18.7405 52.5476 75.3691 75.4612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 420 6.4e-05 4096 122 1560 102400 184.166 55.5477 634.008 1671.99 2545.89 2546.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 540 0.000256 1024 200 780 20480 12.1189 3.40992 16.5032 152.543 184.757 184.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1300 0.000512 4096 120 360 36096 6.61942 0 210.917 217.553 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1300 0.000512 4096 120 360 36096 6.6296 28.8647 209.242 244.789 244.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 0.000128 4096 170 1980 142336 28.4221 605.616 838.161 1472.25 1472.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1950 0.000256 1024 390 960 69632 4.51568 3.40858 42.5895 123.762 174.377 174.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1270 0.000512 1024 330 720 29696 2.27312 1.61984 14.3393 51.3029 69.6355 69.7324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 420 6.4e-05 4096 122 1560 98304 186.377 55.5463 473.581 1686.27 2401.97 2402.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 540 0.000256 1024 200 780 16384 11.8684 3.24646 11.4028 146.164 172.866 173.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1300 0.000512 4096 120 360 35840 6.57395 25.4692 208.382 240.477 240.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 0.000128 4096 170 1980 142080 28.4204 550.443 837.815 1416.72 1416.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1950 0.000256 1024 390 960 67840 4.4784 3.37306 38.3657 122.488 168.804 168.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1270 0.000512 1024 330 720 29440 2.31402 1.65021 13.2093 52.1195 69.3937 69.4886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 420 6.4e-05 4096 122 1560 92160 186.687 54.9598 1213.5 1651.07 3106.41 3106.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 540 0.000256 1024 200 780 10240 12.2346 3.68237 7.82355 142.862 166.792 166.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1300 0.000512 4096 120 384 36224 6.63946 48.3998 209.787 264.878 264.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 0.000128 4096 170 1984 142528 28.4409 991.784 838.625 1858.9 1858.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1950 0.000256 1024 390 960 69760 4.5056 3.41782 70.7399 124.32 203.084 203.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1270 0.000512 1024 330 704 30464 2.30416 1.6593 22.7576 52.4057 79.2291 79.3231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 420 6.4e-05 4096 122 1600 98304 187.554 55.5803 1365.59 1676.62 3285.54 3285.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 540 0.000256 1024 200 768 20480 12.0835 3.40714 19.6967 151.877 187.244 187.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1300 0.000512 4096 120 384 36160 6.6328 83.9045 209.632 300.219 300.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 0.000128 4096 170 1984 142464 28.4347 641.668 838.568 1508.72 1508.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1950 0.000256 1024 390 960 69376 4.50317 3.40992 45.3997 123.578 176.989 177.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1270 0.000512 1024 330 704 30464 2.31334 1.66723 14.963 52.4573 71.5005 71.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 420 6.4e-05 4096 122 1600 96256 188.085 55.5528 1321.29 1671.79 3236.91 3237.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 540 0.000256 1024 200 768 20480 12.1131 3.40525 13.143 150.451 179.294 179.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1300 0.000512 4096 120 384 36096 6.62733 84.041 209.445 300.163 300.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1280 0.000128 4096 170 1984 142464 28.4447 1740.43 838.625 2607.54 2607.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1950 0.000256 1024 390 960 69504 4.5129 3.41312 38.4291 129.075 175.533 175.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1270 0.000512 1024 330 704 30336 2.3096 1.66378 12.9711 52.3198 69.366 69.4672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 420 6.4e-05 4096 122 1600 95232 187.838 55.3492 1360.73 1665.97 3270.08 3270.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 540 0.000256 1024 200 768 18432 12.1577 3.36691 10.395 150.124 176.231 176.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1300 0.000512 4096 120 384 36096 6.63654 83.9462 209.615 300.249 300.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1280 0.000128 4096 170 1984 142336 28.4137 1739.77 838.131 2606.36 2606.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1950 0.000256 1024 390 960 69120 4.5113 3.40982 32.599 128.043 168.658 168.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1270 0.000512 1024 330 704 30208 2.32397 1.67322 11.0422 52.5348 67.6763 67.7679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 420 6.4e-05 4096 122 1600 94208 189.604 55.5341 1346 1671.67 3263 3263.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 540 0.000256 1024 200 768 20480 12.1331 3.41216 10.0388 156.283 182.05 182.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1300 0.000512 4096 120 384 36200 6.63011 64.5258 209.526 280.732 280.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 0.000128 4096 170 1984 142520 28.4218 1320.02 837.921 2186.41 2186.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1950 0.000256 1024 390 960 69760 4.52653 3.42477 96.1023 123.78 227.932 228.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1270 0.000512 1024 330 704 30400 2.31181 1.66275 30.5423 52.3308 86.9446 87.0398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 420 6.4e-05 4096 122 1600 98560 187.55 55.7105 1772.09 1675.23 3690.78 3690.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 540 0.000256 1024 200 768 20480 12.1916 3.42586 26.9838 153.169 195.95 196.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1300 0.000512 4096 120 384 36160 6.63155 39.6228 209.578 255.883 255.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 0.000128 4096 170 1984 142480 28.4324 804.365 838.132 1670.98 1671.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1950 0.000256 1024 390 960 69440 4.50198 3.41085 59.1009 123.531 190.646 190.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1270 0.000512 1024 330 704 30080 2.30509 1.64899 18.9129 52.181 75.1483 75.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 420 6.4e-05 4096 122 1600 97280 188.138 55.6737 1723.34 1675.9 3643.25 3643.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 540 0.000256 1024 200 768 17920 12.2389 3.37046 15.2015 153.643 184.639 184.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1300 0.000512 4096 120 384 36120 6.63142 33.0798 209.544 249.308 249.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 0.000128 4096 170 1984 142440 28.4447 666.737 838.011 1533.24 1533.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1950 0.000256 1024 390 960 69120 4.52608 3.41606 48.6218 124.528 181.195 181.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1270 0.000512 1024 330 704 30240 2.32742 1.66502 15.5117 52.4497 72.0509 72.1483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 420 6.4e-05 4096 122 1600 96000 188.106 55.6162 1785.05 1668.99 3697.96 3698.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 540 0.000256 1024 200 768 19200 12.1173 3.3751 13.4196 149.953 179.048 179.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1300 0.000512 4096 120 384 36000 6.62106 28.44 209.101 244.212 244.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 0.000128 4096 170 1984 142400 28.4378 572.403 837.936 1438.82 1438.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1950 0.000256 1024 390 960 69120 4.48282 3.39555 41.9024 123.093 172.976 173.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1270 0.000512 1024 330 704 29440 2.30192 1.64045 13.8659 51.8473 69.7552 69.8476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 420 6.4e-05 4096 122 1600 97280 187.896 55.595 1806.36 1675.91 3725.96 3726.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 540 0.000256 1024 200 768 15360 12.5528 3.36691 9.73328 151.671 177.509 177.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1300 0.000512 4096 120 384 36000 6.63341 115.083 209.531 331.299 331.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1280 0.000128 4096 170 1984 142200 28.4447 522.913 837.962 1389.37 1389.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1950 0.000256 1024 390 960 68800 4.52058 3.41382 38.0222 123.391 169.447 169.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1270 0.000512 1024 330 704 29600 2.31219 1.64118 12.7837 51.9541 68.7928 68.8906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 420 6.4e-05 4096 122 1600 89600 188.261 55.0543 1626.48 1650.62 3520.61 3520.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 540 0.000256 1024 200 768 19200 12.1213 3.37734 11.0343 149.489 176.208 176.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1300 0.000512 4096 120 384 36192 6.63037 59.349 209.747 275.776 275.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 0.000128 4096 170 1984 142512 28.4469 1214.48 838.824 2081.8 2081.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1950 0.000256 1024 390 960 69696 4.50973 3.41088 89.0364 123.739 220.797 220.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1270 0.000512 1024 330 704 30528 2.31245 1.66739 28.4601 52.5266 85.0644 85.1572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 420 6.4e-05 4096 122 1600 98304 186.766 55.6484 949.538 1674.52 2866.66 2866.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 540 0.000256 1024 200 768 18432 12.1514 3.36525 22.7293 150.256 188.687 188.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1300 0.000512 4096 120 384 36096 6.62176 37.6814 209.444 253.799 253.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 0.000128 4096 170 1984 142464 28.4315 756.605 838.633 1623.71 1623.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1950 0.000256 1024 390 960 69504 4.50208 3.41091 55.6084 123.776 187.397 187.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1270 0.000512 1024 330 704 30336 2.30198 1.65869 18.2182 52.317 74.5976 74.6905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 420 6.4e-05 4096 122 1600 95232 187.248 55.3308 1473.58 1666.14 3382.49 3382.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 540 0.000256 1024 200 768 18432 12.151 3.36522 15.0038 152.797 183.502 183.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1300 0.000512 4096 120 384 36000 6.61466 31.5037 209.068 247.236 247.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 0.000128 4096 170 1984 142416 28.4385 625.385 838.151 1492.02 1492.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1950 0.000256 1024 390 960 69120 4.50947 3.40822 45.4636 124.585 178.067 178.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1270 0.000512 1024 330 704 29952 2.30192 1.64422 14.676 52.0949 70.8154 70.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 420 6.4e-05 4096 122 1600 92160 188.049 55.1901 1416.29 1657.05 3316.76 3316.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 540 0.000256 1024 200 768 13824 12.1772 3.24416 9.53386 149.097 174.234 174.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1300 0.000512 4096 120 384 35904 6.60851 27.9903 208.923 243.573 243.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 0.000128 4096 170 1984 142272 28.4119 556.152 837.316 1421.93 1421.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1950 0.000256 1024 390 960 69120 4.50346 3.40422 40.4976 123.219 171.726 171.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1270 0.000512 1024 330 704 29952 2.29341 1.64045 13.2532 51.8835 69.1682 69.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 420 6.4e-05 4096 122 1600 92160 186.538 54.9376 1412.78 1648.45 3302.9 3303.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 540 0.000256 1024 200 768 12288 12.3638 3.2481 8.32288 147.366 171.485 171.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1300 0.000512 4096 120 384 36000 6.62771 24.9364 209.725 241.341 241.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 0.000128 4096 170 1984 142320 28.4385 487.592 838.72 1354.8 1354.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1950 0.000256 1024 390 960 69120 4.52166 3.40992 35.8236 123.728 167.583 167.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1270 0.000512 1024 330 704 29760 2.3064 1.64365 11.7424 52.005 67.7981 67.8929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 420 6.4e-05 4096 122 1600 92160 186.517 55.0133 1400.05 1650.44 3292.22 3292.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 540 0.000256 1024 200 768 15360 12.5568 3.37699 9.01245 148.953 174.082 174.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1300 0.000512 4096 120 384 36176 6.62637 56.1725 209.53 272.38 272.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 0.000128 4096 170 1984 142520 28.4429 1146.78 838.225 2013.49 2013.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1950 0.000256 1024 390 960 69664 4.52784 3.41619 83.0408 123.658 214.743 214.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1270 0.000512 1024 330 704 30464 2.32195 1.66464 26.3141 52.4944 82.8916 82.9891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 420 6.4e-05 4096 122 1600 98560 187.013 55.6974 896.035 1673.02 2811.95 2812.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 540 0.000256 1024 200 768 19712 12.0842 3.38118 22.6635 150.516 188.831 188.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1300 0.000512 4096 120 384 36064 6.62541 36.314 209.206 252.195 252.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 0.000128 4096 170 1984 142464 28.434 731.593 838.102 1598.17 1598.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1950 0.000256 1024 390 960 69440 4.5144 3.41197 52.9618 123.72 184.709 184.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1270 0.000512 1024 330 704 30016 2.2961 1.64637 16.7267 51.9613 72.7356 72.8197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 420 6.4e-05 4096 122 1600 96768 187.84 55.6618 568.234 1673.11 2485.03 2485.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 540 0.000256 1024 200 768 17920 11.9381 3.30131 13.645 149.246 178.312 178.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1300 0.000512 4096 120 384 35952 6.60723 30.2355 209.058 245.951 246.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 0.000128 4096 170 1984 142296 28.4215 617.541 838.136 1484.15 1484.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1950 0.000256 1024 390 960 69216 4.54445 3.4263 44.8133 123.8 176.682 176.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1270 0.000512 1024 330 704 29568 2.30259 1.63542 14.4062 51.7744 70.2178 70.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 420 6.4e-05 4096 122 1600 96768 188.181 55.7363 481.436 1674.61 2400.15 2400.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 540 0.000256 1024 200 768 16128 12.1948 3.58941 10.873 147.331 174.169 174.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1300 0.000512 4096 120 384 35840 6.58246 27.9457 208.599 243.178 243.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 0.000128 4096 170 1984 142240 28.4658 544.887 837.466 1410.87 1410.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1950 0.000256 1024 390 960 68096 4.47962 3.37939 39.2674 122.591 169.815 169.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1270 0.000512 1024 330 704 29568 2.31232 1.6504 12.59 52.111 68.7633 68.8558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 420 6.4e-05 4096 122 1600 93184 186.832 55.0661 1295.35 1654.57 3192.01 3192.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 540 0.000256 1024 200 768 14336 11.7108 3.8991 9.27882 141.981 167.053 167.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1300 0.000512 4096 120 384 35840 6.61242 24.915 208.86 240.435 240.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 0.000128 4096 170 1984 142240 28.4037 488.391 837.654 1354.49 1354.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1950 0.000256 1024 390 960 68320 4.52115 3.39923 34.1549 124.078 166.251 166.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1270 0.000512 1024 330 704 29120 2.30714 1.62026 11.3109 51.5684 66.9091 67.0044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 420 6.4e-05 4096 122 1600 89600 186.833 54.7205 1262.1 1635.15 3138.99 3139.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 540 0.000256 1024 200 768 8960 12.4228 3.16013 6.16221 141.54 163.467 163.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1300 0.000512 4096 120 384 36160 6.63478 55.2308 209.636 271.554 271.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 0.000128 4096 170 1984 142464 28.4112 1137.71 838.569 2004.74 2004.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1950 0.000256 1024 390 960 69376 4.50074 3.40662 81.9149 123.576 213.501 213.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1270 0.000512 1024 330 704 30464 2.31014 1.67027 26.1678 52.4597 82.7105 82.8036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 420 6.4e-05 4096 122 1600 96256 187.551 55.5412 868.194 1671.5 2782.97 2783.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 540 0.000256 1024 200 768 20480 12.121 3.4063 23.3024 151.396 190.411 190.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1300 0.000512 4096 120 384 36096 6.63155 37.6721 209.459 253.813 253.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 0.000128 4096 170 1984 142336 28.4319 767.777 837.482 1633.74 1633.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1950 0.000256 1024 390 960 69120 4.51216 3.40835 54.7435 123.493 186.257 186.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1270 0.000512 1024 330 704 30208 2.32048 1.67014 17.7261 52.4949 74.3155 74.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 420 6.4e-05 4096 122 1600 94208 189.046 55.5329 578.84 1670.62 2494.22 2494.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 540 0.000256 1024 200 768 20480 12.1215 3.40867 16.1305 149.289 181.141 181.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1300 0.000512 4096 120 384 35904 6.60922 31.708 208.93 247.298 247.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 0.000128 4096 170 1984 142272 28.4217 637.374 838.118 1503.96 1504.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1950 0.000256 1024 390 960 69120 4.50173 3.40742 45.5533 124.367 177.935 178.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1270 0.000512 1024 330 704 29952 2.29824 1.64845 14.9985 51.9354 70.9805 71.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 420 6.4e-05 4096 122 1600 92160 186.372 54.9294 471.118 1650.02 2362.63 2362.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 540 0.000256 1024 200 768 12288 12.361 3.2511 9.19453 146.386 171.381 171.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1300 0.000512 4096 120 384 35840 6.60864 29.8215 208.924 245.405 245.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 0.000128 4096 170 1984 142080 28.4242 588.002 837.421 1453.89 1453.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1950 0.000256 1024 390 960 68608 4.53398 3.41008 41.5291 123.705 173.278 173.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1270 0.000512 1024 330 704 28672 2.29133 1.61437 13.6528 51.3331 68.9925 69.0862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 420 6.4e-05 4096 122 1600 90112 190.881 55.5479 425.107 1672.33 2344.05 2344.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 540 0.000256 1024 200 768 16384 11.8716 3.24563 11.1706 146.221 172.69 172.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1300 0.000512 4096 120 384 35840 6.62486 26.6814 209.117 242.475 242.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 0.000128 4096 170 1984 142080 28.4196 541.839 837.194 1407.5 1407.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1950 0.000256 1024 390 960 67840 4.48074 3.37056 38.0322 122.387 168.37 168.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1270 0.000512 1024 330 704 29440 2.31459 1.64906 12.4796 52.0644 68.6097 68.7038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 420 6.4e-05 4096 122 1600 92160 186.483 54.9594 404.194 1649.46 2295.29 2295.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 540 0.000256 1024 200 768 10240 12.2357 3.1641 7.60227 142.775 165.955 166.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1300 0.000512 4096 120 384 35712 6.60749 27.1155 208.906 242.679 242.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 0.000128 4096 170 1984 142080 28.4158 514.853 838.033 1381.34 1381.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1950 0.000256 1024 390 960 67584 4.48195 3.37069 35.638 123.59 167.182 167.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1270 0.000512 1024 330 704 29184 2.31843 1.65478 12.5114 52.1847 68.7691 68.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 420 6.4e-05 4096 122 1600 86016 189.94 54.9603 1108.29 1650.87 3004.25 3004.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 540 0.000256 1024 200 768 12288 12.3983 3.24813 8.5471 147.748 172.123 172.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1300 0.000512 4096 120 384 36240 6.64166 93.5077 209.626 309.827 309.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1280 0.000128 4096 170 2048 142112 28.4283 1955.72 838.043 2822.24 2822.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1950 0.000256 1024 390 1024 68224 4.56662 3.41501 121.959 111.052 241.093 241.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1270 0.000512 1024 330 768 28224 2.37219 1.67142 36.3866 52.519 93.0499 93.1538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 420 6.4e-05 4096 122 1664 76800 197.709 55.6612 1281.93 1675.78 3211.27 3211.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 540 0.000256 1024 200 768 10240 13.3866 3.40925 16.0043 154.131 187.113 187.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1300 0.000512 4096 120 384 36224 6.64371 53.7887 209.636 270.121 270.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 0.000128 4096 170 2048 142080 28.4186 1129.59 838.001 1996.05 1996.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1950 0.000256 1024 390 1024 68224 4.53949 3.41728 83.4373 123.783 215.277 215.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1270 0.000512 1024 330 768 28032 2.34941 1.66163 26.1688 52.3642 82.6435 82.7357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 420 6.4e-05 4096 122 1664 76800 197.24 55.5885 1166.42 1675.94 3095.38 3095.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 540 0.000256 1024 200 768 10240 13.3641 3.4072 12.2784 151.734 180.967 181.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1300 0.000512 4096 120 384 36160 6.63661 34.9768 209.612 251.274 251.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 0.000128 4096 170 2048 142016 28.4101 729.719 838.466 1596.64 1596.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1950 0.000256 1024 390 1024 67840 4.5385 3.40912 53.9352 123.564 185.542 185.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1270 0.000512 1024 330 768 27904 2.3584 1.67037 17.6081 52.4517 74.186 74.2805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 420 6.4e-05 4096 122 1664 75776 197.427 55.5313 1132.7 1671.29 3057.14 3057.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 540 0.000256 1024 200 768 10240 13.3836 3.4079 8.49078 152.489 177.951 178.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1300 0.000512 4096 120 384 36096 6.63149 29.3903 209.291 245.362 245.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1280 0.000128 4096 170 2048 141984 28.4151 603.36 837.835 1469.66 1469.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1950 0.000256 1024 390 1024 67968 4.5463 3.40877 44.3277 123.702 176.088 176.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1270 0.000512 1024 330 768 27648 2.3553 1.66141 14.7066 52.2815 71.1075 71.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 420 6.4e-05 4096 122 1664 73728 197.349 55.3404 1098.88 1664.81 3016.57 3016.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 540 0.000256 1024 200 768 9216 13.2679 3.36486 7.28333 150.646 174.768 174.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1300 0.000512 4096 120 384 36096 6.62733 87.1917 209.47 303.343 303.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1280 0.000128 4096 170 2048 141952 28.4127 544.089 837.838 1410.39 1410.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1950 0.000256 1024 390 1024 67584 4.54922 3.40582 39.2529 123.572 170.881 170.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1270 0.000512 1024 330 768 27648 2.36979 1.67302 13.5772 52.4933 70.214 70.3099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 420 6.4e-05 4096 122 1664 73728 198.619 55.5462 1095.67 1670.42 3020.44 3020.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 540 0.000256 1024 200 768 8192 13.6609 3.41114 6.16851 153.575 177 177.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1300 0.000512 4096 120 384 36000 6.63101 86.6036 209.311 302.595 302.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1280 0.000128 4096 170 2048 141920 28.4104 1853.33 838.523 2720.3 2720.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1950 0.000256 1024 390 1024 67200 4.52576 3.39542 36.4004 125.866 170.287 170.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1270 0.000512 1024 330 768 27520 2.33648 1.64237 12.5017 51.8959 68.4789 68.5734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 420 6.4e-05 4096 122 1664 76800 197.424 55.5995 1161.77 1677.51 3092.5 3092.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 540 0.000256 1024 200 768 5120 13.7433 3.36896 4.73373 151.067 173.097 173.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1300 0.000512 4096 120 384 35904 6.61008 86.3851 208.742 301.788 301.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1280 0.000128 4096 170 2048 141888 28.413 1854.7 837.682 2720.84 2720.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1950 0.000256 1024 390 1024 67584 4.53702 3.40173 33.6951 125.467 167.201 167.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1270 0.000512 1024 330 768 26880 2.35248 1.6425 11.6636 51.8896 67.6462 67.7391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 420 6.4e-05 4096 122 1664 67584 199.21 54.9411 1047.08 1648.53 2949.96 2950.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 540 0.000256 1024 200 768 6144 13.1187 3.24634 5.20874 145.643 167.398 167.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1300 0.000512 4096 120 384 35840 6.58454 86.1177 208.779 301.531 301.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1280 0.000128 4096 170 2048 141792 28.414 1852.26 838.188 2718.91 2718.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1950 0.000256 1024 390 1024 67200 4.48394 3.37933 32.0684 125.894 165.929 166.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1270 0.000512 1024 330 768 26880 2.36598 1.64864 10.6148 52.1564 66.8857 66.9811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 420 6.4e-05 4096 122 1664 71680 196.713 55.1015 1115.01 1656.42 3023.44 3023.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 128 540 0.000256 1024 200 768 0 3.15802 0.004544 146.481 149.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1300 0.000512 4096 120 384 35840 6.60854 85.9065 208.808 301.373 301.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1280 0.000128 4096 170 2048 141824 28.4155 1854.63 837.935 2721.02 2721.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1950 0.000256 1024 390 1024 67584 4.56038 3.40992 30.118 127.715 165.903 165.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1270 0.000512 1024 330 768 26624 2.32854 1.62202 10.5441 51.3005 65.8943 65.9907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 420 6.4e-05 4096 122 1664 73728 198.866 55.5549 1144.6 1671.85 3071.06 3071.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 16 8 128 540 0.000256 1024 200 768 0 3.24774 0.00512 150.696 154.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1300 0.000512 4096 120 360 36064 6.62544 80.2872 208.899 295.865 295.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1280 0.000128 4096 170 1980 142240 28.4219 1796.34 837.495 2662.31 2662.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1950 0.000256 1024 390 960 68992 4.45757 3.3824 28.5442 124.828 161.309 161.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1270 0.000512 1024 330 720 29568 2.31482 1.6527 35.6455 52.1151 91.8318 91.9325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 420 6.4e-05 4096 122 1560 100352 183.744 55.0506 1442.1 1655.36 3336.45 3336.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 540 0.000256 1024 200 780 14336 11.7185 3.25405 21.945 146.952 184.05 184.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1300 0.000512 4096 120 384 35840 6.5968 84.9285 208.789 300.365 300.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1280 0.000128 4096 170 1984 142240 28.418 1744.82 838.535 2611.82 2611.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1950 0.000256 1024 390 960 68096 4.47821 3.38566 28.3708 126.627 162.961 163.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1270 0.000512 1024 330 704 29568 2.32112 1.65206 34.5151 52.156 90.7469 90.8473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 420 6.4e-05 4096 122 1600 93184 187.303 55.0605 1336.38 1656.47 3235.41 3235.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 540 0.000256 1024 200 768 14336 11.7067 3.15747 21.4811 144.794 181.32 181.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1300 0.000512 4096 120 350 36120 6.61958 78.4846 209.102 294.256 294.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1280 0.000128 4096 170 2000 141960 28.4118 1814.32 837.009 2679.79 2679.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1950 0.000256 1024 390 950 69440 4.49226 3.39747 28.2786 125.137 161.403 161.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1270 0.000512 1024 330 700 30240 2.29059 1.62605 37.4484 51.5895 93.0558 93.1564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 420 6.4e-05 4096 122 1600 98560 183.083 54.7157 1435.47 1635.77 3309.22 3309.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 540 0.000256 1024 200 750 8960 12.4156 3.15984 14.2183 143.264 173.244 173.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1300 0.000512 4096 120 384 35840 6.60682 84.9121 209.084 300.653 300.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1280 0.000128 4096 170 2016 141960 28.4201 1794.27 838.197 2660.93 2660.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1950 0.000256 1024 390 960 68320 4.51722 3.39622 28.2537 126.903 163.168 163.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1270 0.000512 1024 330 720 30240 2.28954 1.6273 37.6506 51.628 93.2959 93.3953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 420 6.4e-05 4096 122 1584 98560 182.964 54.707 1416.64 1637.47 3291.97 3292.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 540 0.000256 1024 200 768 8960 12.4236 3.16144 14.5924 142.136 172.5 172.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1300 0.000512 4096 120 352 36352 6.63949 77.0007 209.558 293.25 293.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1280 0.000128 4096 170 1984 142336 28.4163 1761.36 837.391 2627.21 2627.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1950 0.000256 1024 390 960 70144 4.48048 3.4073 31.848 118.436 158.274 158.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1270 0.000512 1024 330 704 30208 2.33226 1.67168 36.0483 52.4895 92.639 92.7416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 420 6.4e-05 4096 122 1568 98304 186.96 55.5243 1379.73 1670.77 3293.19 3293.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 540 0.000256 1024 200 768 24576 11.6824 3.41184 37.396 153.23 205.906 206.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1300 0.000512 4096 120 352 36000 6.62944 110.585 209.784 327.048 327.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1280 0.000128 4096 170 1984 142080 28.4353 2483.32 838.82 3350.62 3350.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1950 0.000256 1024 390 960 69120 4.45184 3.37904 48.1724 123.568 179.671 179.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1270 0.000512 1024 330 704 28800 2.33267 1.66086 21.446 52.3318 77.8704 77.9579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 420 6.4e-05 4096 122 1568 92160 186.522 54.9783 1800.02 1652.63 3694.34 3694.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 540 0.000256 1024 200 768 15360 12.6304 3.3792 33.3792 149.979 199.548 199.695
