[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of APM32F103RCT6 production of GEEHY from the text: \n   \nAPM32F103xC  \nArm® Cortex®-M3 based 32 -bit MCU  \n \nVersion: V1.5   \nDatasheet  \n \n \nwww.geehy.com                                                                           Page 1 \n1. Product characteristics\n\uf06e Core  \n 32-bit Arm® Cortex®-M3 core  \n Up to 96MHz working frequency  \n\uf06e On-chip memory  \n Flash：256KB  \n SRAM：64KB  \n SDRAM: 2MB (only applicable to \nsealed products)  \n\uf06e Clock  \n HSECLK: 4~16MHz external \ncrystal/ceramic oscillator supported  \n LSECLK: 32. 768KHz crystal/ceramic \noscillator supported  \n HSICLK: 8MHz RC oscillator \ncalibrated by factory  \n LSICLK: 40KHz RC oscillator \nsupported  \n PLL: Phase locked loop, 2~16 times \nof frequency supported  \n\uf06e Reset and power \nmanagement  \n VDD range: 2.0 ～3.6V \n VDDA range: 2.0 ～3.6V \n VBAT range of backup domain power \nsupply: 1.8V ～3.6V \n Power -on/power -down reset \n(POR/PDR) supported  \n Programmable power supply voltage \ndetector supported  \n\uf06e Low-power mode  \n Sleep, stop and standby modes \nsupported  \n\uf06e DMA  \n Two DMA; DMA1 supports 7 \nchannels and DMA2 su pports 5 \nchannels  \n\uf06e Debugging interface  \n JTAG  \n SWD  \n\uf06e I/O \n Up to 80 I/Os  \n All I/Os can be mapped to external \ninterrup vector  \n Up to 60 FT input I/Os  \n\uf06e Communication peripherals  \n 2 I2C interfaces (1Mbit/s), all of which \nsupport SMBus/PMBus  \n 3 USART, 2 UART, support ISO78 16, \nLIN and IrDA functions  \n 3 SPI (18Mbps) interfaces, two of \nwhich support I2S interface \nmultiplexing  \n 2 CAN, USBD and CAN can work \nindependently at the same time  \n 1 USBD  \n\uf06e Analog peripherals  \n 3 12 -bit ADCs, support up to 16 \nexternal channels  \n 2 12-bit DACs  \n\uf06e Time r \n 2 16-bit advanced timers TMR1/8 that \ncan provide 7 -channel PWM output, \nsupport dead zone generation and \nbraking input functions  \n 4 16 -bit general -purpose timers \nTMR2/3/4/5, each with up to 4 \nindependent channels to support \ninput capture, output comparison , \nPWM, pulse count and other \nfunctions  \n 2 16-bit basic timers TMR6/7  \n 2 watchdog timers: one independent \nwatchdog IW DT and one window \nwatchdog WWDT  \n 1 24 -bit autodecrement SysTick \nTimer  \n\uf06e RTC \n Support calendar and clock functions  \n\uf06e 84Bytes backup register  \n\uf06e CRC comp uting unit  \n\uf06e 96-bit unique device ID  \n \nwww.geeh y.co m                                                                       P age 2 \nCatalog  \n1. Product characteristics  ................................ ................................ ..............................  1 \n2. Product information  ................................ ................................ ................................ ... 4 \n3. Pin information  ................................ ................................ ................................ ...........  5 \n3.1. Pin distribution  ................................ ................................ ................................ ................................ ... 5 \n3.2. Pin function description  ................................ ................................ ................................ .....................  8 \n4. Functional description  ................................ ................................ .............................  20 \n4.1. System architecture  ................................ ................................ ................................ .........................  20 \n4.2. Core  ................................ ................................ ................................ ................................ .................  24 \n4.3. Interrupt controller ................................ ................................ ................................ ............................  24 \n4.4. On-chip memory  ................................ ................................ ................................ ..............................  24 \n4.5. Clock  ................................ ................................ ................................ ................................ ................  24 \n4.6. Reset and power management  ................................ ................................ ................................ ....... 26 \n4.7. Low-power mode  ................................ ................................ ................................ .............................  26 \n4.8. DMA  ................................ ................................ ................................ ................................ .................  27 \n4.9. GPIO  ................................ ................................ ................................ ................................ ................  27 \n4.10.  Communication peripherals  ................................ ................................ ................................ .............  27 \n4.11.  Analog peripherals  ................................ ................................ ................................ ...........................  28 \n4.12.  Timer  ................................ ................................ ................................ ................................ ................  29 \n4.13.  RTC ................................ ................................ ................................ ................................ ..................  30 \n4.14.  CRC  ................................ ................................ ................................ ................................ .................  31 \n5. Electrical characteristics  ................................ ................................ .........................  32 \n5.1. Test conditions of electrical characteristics  ................................ ................................ .....................  32 \n5.2. Test under gene ral operating conditions  ................................ ................................ .........................  34 \n5.3. Absolute maximum ratings  ................................ ................................ ................................ ..............  34 \n5.4. On-chip memory  ................................ ................................ ................................ ..............................  36 \n5.5. Clock  ................................ ................................ ................................ ................................ ................  37 \n5.6. Reset and power management  ................................ ................................ ................................ ....... 38 \n5.7. Power consumption  ................................ ................................ ................................ .........................  39 \n5.8. Wake -up time in low power mode  ................................ ................................ ................................ ... 51 \n5.9. Pin characteristics ................................ ................................ ................................ ............................  52 \n5.10.  Communication peripherals  ................................ ................................ ................................ .............  54 \n5.11.  Analog peripherals  ................................ ................................ ................................ ...........................  57 \n6. Package information  ................................ ................................ ................................  60 \n \nwww.geeh y.co m                                                                       P age 3 \n6.1. LQFP100 pac kage diagram ................................ ................................ ................................ .............  60 \n6.2. LQFP64 package diagram  ................................ ................................ ................................ ...............  63 \n6.3. LQFP48 Package Diagram ................................ ................................ ................................ ..............  65 \n7. Packaging information  ................................ ................................ .............................  68 \n7.1. Reel packaging  ................................ ................................ ................................ ................................  68 \n7.2. Tray packaging  ................................ ................................ ................................ ................................  69 \n8. Ordering information  ................................ ................................ ................................  71 \n9. Commonly used function module denomination  ................................ ..................  72 \n10. Version history  ................................ ................................ ................................ .........  73 \n \n  \n \nwww.geeh y.co m                                                                       P age 4 \n2. Product information  \nSee the following table for APM32F103xC product functions and peripheral configuration.  \nTable 1 Functions and Peripherals of APM32F103xC Series Chips  \nProduct  APM32F103  \nModel  CCTx  RCT6 VCTx  VCTxS  \nPackage  LQFP48  LQFP64  LQFP100  LQFP100  \nCore and maximum working frequency  Arm® 32-bit Cortex®-M3@96MHz  \nOperating voltage  2.0~3.6V  \nFlash(KB)  256 \nSRAM(KB)  64 \nSDRAM(MB)  0 2 \nGPIOs  37 51 80 55 \nEMMC  0 1 0 \nCommunication \ninterface  USART/UART  3 3/2 3 \nSPI/I2S  3/2 \nI2C 2 1 \nUSBD  1 \nCAN  2 \nSDIO  0 1 0 \nTimer  16-bit advanced  1 2 \n16-bit general  4 \n16-bit basic  2 \nSystem tick timer  1 \nWatchdog  2 \nReal-time clock  1 \n12-bit ADC  Unit 2 3 \nExternal channel  10 16 \nInternal channel  2 \n12-bit DAC  Unit 2 \nChannel  2 \nOperating temperature  Ambient temperature: -40℃ to 85℃/-40℃ to 105℃ \nJunction temperature: -40℃ to 105℃/-40℃ to \n125℃ \nNote:  \n(1) When x is 6, ambient temperature is: from -40℃ to 85℃, and the junction temperature is from -40℃ to 105℃. \n(2) When x is 7, ambient temperature is: from -40℃ to 105℃, and the junction temperature is from -40℃ to 125℃.   \n \nwww.geeh y.co m                                                                       P age 5 \n3. Pin information  \n3.1. Pin distribution  \nFigure 1 Distribution Diagram of APM32F103xCTxS (Sealed SDRAM) Series LQFP100 Pins  \nLQFP1001VDD\n2NC\n3VSS\n4NC\n5NC\n6VBAT\n7PC13\n8PC14\n9PC15\n10VSS\n11VDD\n12 OSC_IN\n13 OSC_OUT\n14NRST\n15PC0\n16PC1\n17PC2\n18PC3\n19VSSA\n20 VREF-\n21 VREF+\n22VDDA\n23PA0\n24PA1\n25PA275VDD\n74VSS\n73NC\n72PA13\n71PA12\n70PA11\n69PA10\n68PA9\n67PA8\n66PC9\n65PC8\n64PC7\n63PC6\n62PD15\n61PD14\n60PD13\n59NC\n58PD11\n57PD10\n56PD9\n55PD8\n54PB15\n53PB14\n52PB13\n51PB12VDD\nVSS\nNC\nPE0\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPD7\nVDD\nVSS\nNC\nNC\nVDD\nNC\nPD1\nPD0\nVSS\nNC\nPA15\nPA1426PA3\n27VSS\n28VDD\n29PA4\n30PA5\n31PA6\n32PA7\n33PC4\n35PB0\n36PB1\n37PB2\n38NC\n39NC\n41NC40NC\n42NC\n43VDD\n44VSS\n45NC\n46NC\n47PB11\n48NC\n49VSS\n50VDD100\n99\n98\n97\n96\n95\n94\n93\n92\n91\n90\n89\n88\n87\n86\n85\n84\n83\n82\n81\n80\n79\n78\n77\n7634PC5\n \n \nwww.geeh y.co m                                                                       P age 6 \nFigure 2 Distribution Diagram of AP M32F103xCTx Series LQFP100 Pins  \nLQFP1001PE2\n2PE3\n3PE4\n4PE5\n5PE6\n6VBAT\n7 PC13-TAMPER-RTC\n8 PC14-OSC32_IN\n9 PC15-OSC32_OUT\n10 VSS_5\n11 VDD_5\n12 OSC_IN\n13 OSC_OUT\n14NRST\n15PC0\n16PC1\n17PC2\n18PC3\n19VSSA\n20 VREF-\n21 VREF+\n22VDDA\n23 PA0-WKUP\n24PA1\n25PA275VDD_2\n74VSS_2\n73NC\n72PA13\n71PA12\n70PA11\n69PA10\n68PA9\n67PA8\n66PC9\n65PC8\n64PC7\n63PC6\n62PD15\n61PD14\n60PD13\n59PD12\n58PD11\n57PD10\n56PD9\n55PD8\n54PB15\n53PB14\n52PB13\n51PB12VDD_3\nVSS_3\nPE1\nPE0\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPD7\nPD6\nPD5\nPD4\nPD3\nPD2\nPD1\nPD0\nPC12\nPC11\nPC10\nPA15\nPA1426PA3\n27 VSS_4\n28 VDD_4\n29PA4\n30PA5\n31PA6\n32PA7\n33PC4\n35PB0\n36PB1\n37PB2\n38PE7\n39PE8\n41PE1040PE9\n42PE11\n43PE12\n44PE13\n45PE14\n46PE15\n47PB10\n48PB11\n49 VSS_1\n50 VDD_1100\n99\n98\n97\n96\n95\n94\n93\n92\n91\n90\n89\n88\n87\n86\n85\n84\n83\n82\n81\n80\n79\n78\n77\n7634PC5\n \n \nwww.geeh y.co m                                                                       P age 7 \nFigure 3 Distribution Diagram of APM32F103xCTx Series LQFP64 Pins  \nLQFP641VBAT\n2 PC13-TAMPER-RTC\n3 PC14-OSC32_IN\n4 PC15-OSC32_OUT\n5 PD0-OSC_IN\n6 PD1-OSC_OUT\n7NRST\n8PC0\n9PC1\n10PC2\n11PC3\n12VSSA\n13VDDA\n14 PA0-WKUP\n15PA1\n16PA2\n64VDD_3\n63VSS_3\n62PB9\n61PB8\n60BOOT0\n59PB7\n58PB6\n57PB5\n55PB3\n54PD2\n53PC12\n52PC11\n51PC10\n50PA15\n49PA14\n48VDD_2\n47VSS_2\n46PA13\n45PA12\n44PA11\n43PA10\n42PA9\n41PA8\n40PC9\n39PC8\n38PC7\n37PC6\n36PB15\n35PB14\n34PB13\n33PB1217PA3\n18 VSS_4\n19 VDD_4\n20PA4\n21PA5\n22PA6\n23PA7\n24PC4\n25PC5\n26PB0\n27PB1\n28PB2\n29PB10\n31 VSS_130PB11\n32 VDD_156PB4\n \nFigure 4 Distribution Diagram of APM32F103xCTx Series LQFP48  Pins \nLQFP481VBAT\n2 PC13-TAMPER-RTC\n3 PC14-OSC32_IN\n4 PC15-OSC32_OUT\n5 PD0-OSC_IN\n6 PD1-OSC_OUT\n7NRST\n8\n9\n10\n11\n12VSSA\nVDDA\nPA0-WKUP\nPA1\nPA2\nVDD_3\nVSS_3\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB3\nPA15\nPA1448\nVDD_247\nVSS_246\nPA1345\nPA1244\nPA1143\nPA1042\nPA941\nPA840\n39\n38\n37\n36\nPB1535\nPB1434\nPB1333\nPB1217PA3\n18\nVSS_119\nVDD_120PA4\n21PA5\n22PA6\n23PA7\n2413\n14\nPB015\nPB116\nPB2\nPB10\nPB11PB4\n32\n31\n30\n29\n28\n27\n26\n25\n \n \nwww.geeh y.co m                                                                       P age 8 \n3.2. Pin function description  \nTable 2 Legends/Abbreviations Used in Output Pin Table  \nName  Abbreviati\non Definition  \nPin name  Unless otherwise specified in parentheses below the pin name, the pin functions d uring \nand after reset are the same as the actual pin name  \nPin type  P Power pin  \nI Only input pin  \nI/O I/O pin  \nI/O structure  5T FT I/O  \nSTDA  I/O with 3.3 V tolerance, directly connected to ADC  \nSTD I/O with 3.3 V tolerance  \nB Dedicated Boot0 pin  \nRST Bidirectional reset pin with built -in pull -up resistor  \nNote  Unless otherwise specified in the notes, all I/O is set as floating input during and after \nreset  \nPin \nfunction  Default \nmultiplexing \nfunction  Function directly selected/enabled through periphera l register  \nRemap  Select this function through AFIO remapping register  \nTable 3 Description of APM32F103xCTxS (Sealed SDRAM) by Pin Number  \nName  Type  Structure  Default \nmultiplexing \nfunction  Remap  LQFP100  \nVDD P - - - 1 \nNC - - - - 2 \nVSS P - - - 3 \nNC - - - - 4 \nNC - - - - 5 \nVBAT P - - - 6 \nPC13  \n(PC13)  I/O STD TAMPER -RTC - 7 \nPC14  \n(PC14)  I/O STD OSC32_IN  - 8 \nPC15  \n(PC15)  I/O STD OSC32_OUT  - 9 \nVSS P - - - 10 \n \nwww.geeh y.co m                                                                       P age 9 \nName  Type  Structure  Default \nmultiplexing \nfunction  Remap  LQFP100  \nVDD P - - - 11 \nOSC_IN  I STD - - 12 \nOSC_OUT  O STD - - 13 \nNRST  I/O RST - - 14 \nPC0 I/O STDA  ADC123_IN10  - 15 \nPC1 I/O STDA  ADC123_IN11  - 16 \nPC2 I/O STDA  ADC123_IN12  - 17 \nPC3 I/O STDA  ADC123_IN13  - 18 \nVSSA P - - - 19 \nVREF- P - - - 20 \nVREF+ P - - - 21 \nVDDA P - - - 22 \nPA0 \n(PA0)  I/O STDA  WKUP,  \nUSART2_CTS,  \nADC123_IN0,  \nTMR2_CH1_E TR, \nTMR5_CH1,  \nTMR8_ETR  - 23 \nPA1 I/O STDA  USART2_RTS,  \nADC123_IN1,  \nTMR5_CH2,  \nTMR2_CH2  - 24 \nPA2 I/O STDA  USART2_TX,  \nTMR5_CH3,  \nADC123_IN2,  \nTMR2_CH3  - 25 \nPA3 I/O STDA  USART2_RX,  \nTMR5_CH4,  \nADC123_IN3,  \nTMR2_CH4  - 26 \nVSS P - - - 27 \nVDD P - - - 28 \nPA4 I/O STDA SPI1_NSS,  \nUSART2_CK,  \nDAC_OUT1,  \nADC12_IN4  - 29 \n \nwww.geeh y.co m                                                                       Page 10 \nName  Type  Structure  Default \nmultiplexing \nfunction  Remap  LQFP100  \nPA5 I/O STDA  SPI1_SCK,  \nDAC_OUT2,  \nADC12_IN5  - 30 \nPA6 I/O STDA  SPI1_MISO,  \nTMR8_BKIN,  \nADC12_IN6  \nTMR3_CH1  TMR1_BKIN  31 \nPA7 I/O STDA  SPI1_MOSI,  \nTMR8_CH1N,  \nADC12_IN7,  \nTMR3_CH2  TMR1_CH1N  32 \nPC4 I/O STDA  ADC12_IN 14 - 33 \nPC5 I/O STDA  ADC12_IN15  - 34 \nPB0 I/O STDA  ADC12_IN8,  \nTMR3_CH3,  \nTMR8_CH2N  TMR1_CH2N  35 \nPB1 I/O STDA  ADC12_IN9,  \nTMR3_CH4,  \nTMR8_CH3N  TMR1_CH3N  36 \nPB2 \n(PB2,BOOT1)  I/O 5T PB2,BOOT1  - 37 \nNC - - - - 38 \nNC - - - - 39 \nNC - - - - 40 \nNC - - - - 41 \nNC - - - - 42 \nVDD P - - - 43 \nVSS P - - - 44 \nNC - - - - 45 \nNC - - - - 46 \nPB11  \n(CKE)  I/O 5T USART3_TX TMR2_CH4  47 \nNC - - - - 48 \nVSS P - - - 49 \nVDD P - - - 50 \nPB12  I/O 5T SPI2_NSS,  - 51 \n \nwww.geeh y.co m                                                                       Page 11 \nName  Type  Structure  Default \nmultiplexing \nfunction  Remap  LQFP100  \nI2S2_WS,  \nUSART3_CK,  \nTMR1_BKIN,  \nCAN2_RX  \nPB13  I/O 5T SPI2_SCK,  \nI2S2_CK,  \nUSART3_CTS,  \nTMR1_CH1N,  \nCAN2_TX  - 52 \nPB14  I/O 5T SPI2_MISO,  \nTMR1_CH2N,  \nUSART3_RTS  - 53 \nPB15  I/O 5T SPI2_MOSI,  \nI2S2_SD,  \nTMR1_CH3N  - 54 \nPD8 I/O 5T - USART3_TX  55 \nPD9 I/O 5T - USART3_RX  56 \nPD10  I/O 5T - USART3_CK  57 \nPD11  I/O 5T - USART3_CTS  58 \nNC - - - - 59 \nPD13  I/O 5T - TMR4_CH2  60 \nPD14  I/O 5T - TMR4_CH3  61 \nPD15  I/O 5T - TMR4_CH4  62 \nPC6 I/O 5T I2S2_MCK,  \nTMR8_CH1  TMR3_CH1  63 \nPC7 I/O 5T I2S3_MCK,  \nTMR8_CH2  TMR3_CH2  64 \nPC8 I/O 5T TMR8_CH3  TMR3_CH3  65 \nPC9 I/O 5T TMR8_CH4  TMR3_CH4  66 \nPA8 I/O 5T USART1_CK,  \nTMR1_CH1,  \nMCO  - 67 \nPA9 I/O 5T USART1_TX,  \nTMR1_CH2  - 68 \nPA10  I/O 5T USART1_RX,  \nTMR1_CH3  - 69 \nPA11  I/O 5T USART1_CTS,  \nUSBDDM,  - 70 \n \nwww.geeh y.co m                                                                       Page 12 \nName  Type  Structure  Default \nmultiplexing \nfunction  Remap  LQFP100  \nUSBD2DM,  \nCAN1_RX,  \nTMR1_CH4  \nPA12  I/O 5T USART1_RTS,  \nUSBDDP  \nUSBD2DP,  \nCAN1_TX,  \nTMR1_ETR  - 71 \nPA13  \n(JTMS,SWDIO)  I/O 5T - - 72 \nNC - - - - 73 \nVSS P - - - 74 \nVDD P - - - 75 \nPA14  \n(JTCK,SWCLK)  I/O 5T - - 76 \nPA15  \n(JTDI)  I/O 5T SPI3_NSS,  \nI2S3_WS  TMR2_CH1_ETR,  \nPA15,  \nSPI1_NSS  77 \nNC - - - - 78 \nVSS I/O 5T - - 79 \nPD0 I/O 5T - CAN1_TX  80 \nPD1 I/O 5T - CAN1_RX  81 \nNC - - - - 82 \nVDD  I/O 5T - - 83 \nNC - - - - 84 \nNC - - - - 85 \nVSS I/O 5T - - 86 \nVDD I/O 5T - - 87 \nPD7 I/O 5T - USART2_CK  88 \nPB3 \n(JTDO)  I/O 5T SPI3_SCK,  \nI2S3_CK  PB3,  \nTRACESWO,  \nTMR2_CH2,  \nSPI1_SCK  89 \nPB4 \n(NJTRST)  I/O 5T SPI3_MISO  PB4,  \nTMR3_CH1,  \nSPI1_MISO  90 \n \nwww.geeh y.co m                                                                       Page 13 \nName  Type  Structure  Default \nmultiplexing \nfunction  Remap  LQFP100  \nPB5 I/O STD SPI3_MOSI,  \nI2C1_SMBAI,  \nI2S3_SD  TMR3_CH2,  \nSPI1_MOSI,  \nCAN2_RX  91 \nPB6 I/O 5T I2C1_SCL,  \nI2C3_SCL,  \nTMR4_CH1  USART1_TX,  \nCAN2_TX  92 \nPB7 I/O 5T I2C1_SDA,  \nI2C3_SDA,  \nTMR4_CH2  USART1_RX  93 \nBOOT0  I B - - 94 \nPB8 I/O 5T TMR4_CH3  I2C1_SCL,  \nI2C3_SCL,  \nCAN1_RX  95 \nPB9 I/O 5T TMR4_CH4  I2C1_SDA,  \nI2C3_SDA,  \nCAN1_TX  96 \nPE0 I/O 5T TMR4_ETR  - 97 \nNC - - - - 98 \nVSS P - - - 99 \nVDD P - - - 100 \nTable 4 Description of APM32F103xCTx by Pin Number  \nName  \n(Function after reset)  Type  Structure  Default \nmult iplexing \nfunction  Remap  LQFP48  LQFP64  LQFP100  \nPE2 I/O 5T TRACECK,  \nSMC_A23  - - - 1 \nPE3 I/O 5T TRACED0,  \nSMC_A19  - - - 2 \nPE4 I/O 5T TRACED1,  \nSMC_A20  - - - 3 \nPE5 I/O 5T TRACED2,  \nSMC_A21  - - - 4 \nPE6 I/O 5T TRACED3,  \nSMC_A22  - - - 5 \nVBAT P - - - 1 1 6 \nPC13 -TAMPER -RTC \n(PC13)  I/O STD TAMPER_RTC  - 2 2 7 \nPC14 -OSC32_IN I/O STD OSC32_IN  - 3 3 8 \n \nwww.geeh y.co m                                                                       Page 14 \nName  \n(Function after reset)  Type  Structure  Default \nmult iplexing \nfunction  Remap  LQFP48  LQFP64  LQFP100  \n(PC14)  \nPC15 -OSC32_OUT \n(PC15)  I/O STD OSC32_OUT  - 4 4 9 \nVSS_5 P - - - - - 10 \nVDD_5 P - - - - - 11 \nOSC_IN  I STD - PD0 5 5 12 \nOSC_OUT  O STD - PD1 6 6 13 \nNRST  I/O RST - - 7 7 14 \nPC0 I/O STDA  ADC123_IN10,  \nDMC_WE  - - 8 15 \nPC1 I/O STDA  ADC123_IN11,  \nDMC_RAS  - - 9 16 \nPC2 I/O STDA  ADC123_IN12,  \nDMC_CS  - - 10 17 \nPC3 I/O STDA  ADC123_IN13,  \nDMC_CKE  - - 11 18 \nVSSA P - - - 8 12 19 \nVREF- P - - - - - 20 \nVREF+ P - - - - - 21 \nVDDA P - - - 9 13 22 \nPA0-WKUP  \n(PA0)  I/O STDA  WKUP,  \nUSART2_CTS,  \nADC123_IN0,  \nTMR2_CH1_ETR,  \nTMR5_CH1,  \nTMR8_ETR  - 10 14 23 \nPA1 I/O STDA  USART2_RTS,  \nADC123_IN1,  \nTMR5_CH2,  \nTMR2_CH2  - 11 15 24 \nPA2 I/O STDA  USART2_TX,  \nTMR5_CH3,  \nADC123_IN2,  \nTMR2_CH3  - 12 16 25 \nPA3 I/O STDA  USART2_RX,  \nTMR5_CH4,  \nADC123_IN3,  \nTMR2_CH4  - 13 17 26 \n \nwww.geeh y.co m                                                                       Page 15 \nName  \n(Function after reset)  Type  Structure  Default \nmult iplexing \nfunction  Remap  LQFP48  LQFP64  LQFP100  \nVSS_4 P - - - - 18 27 \nVDD_4 P - - - - 19 28 \nPA4 I/O STDA  SPI1_NSS,  \nUSART2_CK,  \nDAC_OUT1,  \nADC12_IN4  - 14 20 29 \nPA5 I/O STDA  SPI1_SCK,  \nDAC_OUT2,  \nADC12_IN5  - 15 21 30 \nPA6 I/O STDA  SPI1_MISO,  \nTMR8_BKIN,  \nADC12_IN6  \nTMR3_CH1  TMR1_BKIN  16 22 31 \nPA7 I/O STDA  SPI1_MOSI,  \nTMR8_CH1N,  \nADC12_IN7,  \nTMR3_CH2  TMR1_CH1N  17 23 32 \nPC4 I/O STDA  ADC12_IN14  - - 24 33 \nPC5 I/O STDA  ADC12_IN15  - - 25 34 \nPB0 I/O STDA  ADC12_IN8,  \nTMR3_CH3,  \nTMR8_CH2N  TMR1_CH2N  18 26 35 \nPB1 I/O STDA  ADC12_IN9,  \nTMR3_CH4,  \nTMR8_CH3N  TMR1_CH3N  19 27 36 \nPB2 \n(PB2,BOOT1)  I/O 5T - - 20 28 37 \nPE7 I/O 5T SMC_D4,  \nDMC_D4  TMR1_ETR  - - 38 \nPE8 I/O 5T SMC_D5,  \nDMC_D5  TMR1_CH1N  - - 39 \nPE9 I/O 5T SMC_D6,  \nDMC_D6  TMR1_CH1  - - 40 \nPE10  I/O 5T SMC_D7,  \nDMC _D7 TMR1_CH2N  - - 41 \nPE11  I/O 5T SMC_D8,  \nDMC_D8  TMR1_CH2  - - 42 \nPE12  I/O 5T SMC_D9,  \nDMC_D9  TMR1_CH3N  - - 43 \n \nwww.geeh y.co m                                                                       Page 16 \nName  \n(Function after reset)  Type  Structure  Default \nmult iplexing \nfunction  Remap  LQFP48  LQFP64  LQFP100  \nPE13  I/O 5T SMC_D10,  \nDMC_D10  TMR1_CH3  - - 44 \nPE14  I/O 5T SMC_D11,  \nDMC_D11  TMR1_CH4  - - 45 \nPE15  I/O 5T SMC_D12,  \nDMC_D12  TMR1_BKIN  - - 46 \nPB10  I/O 5T I2C2_SCL,  \nI2C4_SCL,  \nUSART3_TX TMR2_CH3  21 29 47 \nPB11  I/O 5T I2C2_SDA,  \nI2C4_SDA,  \nUSART3_RX  TMR2_CH4  22 30 48 \nVSS_1 P - - - 23 31 49 \nVDD_1 P - - - 24 32 50 \nPB12  I/O 5T SPI2_NSS,  \nI2S2_WS,  \nI2C2_SMBAI,  \nUSART3_CK,  \nTMR1_BKIN,  \nCAN2_RX  - 25 33 51 \nPB13  I/O 5T SPI2_SCK,  \nI2S2_CK,  \nUSART3_CTS,  \nTMR1_CH1N,  \nCAN2_TX  - 26 34 52 \nPB14  I/O 5T SPI2_MISO,  \nTMR1_CH2N,  \nUSART3_RTS  - 27 35 53 \nPB15  I/O 5T SPI2_MOSI,  \nI2S2_SD,  \nTMR1_CH3N  - 28 36 54 \nPD8 I/O 5T SMC_D13,  \nDMC_D13  USART3_TX  - - 55 \nPD9 I/O 5T SMC_D14,  \nDMC_D14  USAR T3_RX  - - 56 \nPD10  I/O 5T SMC_D15,  \nDMC_D15  USART3_CK  - - 57 \nPD11  I/O 5T SMC_A16,  \nDMC_BA0  USART3_CTS  - - 58 \nPD12  I/O 5T SMC_A17,  TMR4_CH1,  - - 59 \n \nwww.geeh y.co m                                                                       Page 17 \nName  \n(Function after reset)  Type  Structure  Default \nmult iplexing \nfunction  Remap  LQFP48  LQFP64  LQFP100  \nDMC_BA1  USART3_RTS  \nPD13  I/O 5T SMC_A18  TMR4_CH2  - - 60 \nPD14  I/O 5T SMC_D0,  \nDMC_D0  TMR4_CH3  - - 61 \nPD15  I/O 5T SMC_D1,  \nDMC_D2  TMR4_CH4  - - 62 \nPC6 I/O 5T I2S2_MCK,  \nTMR8_CH1,  \nSDIO_D6  TMR3_CH1  - 37 63 \nPC7 I/O 5T I2S3_MCK,  \nTMR8_CH2,  \nSDIO_D7  TMR3_CH2  - 38 64 \nPC8 I/O 5T TMR8_CH3,  \nSDIO_D0  TMR3_CH3  - 39 65 \nPC9 I/O 5T TMR8_CH4,  \nSDIO_D1  TMR3_CH4  - 40 66 \nPA8 I/O 5T USART1_CK,  \nTMR1_CH1,  \nMCO  - 29 41 67 \nPA9 I/O 5T USART1_TX,  \nTMR1_CH2  - 30 42 68 \nPA10  I/O 5T USART1_RX,  \nTMR1_CH3  - 31 43 69 \nPA11  I/O 5T USART1_CTS,  \nUSBDDM,  \nUSBD2DM,  \nCAN1_RX,  \nTMR1_CH4  - 32 44 70 \nPA12  I/O 5T USART1_RTS,  \nUSBDDP  \nUSBD2DP,  \nCAN1_TX,  \nTMR1_ETR  - 33 45 71 \nPA13  \n(JTMS,SWDIO)  I/O 5T - PA13  34 46 72 \nNC - - Not connected  - - - 73 \nVSS_2 P - - - 35 47 74 \nVDD_2 P - - - 36 48 75 \nPA14  I/O 5T - PA14  37 49 76 \n \nwww.geeh y.co m                                                                       Page 18 \nName  \n(Function after reset)  Type  Structure  Default \nmult iplexing \nfunction  Remap  LQFP48  LQFP64  LQFP100  \n(JTCK,SWCLK)  \nPA15  \n(JTDI)  I/O 5T SPI3_NSS,  \nI2S3_WS  TMR2_CH1_ETR,  \nPA15,  \nSPI1_NSS  38 50 77 \nPC10  I/O 5T UART4_TX,  \nSDIO_D2  USART3_TX  - 51 78 \nPC11  I/O 5T UART4_RX,  \nSDIO_D3  USART3_RX  - 52 79 \nPC12  I/O 5T UART5_TX,  \nSDIO_CK  USART3_CK  - 53 80 \nPD0 \n(OSC_IN)  I/O 5T SMC_D2,  \nDMC_D2  CAN 1_RX - - 81 \nPD1 \n(OSC_OUT)  I/O 5T SMC_D3,  \nDMC_D3  CAN 1_TX - - 82 \nPD2 I/O 5T TMR3_E TR, \nUART5_RX,  \nSDIO_CMD  - - 54 83 \nPD3 I/O 5T SMC_CLK  USART2_CTS  - - 84 \nPD4 I/O 5T SMC_NOE  USART2_RTS  - - 85 \nPD5 I/O 5T SMC_NWE  USART2_TX  - - 86 \nPD6 I/O 5T SMC_NWAIT  USART2_RX  - - 87 \nPD7 I/O 5T SMC_NE1,  \nSMC_NCE2  USART2_CK  - - 88 \nPB3 \n(JTDO)  I/O 5T SPI3_ SCK,  \nI2S3_CK  PB3,  \nTRACESWO,  \nTMR2_CH2,  \nSPI1_SCK  39 55 89 \nPB4 \n(NJTRST)  I/O 5T SPI3_MISO  PB4,  \nTMR3_CH1,  \nSPI1_MISO  40 56 90 \nPB5 I/O STD I2C1_SMBAI,  \nSPI3_MOSI,  \nI2S3_SD  TMR3_CH2,  \nSPI1_MOSI,  \nCAN2_RX  41 57 91 \nPB6 I/O 5T I2C1_SCL,  \nI2C3_SCL,  \nTMR4_CH1  USART1_TX,  \nCAN2_TX  42 58 92 \nPB7 I/O 5T I2C1_SDA,  \nI2C3_SDA,  \nSMC_NADV,  USART1_RX  43 59 93 \n \nwww.geeh y.co m                                                                       Page 19 \nName  \n(Function after reset)  Type  Structure  Default \nmult iplexing \nfunction  Remap  LQFP48  LQFP64  LQFP100  \nTMR4_CH2  \nBOOT0  I B - - 44 60 94 \nPB8 I/O 5T TMR4_CH3,  \nSDIO_D4  I2C1_SCL,  \nI2C3_SCL,  \nCAN1_RX  45 61 95 \nPB9 I/O 5T TMR4_CH4,  \nSDIO_D5  I2C1_SDA,  \nI2C3_SDA,  \nCAN1_TX  46 62 96 \nPE0 I/O 5T TMR4_ETR,  \nSMC_NBL0,  \nDMC_LDQM  - - - 97 \nPE1 I/O 5T SMC_NBL1,  \nDMC_UDQM  - - - 98 \nVSS_3 P - - - 47 63 99 \nVDD_3 P - - - 48 64 100 \nNote:  \n(1) PC13, PC14 and PC15 are powered through the power switch. Since the switch only sinks limited current (3mA), the \nuse o f GPIO from PC13 to PC15 in output mode is limited:  \n① The speed shall not exceed 2MHz when the heavy load is 30pF;  \n② Not used for current source (e.g. driving LED).  \n(2) For Pin 5 and Pin 6 of LQFP64 and LQFP48 package, the default configuration after the chip is reset is OSC_IN and \nOSC_OUT, the software can  reset these two pins with PD0 and PD1 functions; for LQFP100 package, PD0 and PD1 \nare inherent function pins.  \n \nwww.geeh y.co m                                                                       Page 20 \n4. Functional description  \nThis chapter mainly introduces the system architecture, interrupt, on -chip memory, clock, power \nsupply and peripheral fea tures of APM32F103xC series products; for information about the \nArm® Cortex® -M3 core, please refer to the Arm®Cortex® -M3 technical reference manual, \nwhich can be downloaded from Arm’s website.  \n4.1. System architecture  \n4.1.1.  System block diagra m \nFigure 5APM32F103xCTx System Block Diagram  \nArm® Cortex®-M3\nFMCJTAG/SWD\nBUS MATRIX\nAHB/APB1 BRIDGE AHB/APB2 BRIDGEEMMC\nSRAM\nTMR2/3/4/5/6/7\nRTC\nWWDT\nIWDT\nSPI2/I2S2\nSPI3/I2S3\nUSART2/3\nUART4/5I2C1/I2C3AFIO\nEINT\nGPIO A/B/C/D/E\nADC1/2/3\nTMR1/8\nSPI1\nUSART1I2C2/I2C4\nUSBD1/USBD2\nCAN1\nBAKPR\nPMU\nI-Code\nD-Code\nSysten Bus\nFLASH\nAHB BUS\nDACCRCSDIO\nCAN2DMA\n \n \nwww.geeh y.co m                                                                       Page 21 \nFigure 6 APM32F103xCTxS (Sealed SDRAM) System Block Diagram  \nArm® Cortex®-M3\nFMCJTAG/SWD\nBUS MATRIX\nAHB/APB1 BRIDGE AHB/APB2 BRIDGESRAM\nTMR2/3/4/5/6/7\nRTC\nWWDT\nIWDT\nSPI2/I2S2\nSPI3/I2S3\nUSART2/3I2C1/I2C3AFIO\nEINT\nGPIO A/B/C/D/E\nADC1/2/3\nTMR1/8\nSPI1\nUSART1USBD1/USBD2\nCAN1\nBAKPR\nPMU\nI-Code\nD-Code\nSysten Bus\nFLASH\nAHB BUS\nDACCRC\nCAN2DMAEMMC\nSDRAM\n \n \nwww.geeh y.co m                                                                       Page 22 \n4.1.2.  Address mapping  \nFigure 7 APM32F103xCTx Seri es Address Mapping Diagram  \n0xFFFF FFFF\n0xE000 0000\n0x4000  0000\n0x2000  0000\nFlash \nMapping area\n0x0000  0000Reserved\nCRC\nReserved\nFlash Interface\nReserved\nRCM\nReserved\nDMA1\nReserved\nUSART1\nSPI1\nTMR1\nADC2\nADC1\nPort E\nPort D\nPort C\nPort B\nPort A\nEINT\nAFIO\nReserved\nPMU\nBAKPR\nCAN1\nShared USB /CAN \nSRAM 512 bytes\nUSBD1/USBD2 Register\nI2C2/I2C4\nI2C1/I2C3\nUSART3\nUSART2\nReserved\nSPI3/I2S3\nReserved\nIWDT\nWWDT\nRTC\nTMR4\nTMR3\nTMR20x4002 3400\n0x4002 3000\n0x4002 2400\n0x4002 2000\n0x4002 1400\n0x4002 1000\n0x4002 0400\n0x4002 0000\n0x4001 3C00\n0x4001 3800\n0x4001 3400\n0x4001 3000\n0x4001 2C00\n0x4001 2800\n0x4001 2400\n0x4001 1C00\n0x4001 1800\n0x4001 1400\n0x4001 1000\n0x4001 0C00\n0x4001 0800\n0x4001 0400\n0x4001 0000\n0x4000 7400\n0x4000 7000\n0x4000 6C00\n0x4000 6800\n0x4000 6400\n0x4000 6000\n0x4000 5C00\n0x4000 5800\n0x4000 5400\n0x4000 4C00\n0x4000 4800\n0x4000 4400\nReserved0x4000 3C00\n0x4000 3800\n0x4000 3400\n0x4000 3000\n0x4000 2C00\n0x4000 2800\n0x4000 0C00\n0x4000 0800\n0x4000 0400\n0x4000 00000x2002  0000\nReservedSystem memory areaOption byte\n0x0800  00000x1FFF  F0000x1FFF  F8000x1FFF  F80F\nTMR7\nTMR6\nTMR50x4000 10000x4000 14000x4000 1800SPI2/I2S20x4000 4000UART4UART50x4000 5000DAC0x4000 78000x4001 2000TMR8ADC30x4001 4000SDIO0x4001 8000Reserved0x4001 8400DMA20x4002 0400EMMC bank 4 PCCARD\nEMMC bank 3 \nNAND (NAND2)\nEMMC bank 2 \nNAND (NAND1)\nEMMC bank 1 \nNOR/PSRAM 4/SDRAM\nEMMC bank 1 \nNOR/PSRAM 1/SDRAM0x6000 0000EMMC bank 1 \nNOR/PSRAM 3/SDRAM\nEMMC bank 1 \nNOR/PSRAM 2/SDRAM0x6400 00000x6800 00000x6C00 00000x7000 00000x8000 00000x9000 00000x9FFF FFFFReserved\nFPU0x4002 40000x4002 4400\nReservedSRAMReservedAPB1 PeripheralReservedAPB2 PeripheralReservedAHB PeripheralReservedEMMC bankEMMC Register\nM3 PeripheralReserved\n0x4001 00000x4001 80000xA000 00000xA000 0FFF\nReserved\nCAN2ReservedReserved\n \n \nwww.geeh y.co m                                                                       Page 23 \nFigure 8 APM32F103xCTxS (Sealed SDRAM) Series Address Mapping Diagram  \n0xFFFF FFFF\n0xE000 0000\n0x4000  0000\n0x2000  0000\nFlash \nMapping area\n0x0000  0000Reserved\nCRC\nReserved\nFlash Interface\nReserved\nRCM\nReserved\nDMA1\nReserved\nUSART1\nSPI1\nTMR1\nADC2\nADC1\nPort E\nPort D\nPort C\nPort B\nPort A\nEINT\nAFIO\nReserved\nPMU\nBAKPR\nCAN1\nShared USB /CAN \nSRAM 512 bytes\nUSBD1/USBD2 Register\nI2C1/I2C3\nUSART3\nUSART2\nReserved\nSPI3/I2S3\nReserved\nIWDT\nWWDT\nRTC\nTMR4\nTMR3\nTMR20x4002 3400\n0x4002 3000\n0x4002 2400\n0x4002 2000\n0x4002 1400\n0x4002 1000\n0x4002 0400\n0x4002 0000\n0x4001 3C00\n0x4001 3800\n0x4001 3400\n0x4001 3000\n0x4001 2C00\n0x4001 2800\n0x4001 2400\n0x4001 1C00\n0x4001 1800\n0x4001 1400\n0x4001 1000\n0x4001 0C00\n0x4001 0800\n0x4001 0400\n0x4001 0000\n0x4000 7400\n0x4000 7000\n0x4000 6C00\n0x4000 6800\n0x4000 6400\n0x4000 6000\n0x4000 5C00\n0x4000 5800\n0x4000 5400\n0x4000 4C00\n0x4000 4800\n0x4000 4400\nReserved0x4000 3C00\n0x4000 3800\n0x4000 3400\n0x4000 3000\n0x4000 2C00\n0x4000 2800\n0x4000 0C00\n0x4000 0800\n0x4000 0400\n0x4000 00000x2002  0000\nReservedSystem memory areaOption byte\n0x0800  00000x1FFF  F0000x1FFF  F8000x1FFF  F80F\nTMR7\nTMR6\nTMR50x4000 10000x4000 14000x4000 1800SPI2/I2S20x4000 40000x4000 5000DAC0x4000 78000x4001 2000TMR8ADC30x4001 40000x4001 8000Reserved0x4001 8400DMA20x4002 0400Reserved\nFPU0x4002 40000x4002 4400\nReservedSRAMReservedAPB1 PeripheralReservedAPB2 PeripheralReservedAHB PeripheralReservedM3 core PeripheralReserved\n0x4001 00000x4001 80000xA000 00000xA000 0FFF\nReserved\nCAN2\nReserved\nReservedReservedReservedReservedReservedReserved\nReserved\n \n4.1.3.  Startup configuration  \nAt startup, the user can select one of the following three startup modes by setting the high and \nlow levels of the Boot pin:  \n \nwww.geeh y.co m                                                                       Page 24 \n\uf06c Startup from main memory  \n\uf06c Startup from BootLoader  \n\uf06c Startup from built -in SRAM  \nThe user can use USART interface to reprogram the user Flash if boot from BootLoader.  \n4.2. Core  \nThe core of APM32F103xC  is Arm® Cortex® -M3. Based on this platform, the development cost \nis low and the power consumption is low. It can provide excellent computing performance and \nadvanced system interrupt response, and is compatible with all Arm tools and software.  \n4.3. Interrupt c ontroller  \n4.3.1.  Nested Vector Interrupt Controller (NVIC)  \nIt embeds a nested vectored interrupt controller (NVIC) that can handle up to 60 maskable \ninterrupt channels (not including 16 interrupt lines of Cortex® -M3) and 16 priority levels. The \ninterrupt vector e ntry address can be directly transmitted to the core, so that the interrupt \nresponse processing with low delay can give priority to the late higher priority interrupt.  \n4.3.2.  External Interrupt/Event Controller (EINT)  \nThe external interrupt/event controller consi sts of 19 edge detectors, and each detector \nincludes edge detection circuit and interrupt/event request generation circuit; each detector can \nbe configured as rising edge trigger, falling edge trigger or both and can be masked \nindependently. Up to 80 GPIOs  can be connected to the 16 external interrupt lines.  \n4.4. On-chip memory  \nOn-chip memory includes main memory area, SRAM and information block; the information \nblock includes system memory area and option byte; the system memory area stores \nBootLoader, 96 -bit unique device ID and capacity information of main memory area; the system \nmemory area has been written into the program and cannot be erased.  \nTable 5 On -chip Memory Area  \nMemory  Maximum \ncapacity  Function  \nMain memory \narea 256 KB  Store user programs and data.  \nSRAM  64 KB  CPU can access at 0 waiting cycle (read/write).  \nSystem memory \narea 2KB Store BootLoader, 96 -bit unique device ID, and main memory area \ncapacity information  \nOption byte  16Bytes  Configure main memory area read -write protection and MCU working \nmode  \nSDRAM  2MB Store a large amount of temporary data, data cache, read (only \napplicable to APM32F103xCTxS)  \n4.5. Clock  \nClock tree of APM32F103xC is shown in the figure below:  \n \nwww.geeh y.co m                                                                       Page 25 \nFigure 9 APM32F103xC Clock Tree  \nLSICLK\n40KHz\nLSECLK \nOSC\n32.768\nKHz\n4-16MHz\nHSECLK \nOSC\n8MHz\nHSICLK/128\n/2\n/2PLLHSEPSC PLLSEL\n×2.3.4\n...16\nPLLAHB\nPrescaler\n/1,2...512\nAPB1\nRrescaler\n/1,2,4,8,16\nAPB2\nPRESCLAER\n/1,2,4,8,16CSSRTCIWDTCLK\nFMCCLKUSBDCLK\nSCSELTMR2,3,4,5,6,7\nif(APB1 prescaler =1)×1\nelse×2TMRxCLK\n(x=2,3.\n..7)USB\nPrescaler\n/1,1.5,\n2,2.5\nPCLK2TMRxCLK\n(x=1,8)SMCCLK\nTMR1,8\nif(APB2 prescaler =1)×1\nelse×2ADC\nPrescaler\n/2,4,6,8ADCCLKHCLKSDIOCLK\nPCLK1FCLK/8\n/2Cortex \nSystem \nClock\n/2PLLCLK\nHSICLK\nHSECLK\nSYSCLKMCO\nI2SxCLK\n(x=2,3)RTCSEL[1:0]\nHCLK/2\nSYSCLK\n96MHz MAX\nMCO48MHz\n96MHz MAX\n96MHz MAX48MHz MAX\n96MHz MAX48MHz MAXOSC32_OUT\nOSC32_IN\nOSC_OUT\nOSC_IN\n \n4.5.1.  Clock source  \nClock source is divided into high -speed clock and low -speed clock according to the speed; the \nhigh-speed clock includes HSICLK and HSECLK, and the low -speed clock includes LSECLK \nand LSICLK; clock source is divided into internal clock and externa l clock according to the chip \ninside/outside; the internal clock includes HSICLK and LSICLK, and the external clock includes \nHSECLK and LSECLK, among which HSICLK is calibrated by the factory to ±1% accuracy.  \n4.5.2.  System clock  \nHSICLK, PLLCLK and HSECLK can be s elected as system clock; the clock source of PLLCLK \ncan be one of HSICLK, and HSECLK; the requirred system clock can be obtained by \nconfiguring PLL clock multiplier factor and frequency dividing coefficient.  \n \n When the product is reset and started, HSICLK is selected as the system clock by default, and \nthen the user can choose one of the above clock sources as the system clock by himself. When \nHSECLK failure is detected, the system will automatically switch to the HSICLK, and if an \ninterrupt is enabled, the  software can receive the related interrupt.  \n4.5.3.  Bus clock  \nAHB, APB1 and ABP2 are built in. The clock source of AHB is SYSCLK, and the clock source of \nAPB1 and APB2 is HCLK ; the required clock can be obtained by configuring the frequency \ndividing coefficient. The maximum frequency of AHB and high -speed APB2 is 96MHz, and the \n \nwww.geeh y.co m                                                                       Page 26 \nmaximum frequency of APB1 is 48MHz.  \n4.6. Reset and power management  \n4.6.1.  Power supply scheme  \nTable 5 Power Supply Scheme  \nName  Voltage range  Instruction  \nVDD 2.0～3.6V I/Os (see pin distribution diagram for specific IO) and internal voltage regulator \nare powered through V DD pin. \nVDDA/VSSA 2.0～3.6V Power supply of ADC, DAC, reset modul e, RC oscillator and PLL analog part; \nwhen ADC or DAC is used, V DDA shall not be less than 2.4V; V DDA and V SSA \nmust be connected to V DD and V SS. \nVBAT 1.8～3.6V When V DD is closed, RTC, external 32KHz oscillator and backup register are \nsupplied through inte rnal power switch.  \n4.6.2.  Voltage regulator  \nTable 6 Regulator Operating Mode  \nName  Instruction  \nMaster mode (MR)  Used in run mode  \nLow-power mode (LPR)  Used in stop mode  \nPower -down mode  Used in standby mode, when the voltage regulator has hi gh impedance output, the core \ncircuit is powered down, the power consumption of the voltage regulator is zero, and all \ndata of registers and SRAM will be lost.  \n Note: The voltage regulator is always in working state after reset, and outputs with high impe dance in power -down \nmode.  \n4.6.3.  Power supply voltage monitor  \nPower -on reset (POR) and power -down reset (PDR) circuits are integrated inside the product. \nThese two circuits are always in working condition.  When the power -down reset circuit \nmonitors that the powe r supply voltage is lower than the specified threshold value (V POR/PDR ), \neven if the external reset circuit is used, the system will remain reset.  \n \nThe product has a built -in programmable voltage regulator (PVD) that can monitor V DD and \ncompare it with V PVD threshold. When V DD is outside the V PVD threshold range and the interrupt \nis enabled, the MCU can be set to a safe state through the interrupt service program.  \n4.7. Low-power mode  \nAPM32F103xC supports three low -power modes, namely, sleep mode, stop mode and s tandby \nmode, and there are differences in power, wake -up time and wake -up mode among these three \nmodes. The low -power mode can be selected according to the actual application requirements.  \nTable 7 Low Power Consumption Mode  \nMode  Instru ction  \nSleep mode  The core stops working, all peripherals are working, and it can be woken up through interrupts/events  \nStop mode  Under the condition that SRAM and register data are not lost, the stop mode can achieve the lowest \npower consumption;  \nThe clo ck of the internal 1.5V power supply module will stop, HSECLK crystal resonator, HSICLK and \nPLL will be prohibited, and the voltage regulator can be configured in normal mode or low power mode;  \nAny external interrupt line can wake up MCU, and the external interrupt lines include one of the 16 \nexternal interrupt lines, PVD output, RTC and USBD.  \n \nwww.geeh y.co m                                                                       Page 27 \nMode  Instru ction  \nStandby mode  The power consumption in this mode is the lowest;  \nInternal voltage regulator is turned off, all 1.5V power supply modules are powered off, HSECLK crysta l \nresonator, HSICLK and PLL clocks are turned off, SRAM and register data disappear, RTC area and \nbackup register contents remain, and standby circuit still works;  \nThe external reset signal on NRST, IWDT reset, rising edge on WKUP pin or RTC event will wak e \nMCU out of standby mode.  \n4.8. DMA  \n2 built -in DMAs; DMA1 supports 7 channels and DMA2 supports 5 channels. Each channel \nsupports multiple DMA requests, but only one DMA request is allowed to enter the DMA \nchannel at the same time. The peripherals supporting D MA requests are ADC, SPI, USART, \nI2C, a nd TMRx. Four levels of DMA channel priority can be configured. Support \n"memory →memory, memory →peripheral, peripheral →memory" transfer of data (the memory \nincludes Flash 、SRAM、SDRAM)  \n4.9. GPIO  \nGPIO can be configured as general input, general output, multiplexing  function and analog \ninput、output. The general input can be configured as floating input, pull -up input and  pull-down \ninput; the general output can be configured as push -pull output and open -drain output; the \nmultiplexing function can be used for digital p eripherals; and the analog input and output can be \nused for analog peripherals and low -power mode; the enable and disable pull -up/pull -down \nresistor can be configured; the speed of 2MHz, 10MHz and 50MHz can be configured; the \nhigher the speed is, the great er the power and the noise will be.  \n4.10.  Communication peripherals  \n4.10.1.  USART/UART  \nUp to 5 universal synchronous/asynchronous transmitter receivers are built in the chip. The \nUSART1 interface can communicate at a rate of 4.5Mbit/s, while other USART/UART interfaces \ncan communicate at a rate of 2.25Mbit/s. All USART/UART interfaces can configure baud rate, \nparity check bit, stop bit, and data bit length; except UART5, all the other USART/UART can \nsupport DMA. USART/UART function differences are shown in the table belo w: \nTable 8 USART/UART Function Differences  \nUSART mode/function  USART1  USART 2 USART 3 UART4  UART5  \nHardware flow control of \nmodem  √ √ √ — — \nSynchronous mode  √ √ √ √ √ \nSmart card mode  √ √ √ — — \nIrDASIR coder -encoder \nfunctions  √ √ √ √ √ \nLIN mode  √ √ √ √ √ \nSingle -line half -duplex mode  √ √ √ √ √ \nSupport DMA function  √ √ √ √ — \nNote: √ = support.  \n4.10.2.  I2C \nI2C1/2 and I2C3/4 bus interfaces are built in. I2C1 and I2C3 share hardware interface and \n \nwww.geeh y.co m                                                                       Page 28 \nregister base address, and I2C2 and I2C4 share hardware int erface and register base address. \nTherefore, I2C1 and I2C3 cannot be used at the same time, and I2C2 and I2C4 cannot be used \nsimultaneously.  \n \nI2C1/2 both can work in multiple master modes or slave modes, support 7 -bit or 10 -bit \naddressing, and support dual -slave addressing in 7 -bit slave mode; the communication rate \nsupports standard mode (up to 100kbit/s) and fast mode (up to 400kbit/s); hardware CRC \ngenerator/checker are built in; they can operate with DMA and support SMBus 2.0 \nversion/PMBus.  \n \nI2C3/4 bus can operate in standard mode, fast mode and high -speed mode. The devices in \nhigh-speed mode and fast mode are downward compatible.  \n4.10.3.  SPI/I2S  \nThree built -in SPIs, support full duplex and half duplex communication in master mode and \nslave mode, can use DMA con troller, and can configure 4~16 bits per frame, and communicate \nat a rate of up to 18Mbit/s.  \n \n2 built -in I2S (multiplexed with SPI2 and SPI3 respectively), support half duplex communication \nin master mode and slave mode, support synchronous transmission, a nd can be configured \nwith 16 -bit, 24 -bit and 32 -bit data transfer with 16 -bit or 32 -bit resolution. The configurable \nrange of audio sampling rate is 8kHz~48kHz; when one or two I2S interfaces are configured as \nthe master mode, the master clock can be outpu t to external DAC or decoder (CODEC) at 256 \ntimes of sampling frequency.  \n4.10.4.  CAN  \n2 built -in CANs (CAN1 and CAN2 can be used at the same time), compatible with 2.0A and \n2.0B (active) specification, and can communicate at a rate of up to 1Mbit/s. It can receive and \nsend standard frame of 11 -bit identifier and extended frame of 29 -bit identifier. It has 3 sending \nmailboxes and 2 receiving FIFO, 14 3 -level adjustable filters.  \n4.10.5.  USBD  \nThe product embeds USBD modules (USBD1 and USBD2) compatible with full -speed USBD \ndevices, which comply with the standard of full -speed USBD devices (12Mb/s) , and the \nendpoints can be configured by software, and have standby/wake -up functions. The dedicated \n48MHz clock for USBD is directly generated by internal PLL. When using the USBD fun ction, \nthe system clock can only be one of 48MHz, 72MHz, 96MHz and 120MHz, which can obtain \n48MHz required for USBD through 1 fractional frequency, 1.5 fractional frequency, 2 fractional \nfrequency and 2.5 fractional frequency respectively.  \n \nUSBD1 and USBD2  share register address and pin interface, so only one of them can be used \nat the same time.  \n1.1.1  Simultaneous use of USBD and CAN interfaces  \nUSBD1 and CAN1, USBD2 and CAN2 share a dedicated 512 -byte SRAM memory for data \ntransfer and receiving, so USBD and CAN interfaces can be used at the same time in two \nsituations:  \n\uf06c CAN1 and USBD2 are used at the same time  \n\uf06c CAN2 and USBD1 are used at the same time  \n4.11.  Analog peripherals  \n4.11.1.  ADC  \n3 built -in ADCs with 12 -bit accuracy, up to 16 external channels and 2 internal channels for  \n \nwww.geeh y.co m                                                                       Page 29 \neach ADC. The internal channels measure the temperature sensor voltage and reference \nvoltage respectively. ADC1 and ADC2 have 16 external channels, ADC3 generally has 8 \nexternal channels; A/D conversion mode of each channel has single, continuous, scan or  \nintermittent modes, ADC conversion results can be left aligned or right aligned and stored in 16 \nbit data register; they support analog watchdog, and DMA.  \n4.11.1.1.  Temperature sensor  \nA temperature sensor (TSensor) is built in, which is internally connected with AD C_IN16 \nchannel. The voltage generated by the sensor changes linearly with temperature, and the \nconverted voltage value can be obtained by ADC and converted into temperature.  \n4.11.1.2.  Internal reference voltage  \nBuilt-in reference voltage V REFINT , internally connecte d to ADC_IN17 channel, which can be \nobtained through ADC; V REFINT  provides stable voltage output for ADC.  \n4.11.2.  DAC  \nTwo built -in 12 -bit DACs, and each corresponding to an output channel, which can be \nconfigured in 8 -bit and 12 -bit modes, and the DMA function is supported. The waveform \ngeneration supports noise wave and triangle wave. The conversion mode supports independent \nor simultaneous conversion and the trigger mode supports external signal trigger and internal \ntimer update trigger.  \n4.12.  Timer  \n2 built -in 16 -bit advanced timers (TMR1/8), 4 general -purpose timers (TMR2/3/4/5), 2 basic \ntimers (TMR6/7), 1 independent watchdog timer, one window watchdog timer and 1 system tick \ntimer.  \n \nWatchdog timer can be used to detect whether the program is running normally.  \n \nThe sy stem tick timer is the peripheral of the core with automatic reloading function. When the \ncounter is 0, it can generate a maskable system interrupt, which can be used for real -time \noperating system and general delay.  \nTable 9 Function Comparison between Advanced/General -purpose/Basic and System Tick Timers  \nTimer type  System tick \ntimer  Basic timer  General -purpose timer  Advanced timer  \nTimer name  Sys Tick Timer  TMR6  TMR7  TMR2  TMR3  TMR4  TMR5  TMR1  TMR8  \nCounte r resolution  24-bit 16 bits  16 bits  16 bits  \nCounter type  Down  Up Up, down, up/down  Up, down, \nup/down  \nPrescaler coefficient  - Any integer \nbetween 1 and \n65536  Any integer between 1 and \n65536  Any integer \nbetween 1 and \n65536  \nGeneral DMA request  - OK OK OK \nCapture/Comparison \nchannel  - - 4 4 \nComplementary outputs  - No No Yes \nPin characteristics  - - There are 5 pins in total:  \n1-way external trigger signal \ninput pins,  \n4-way channel (non -\ncomplementary channel) pins  There are 9 pins \nin total:  \n1-way external \ntrigger signal \ninput pins,  \n \nwww.geeh y.co m                                                                       Page 30 \nTimer type  System tick \ntimer  Basic timer  General -purpose timer  Advanced timer  \n1-way braking \ninput signal pins,  \n3-pair \ncomplementary \nchannel pins,  \n1-way channel \n(non-\ncomplementary \nchannel) pins  \nFunction  \nInstruction  Special for real -\ntime operating \nsystem  \nAutomatic \nreloading function \nsupported  \nWhen the counter \nis 0, it can \ngenerate a \nmaskable system \ninterrupt  \nCan program the \nclock source  Used to generate \nDAC trigger \nsignals.  \nCan be used as \na 16-bit general -\npurpose \ntimebase \ncounter.  Synchronization or e vent \nchaining function provided  \nTimers in debug mode can be \nfrozen.  \n-Can be used to generate PWM \noutput  Each timer has \nindependent DMA request \ngeneration.  \nIt can handle incremental \nencoder signals  It has \ncomplementary \nPWM output with \ndead band \ninsertion  \nWhen configured \nas a 16 -bit \nstandard timer, it \nhas the same \nfunction as the \nTMRx timer.  \nWhen configured \nas a 16 -bit PWM \ngenerator, it has \nfull modulation \ncapability \n(0~100%).  \nIn debug mode, \nthe timer can be \nfrozen, and PWM \noutput is \ndisabled.  \nSynchronization \nor event chaining \nfunction provided.  \nTable 10 Independent Watchdog and Window Watchdog Timers  \nName  Counter \nresolution  Counter \ntype Prescaler \ncoefficient  Functional Description  \nIndependent \nwatchdog  12-bit Down  Any integer \nbetween 1 and \n256 The clock is provided by an internally independent RC \noscillator of 40KHz, which is independent of the \nmaster clock, so it can run in stop and standby \nmodes.  \nThe whole system can be reset in case of problems.  \nIt can provide timeout management for applications \nas a free -running timer.  \nIt can be configured as a software or hardware startup \nwatchdog through option bytes.  \nTimers in debug mode can be frozen.  \nWindow \nwatchdog  7-bit Down  - Can be set for free running.  \nThe whole system can be reset in case of problems.  \nDriven by the master clock, it has  early interrupt \nwarning function;  \nTimers in debug mode can be frozen.  \n4.13.  RTC \n1 RTC is built in, and there are LSECLK signal input pins (OS C32_IN and OS C32_OUT) and 1 \nTAMP input signal detection pin (TAMP); the clock source can select external 32.768kHz crys tal \noscillator, resonator or oscillator, LSICLK and HSECLK/ 128; it is supplied by V DD by default; \nwhen V DD is powered off, it can be automatically switched to V BAT power supply, and RTC \nconfiguration and time data will not be lost; RTC configuration and ti me data are not lost in case \nof system resetting, software resetting and power resetting; it supports clock and calendar \n \nwww.geeh y.co m                                                                       Page 31 \nfunctions.  \n4.13.1.  Backup register  \n84Bytes backup register is built in, and is supplied by V DD by default; when V DD is powered off, it \ncan be a utomatically switched to V BAT power supply, and the data in backup register will not be \nlost; the data in backup register will not be lost in case of system resetting, software resetting \nand power resetting.  \n4.14.  CRC  \nA CRC (cyclic redundancy check) calculation unit is built in, which can generate CRC codes \nand operate 8 -bit, 16 -bit and 32 -bit data.  \n  \n \nwww.geeh y.co m                                                                       Page 32 \n5. Electrical characteristics  \n5.1. Test conditions of electrical characteristics  \n5.1.1.  Maximum and minimum values  \nUnless otherwise specified, all products are tested on the produ ction line at TA=25 ℃. Its \nmaximum and minimum values can support the worst environmental temperature, power supply \nvoltage and clock frequency.  \n \nIn the notes at the bottom of each table, it is stated that the data are obtained through \ncomprehensive evaluation, design simulat ion or process characteristics and are not tested on \nthe production line; on the basis of comprehensive evaluation, after passing the sample test, \ntake the average value and add and subtract three times the standard deviation (average ±3 ∑) \nto get the maxim um and minimum values.  \n5.1.2.  Typical values  \nUnless otherwise specified, typical data are measured based on TA=25 ℃, VDD=VDDA=3.3V. \nthese data are only used for design guidance.  \n5.1.3.  Typical curve  \nUnless otherwise specified, typical curves will only be used for design guidance and will not be \ntested.  \n \nwww.geeh y.co m                                                                       Page 33 \n5.1.4.  Power supply scheme  \nFigure 10 Power Supply Scheme  \n \nMCU\n VDDXVBAT\nVSS\nVSSACore, \nFlash, \nSRAM, \nI/O logic, \ndigital \nperipheral\nRC oscillator , \nanalog peripheralLSECLK, RTC, \nbackup register\nInput Schmitt \ntrigger, \noutput buffer\nADC、DACInput Schmitt \ntrigger, \noutput bufferVoltage regulatorPower switchVBAT\nVDDA\nVREF-1×10nF＋\n1×1μFVDD\nVREF+1×10nF＋\n1×1μFVDDx×100nF＋\n1×4.7μFVDD\nSDRAM  \nNotes: SDRAM is only applicable to APM32F103xCTxS. V DDx in the figure means the number of V DD is x \n5.1.5.  Load capacitance  \nFigure 11 Load conditions when measuring pin parameters  \nMCU pin\nc=50p\n \n \nwww.geeh y.co m                                                                       Page 34 \nFigure 12 Pin Input Voltage Measurement Scheme  \nMCU pin\nVIN\n \nFigure 13 Power Consumption Measurement Sc heme  \nA\nAIDDAIDD\nAIDD_VBATMCU\nVBATVDD\nVDDAVDDX\nVREF+\nVBATVSS\nVSSA\nVREF-\n \n5.2. Test under general operating conditions  \nTable 11 General Operating Conditions  \nSymbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \nfHCLK Internal AHB clock frequency  - - 96 \nMHz fPCLK1  Interna l APB1 clock frequency  - - 48 \nfPCLK2  Internal APB2 clock frequency  - - 96 \nVDD Main power supply voltage  - 2 3.6 V \nVDDA Analog power supply voltage  \n(When neither ADC nor DAC is \nused)  Must be the \nsame as V DD VDD 3.6 \nV \nAnalog power supply voltage  \n(When  ADC and DAC are used)  2.4 3.6 \nVBAT Power supply voltage of backup \ndomain  - 1.8 3.6 V \nTA Ambient temperature (temperature \nnumber 6)  Maximum power \ndissipation  -40 85 ℃ \nAmbient temperature (temperature \nnumber 7)  Maximum power \ndissipation  -40 105 ℃ \n5.3. Absolute maximum ratings  \nIf the load on the device exceeds the absolute maximum rating, it may cause permanent \n \nwww.geeh y.co m                                                                       Page 35 \ndamage to the device. Here, only the maximum load that can be  borne is given, and there is no \nguarantee that the device functions normally under this condition.  \n5.3.1.  Maximum temperature characteristics  \nTable 12 Temperature Characteristics  \nSymbol  Description  Numerical Value  Unit \nTSTG Storage temperat ure range  -55 ~ +150  ℃ \nTJ Maximum junction temperature  150 ℃ \n5.3.2.  Maximum rated voltage characteristics  \nAll power supply (V DD, VDDA) and ground (V SS, VSSA) pins must always be connected to the \npower supply within the external limited range.  \nTable 13 Maximum Rated Voltage Characteristics  \nSymbol  Description  Minimum \nvalue  Maximum \nvalue  Unit \nVDD - VSS External main power supply voltage  -0.3 4.0 \nV VDDA-VSSA External analog power supply voltage  -0.3 4.0 \nVBAT-VSS Power supply voltage of exter nal backup domain  -0.3 4.0 \nVDD-VDDA Voltage difference allowed by VDD>VDDA  - 0.3 \nVIN Input voltage on FT pins  VSS-0.3 5.5 \nInput voltage on other pins  VSS-0.3 VDD + 0.3  \n| ΔV DDx | Voltage difference between different power supply \npins - 50 \nmV \n| VSSx-VSS | Voltage difference between different grounding pins  - 50 \n5.3.3.  Maximum rated current features  \nTable 14 Current  Characteristics  \nSymbol  Description  Maximum  Unit \nIVDD Total current into V DD/VDDA power lines (source)(1) 150 \nmA IVSS Total current out of V SS ground lines (sink)(1) 150 \nIIO Irrigation current on any I/O and control pins  25 \nSource current on any I/O and control pins  -25 \nIINJ(PIN) (2) (3) Injection current of 5T pin ±5 \nInjection current of other pins  ±5 \nΣIINJ(PI N)(2) Total injection current on all I/O and control pins (4) ±25 \n1) All power (V DD，VDDA) and ground (V SS，VSSA) pins must always be connected to a power supply within the external \nallowable range.  \n2) Negative injection disturbs the analog performance of the de vice. \n \nwww.geeh y.co m                                                                       Page 36 \n3) Positive injection is not possible on these I/Os. a negative injection is induced by V IN<VSS. IINJ(PIN) must  never be \nexceeded.  \n4) A positive injection is induced by V IN>VDD while a negative injection is induced by V IN<VSS. IINJ(PIN) must  never be \nexcee ded. \n5) When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the absolute sum of the  positive \nand negative injected currents (instantaneous values) . \n5.3.4.  Electrostatic discharge (ESD)  \n \nTable 15 ESD Absolute Maximum Ratings  \ntype  Symbol  Parameter  Conditions  Maximum \nvalue  Unit \nAPM32F103 xCTx VESD(HBM)  Electrostatic discharge voltage \n(human body model)  TA = +25 ℃, conforming to \nJESD22 -A114  5500  \nV VESD(CDM ） Electrostatic discharge voltage \n(charging device  model)  TA = +25 ℃, conforming to \nJESD22 -C101  1700  \nAPM32F103 xCTxS VESD(HBM)  Electrost atic discharge voltage \n(human body model)  TA = +25 ℃, conforming to \nJESD22 -A114  4000 \nVESD(CDM ） Electrostatic discharge voltage \n(charging device  model)  TA = +25 ℃, conforming to \nJESD22 -C101  2000  \nNote: The samples are measured by a third -party testing o rganization and are not tested in production.  \n5.3.5.  Static latch -up (LU)  \nTable 16 Static Latch -up \nSymbol  Parameter  Conditions  Type  \nLU Class of static \nlatch -up TA = +25 ℃/105℃, conforming to EIA/JESD78E  CLASS Ⅱ A \nNote: The samples are measu red by a third -party testing organization and are not tested in production.  \n5.4. On-chip memory  \n5.4.1.  Flash characteristics  \nTable 17 Flash Memory Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \ntprog  16-bit programming time  TA = -40~105℃ \nVDD=2.4~3.6V  33.50  34.60  35.42  μs \ntERASE  Page (2KBytes) erase \ntime TA = -40~105℃ \nVDD=2.4~3.6V  2.80 3.14 3.20 ms \ntME Whole erase time  TA = 25℃ \n VDD=3.3V  11.90  12.34  12.70  ms \nVprog  Programming voltage  TA = -40~105℃ 2 - 3.6 V \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n \nwww.geeh y.co m                                                                       Page 37 \n5.5. Clock  \n5.5.1.  Characteristics of external clock source  \n5.5.1.1.1.  High -speed external clock generated by crystal resonator  \nFor detailed parameters (frequency, package, precision, et c.) of crystal resonator, please \nconsult the corresponding manufacturer.  \nTable 18 HSECLK4~16MHz Oscillator Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nfOSC_IN  Oscillator \nfrequency  - 4 8 16 MHz \nRF Feedback \nresistance  - - 300.7  - kΩ \nIDD(HSECLK)  HSECLK current \nconsum ption  VDD=3.3V,  \nCL=10pF@8MHz  - 0.29 - mA \ntSU(HSECLK)  Startup time  VDD is stable  - 0.99 - ms \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.5.1.1.2.  Low-speed external clock generated by crystal resonator  \nFor detailed paramet ers (frequency, package, precision, etc.) of crystal resonator, please \nconsult the corresponding manufacturer.  \nTable 19 LSECLK Oscillator Characteristics (f LSECLK =32.768KHz)  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nfOSF_IN  Oscillator \nfrequency  - - 32.768  - KHz \ntSU(LSECLK)(1) Startup time  VDDIOx is stable  - 0.99 - s \nIDD(LSECLK)  LSECLK current \nconsumption  - - 0.9 - μA \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n（1） tSU(LSECLK ) is the startup time, which is measured from the time when LSECLK is enabled by software to the time \nwhen stable oscillation at 32.768KHz is obtained. This value is measured using a standard crystal resonator, which \nmay vary greatly due to different crystal manufacturers.  \n5.5.2.  Characteristics of internal clock source  \n5.5.2.1.1.  High speed internal (HSICLK) RC oscillator  \nTable 20 HSICLK Oscillator Characteristics  \nSymbol  Parameter  Conditions  Minimu\nm \nvalue  Typical \nvalues  Maxim\num \nvalue  Unit \nfHSICLK  Frequency  - - 8 - MHz \nACCHSICLK  Accuracy of HSICLK \noscillator  Facto\nry \ncalibr\nation  VDD=3.3V，TA=25℃(1) -1 - 1 % \nVDD=2-3.6V，TA=-40~105℃ -2 - 2.5 % \n \nwww.geeh y.co m                                                                       Page 38 \nSymbol  Parameter  Conditions  Minimu\nm \nvalue  Typical \nvalues  Maxim\num \nvalue  Unit \ntSU(HSICLK)  Startup time of HSICLK \noscillator  VDD=3.3V，TA=-40~105℃ -1 - 2 μs \nIDDA(HSICLK)  Power consumption of \nHSICLK oscillator  - - 61.6 64.3 μA \nNote: Except (1) calibrated in production, other data are derived from c omprehensive evaluation and are not tested in \nproduction.  \n5.5.2.1.2.  Low speed internal (LSICLK) RC oscillator  \nTable 21 LSICLK Oscillator Characteristics  \nSymbol  Parameter  Minim\num \nvalue  Typical \nvalues  Maxi\nmum \nvalue  Unit \nfLSICLK  Frequency (V DD =2-3.6V, T A =-40~105℃) 40.12  41.28  46.10  KHz \ntSU(LSICLK)  LSICLK oscillator startup time, (V DD=3.3V, T A=-40~105℃) - - 79.2 μs \nIDD(LSICLK)  Power consumption of LSICLK oscillator  - 0.5 - μA \nNote: It is obtained from a comprehensive evaluation and is not teste d in production.  \n5.5.3.  PLL Characteristics  \nTable 22 PLL Characteristics  \nSymbol  Parameter  Numerical Value  \nUnit Minimum \nvalue  Typical \nvalues  Maximum \nvalue  \nfPLL_IN  PLL input clock  1 8.0 25 MHz \nPLL input clock duty cycle  40 - 60 % \nfPLL_O UT PLL frequency doubling output clock, (V DD=3.3V, T A=-\n40~105℃) 2 - 96 MHz \ntLOCK PLL phase locking time  - - 84.0 μs \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.6. Reset and power management  \n5.6.1.  Test of embedded reset an d power control block characterist ics \nTable 23 Embedded Reset and Power Control Block Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVPOR/PDR  Power -on/power -down \nreset threshold  Falling edg e 1.87 1.88 1.90 V \nRising edge  1.92 1.94 1.96 V \nVPDRhyst  PDR hysteresis  - 50.00  55.00  60.00  mV \nTRSTTEMPO  Reset duration  - 0.98 1.27 3.06 ms \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n \nwww.geeh y.co m                                                                       Page 39 \nTable 24 Programmable Power Supply Voltage Detector Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVPVD Programmable \npower supply \nvoltage detector \nvoltage level \nselection  PLS[2:0]=000 (rising edge)  2.18 2.20 2.22 V \nPLS[2:0]=000 (falling edge)  2.08 2.09 2.11 V \nPLS[2:0]=001 (rising edgeg)  2.29 2.30 2.32 V \nPLS[2:0]=001 (falling edge)  2.18 2.19 2.21 V \nPLS[2:0]=010 (rising edgeg)  2.39 2.40 2.42 V \nPLS[2:0]=010 (falling edge)  2.28 2.29 2.31 V \nPLS[2:0]=01 1 (rising edgeg)  2.48 2.49 2.52 V \nPLS[2:0]=011 (falling edge)  2.38 2.39 2.41 V \nPLS[2:0]=100 (rising edgeg)  2.58 2.60 2.62 V \nPLS[2:0]=100 (falling edge)  2.47 2.48 2.51 V \nPLS[2:0]=101 (rising edgeg)  2.68 2.69 2.72 V \nPLS[2:0]=101 (falling edge)  2.57 2.59 2.61 V \nPLS[2:0]=110 (rising edgeg)  2.78 2.79 2.82 V \nPLS[2:0]=110 (falling edge)  2.67 2.68 2.71 V \nPLS[2:0]=111 (rising edgeg)  2.87 2.88 2.91 V \nPLS[2:0]=111 (falling edge)  2.77 2.78 2.81 V \nVPVDhyst  PVD hysteresis  - - 107.08  - mV \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.7. Power consumption  \nForms containing SDRAM are applicable to APM32F103xCTxS, otherwise applicable to \nAPM32F103xCTx.  \n5.7.1.  Power consumption test environment  \n（1） The values are measured by executing Dhrystone 2.1, with the Keil.V5 compilation \nenvironment and the L0 compilation optimization level.  \n（2） All I/O pins are in input mode with a static value at V DD or V SS (no load)  \n（3） Unless otherwise specified, all peripherals are turned off  \n（4） The relati onship between Flash waiting cycle setting and f HCLK : \n0~24MHz: 0 waiting cycle  \n24~48MHz: 1 waiting cycle  \n48~72MHz: 2 waiting cycles  \n72~96MHz: 3 waiting cycles  \n（5） The instruction prefetch function is enabled (Note: it must be set before clock setting and \nbus frequency division)  \n \nwww.geeh y.co m                                                                       Page 40 \n（6） When the peripherals are enabled: f PCLK1 =fHCLK/2，fPCLK2 =fHCLK \n  \n \nwww.geeh y.co m                                                                       Page 41 \n5.7.2.  Power consumption in run mode  \nTable 25 Power Consumption in Run Mode when the Program is Executed in Flash  \nParameter  Conditions  fHCLK Typical value (1 ) Maximum value (1)  \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower \nconsumption \nin run mode  HSECLK bypass (2) , enabling all \nperipherals  96MHz  206.63  39.25  228.52  41.52  \n72MHz  153.24  31.21  169.65  33.25  \n48MHz  102.26  21.04 115.06  22.51  \n36MHz  78.50  16.86  90.10  18.18  \n24MHz  57.57  11.67  67.95  12.60  \n16MHz  44.88  8.48 54.36  9.31 \n8MHz  2.66 4.66 5.69 5.32 \nHSECLK bypass (2) , turning off all \nperipherals  96MHz  206.59  20.92  227.42  22.04  \n72MHz  153.19  17.40  169.33  18.41 \n48MHz  102.28  11.98  114.86  12.77  \n36MHz  78.47  10.04  89.99  10.80  \n24MHz  57.53  7.01 67.89  7.68 \n16MHz  44.87  5.40 54.38  6.01 \n8MHz  2.69 3.12 5.46 3.65 \nHSICLK (2) , enabling all \nperipherals  64MHz  196.28  27.82  216.47  29.20  \n48MHz  162.92  20.79  179.89  22.32  \n36MHz  139.39  16.66  154.46  17.86  \n24MHz  118.22  11.44  132.16  12.28  \n16MHz  105.50  8.19 119.21  8.97 \n8MHz  63.79  4.38 73.87  4.96 \nHSICLK (2) , turning off all \nperipherals  64MHz  196.33  15.34  215.85  16.21  \n48MHz  162.86  11.70  179.35  12.45  \n36MHz  139.41  9.77 154.14  10.46  \n24MHz  118.21  6.72 132.07  7.34 \n16MHz  105.50  5.12 119.16  5.66 \n8MHz  63.84  2.85 73.83  3.30 \nNote: (1) It is obtained from a comprehensive evaluation and is not tested in production.  \n(2) The external clock is 8MHz, and when f HCLK>8MHz, turn on PLL, otherwise, turn off PLL.  \n \nwww.geeh y.co m                                                                       Page 42 \nTable 26 Power Consumption in Run Mode when the Program is Executed in RAM  \nParameter  Conditions  fHCLK Typical value (1)  Maximum value (1)  \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower \nconsumption \nin run mode  HSECLK bypass (2) , enabling all \nperipherals  96MHz  206.51  39.25  227.45  40.97  \n72MHz  153.23  29.63  169.48  31.34  \n48MHz  102.29  20.00  115.08  21.63  \n36MHz  78.50  15.46  90.03  16.76  \n24MHz  57.51 10.65  67.95  11.79  \n16MHz  44.87  7.45 54.3 8.65 \n8MHz  2.66 4.10 5.22 5.18 \nHSECLK bypass (2) , turning off all \nperipherals  96MHz  206.56  20.82  227.44  22.39  \n72MHz  153.16  15.92  169.37  17.26  \n48MHz  102.24  10.90  114.94  12.18  \n36MHz  78.46  8.41 90.01  9.67 \n24MHz  57.54  5.95 67.91  7.15 \n16MHz  44.86  4.27 54.24  5.47 \n8MHz  2.66 2.59 5.26 3.76 \nHSICLK (2) , enabling all \nperipherals  64MHz  196.24  26.10  215.14  27.90  \n48MHz  162.89  19.74  178.89  21.34  \n36MHz  139.38  15.13  154.16  16.61  \n24MHz  118.17  10.37 132.06  11.55  \n16MHz  105.50  7.15 119.05  8.33 \n8MHz  63.79  3.82 73.8 4.95 \nHSICLK (2) , turning off all \nperipherals  64MHz  196.25  14.09  215.09  15.52  \n48MHz  162.84  10.61  178.95  11.99  \n36MHz  139.36  8.14 154.10  9.53 \n24MHz  118.15  5.68 132.00  6.93 \n16MHz  105.47  3.99 119.09  5.22 \n8MHz  63.81  2.31 73.76  3.50 \nNote: (1) It is obtained from a comprehensive evaluation and is not tested in production.  \n(2) The external clock is 8MHz, and when f HCLK>8MHz, turn on PLL, otherwise, turn off PLL.  \n \nwww.geeh y.co m                                                                       Page 43 \nTable 27 SDRAM is in the Run Mode, Power Consumption in Run Mode when the Program is Executed \nin Flash  \nParameter  Conditions  fHCLK Typical value (1)  Maximum value (1)  \nTA=25℃，VDD=3.3V TA=105℃，VDD=3.6V \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower  \nconsumption \nin run mode  HSECLK bypass (2) , enabling all \nperipherals  96MHz  207.38  58.71  246.03  65.08  \n72MHz  153.96  50.06  181.80  57.55  \n48MHz  102.91  39.07  122.96  44.89  \n36MHz  78.75  34.46  97.08  39.00  \n24MHz  57.50  28.85  75.12  32.64  \n16MHz  44.75  25.42 61.97  28.84  \n8MHz  2.60 21.43  10.91  24.01  \nHSECLK bypass (2) , turning off all \nperipherals  96MHz  207.33  36.00  240.91  40.58  \n72MHz  153.88  32.72  180.55  36.74  \n48MHz  102.86  27.52  123.04  31.10  \n36MHz  78.75  25.73  97.27  29.36  \n24MHz  57.48  22.95  75.57 26.16  \n16MHz  44.74  21.42  62.62  24.50  \n8MHz  2.59 19.25  9.24 22.06  \nHSICLK (2) , enabling all \nperipherals  64MHz 195.51  45.68  223.35  52.74  \n48MHz  162.08  38.64  186.03  44.49  \n36MHz  138.38  34.19  161.24  38.87  \n24MHz  116.92  28.59  139.48  32.25  \n16MHz 104.17  25.03  127.08  28.30  \n8MHz  62.63  21.10  73.63  23.74  \nHSICLK (2) , turning off all \nperipherals  64MHz 195.55  30.73  227.47  34.14  \n48MHz  162.04  27.24  189.93  30.54  \n36MHz  138.37  25.46  164.53  28.55  \n24MHz  116.89  22.66  142.41  25.60  \n16MHz 104.2  21.12 129.70  23.96  \n8MHz  62.63  18.99  75.77  21.66  \nNote: (1) It is obtained from a comprehensive evaluation and is not tested in production.  \n(2) The external clock is 8MHz, and when f HCLK>8MHz, turn on PLL, otherwise, turn off PLL.  \n \nwww.geeh y.co m                                                                       Page 44 \nTable 28 SDRAM is in the Low Power  Mode, Power Consumption in Run Mode when the Program is \nExecuted in Flash  \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=125℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower \nconsum ption in \nrun mode  HSECLK bypass (2) , enabling all \nperipherals  96MHz  219.23  44.48  240.46  50.50  \n72MHz  164.57  36.02  178.84  42.82  \n48MHz  110.85  25.20  121.19  30.76  \n36MHz  85.94  20.80  95.73  24.45  \n24MHz  64.97  14.90  73.86  18.72  \n16MHz  52.57  11.54  60.66 14.63  \n8MHz  2.63 7.39 7.76 10.14  \nHSECLK bypass (2) , turning off all \nperipherals  96MHz  219.37  29.97  239.29  34.95  \n72MHz  164.64  25.50  178.43  28.96  \n48MHz  110.87  19.26  121.05  24.64  \n36MHz  85.97  16.80  95.60  23.69  \n24MHz  65.07  13.42  74.03  14.23  \n16MHz  52.63  11.38  60.96  12.00  \n8MHz  2.64 8.87 7.49 8.93 \nHSICLK (2) , enabling all \nperipherals  64MHz 204.81  32.30   219.11  36.82  \n48MHz  169.45  25.45  182.42  28.89  \n36MHz  145.12  20.72  157.94  24.66  \n24MHz  123.88  15.14  136.56  17.77  \n16MHz 111.45  11.86 123.53  14.26  \n8MHz  66.94  7.63 74.92  9.65 \nHSICLK (2) , turning off all \nperipherals  64MHz 205.09  23.07  218.98  26.05  \n48MHz  169.39  19.00  182.27  23.82  \n36MHz  144.96  16.48  157.80 23.04  \n24MHz  123.76  13.09  136.49 13.32  \n \nwww.geeh y.co m                                                                       Page 45 \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=125℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \n16MHz 111.35  11.09  123.60  11.27  \n8MHz  66.82  8.58 74.48 8.24 \nNote: (1) It is obtained from a comprehensive evaluation and is not tested in production.  \n(2) The external clock is 8MHz, and when f HCLK>8MHz, turn on PLL, otherwise, turn off PLL.  \n5.7.3.  Power consumption in sleep mode  \nTable 29 Power Consumption in Sleep Mode when the Program is Executed in Flash  \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower \nconsumption \nin sle ep mode  HSECLK bypass (2) , enabling all \nperipherals  96 MHz  206.61  26.91  227.53  27.85  \n72MHz  153.22  20.59  169.51  21.20  \n48MHz  102.26  13.96  115.04  14.62  \n36MHz  78.49  10.72  89.95  11.30  \n24MHz  57.54  7.52 67.93  8.15 \n16MHz  44.87  5.31 54.33  5.88 \n8MHz 2.66 3.10 5.31 3.58 \nHSECLK bypass (2) , turning off all \nperipherals  96 MHz  206.62  6.03 227.52  6.54 \n72MHz  153.16  4.79 169.35  5.22 \n48MHz  102.21  3.55 114.87  3.97 \n36MHz  78.45  2.91 89.89  3.37 \n24MHz  57.57  2.28 67.89  2.74 \n16MHz  44.85  1.86 54.35 2.30 \n8MHz  2.67 1.37 5.24 1.80 \nHSICLK (2) , enabling all \nperipherals  64MHz  196.28  18.20  215.44  18.73  \n48MHz  162.87  13.69  179.09  14.57  \n36MHz  139.39  10.47  154.12  11.17  \n24MHz  118.18  7.24 132.1  7.79 \n16MHz  105.49  5.05 119.13  5.55 \n8MHz  63.82  2.81 73.87  3.23 \n64MHz  196.28  4.08 215.30  4.52 \n \nwww.geeh y.co m                                                                       Page 46 \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nHSICLK (2) , turning off all \nperipherals  48MHz  162.78  3.24 178.89  3.64 \n36MHz  139.31  2.61 154.16  3.00 \n24MHz  118.11  1.98 132.08  2.60 \n16MHz  105.47  1.56 119.07  2.24 \n8MHz  63.79  1.08 73.77  1.74 \nTable 30 Power Consumption in Sleep Mode when the Program is Executed in RAM  \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower \nconsumption \nin sleep mode  HSECLK bypass (2) , enabling all \nperipherals  96MHz  206.61  26.59  227.46  28.59  \n72MHz  153.18  20.34  169.39  21.84  \n48MHz  102.25  13.79  115.00  15.433  \n36MHz  78.48  10.64  90.05  12.03  \n24MHz  57.53  7.48 67.93  8.90 \n16MHz  44.86  5.30 54.29  6.60 \n8MHz 2.68 3.07 5.20 4.38 \nHSECLK bypass (2) , turning off all \nperipherals  96MHz  206.56  6.06 227.52  7.34 \n72MHz  153.11  4.77 169.35  6.15 \n48MHz  102.22  3.53 114.85  4.81 \n36MHz  78.41  2.90 89.90  4.21 \n24MHz  57.48  2.27 67.99  3.56 \n16MHz  44.84  1.86 54.23 3.16 \n8MHz  2.66 1.37 5.28 2.66 \nHSICLK (2) , enabling all \nperipherals  64MHz  196.27  17.94  214.87  19.60  \n48MHz  162.87  13.48  178.97  15.27  \n36MHz  139.33  10.34  154.00  11.86  \n24MHz  118.13  7.20 131.99  8.50 \n16MHz  105.48  5.01 119.02  6.38 \n8MHz  63.82  2.79 73.82  4.05 \n64MHz  196.23  4.06 214.79  5.38 \n \nwww.geeh y.co m                                                                       Page 47 \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=105℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nHSICLK (2) , turning off all \nperipherals  48MHz  162.77  3.23 178.80  4.53 \n36MHz  139.31  2.60 153.92  3.86 \n24MHz  118.12  1.97 131.99  3.26 \n16MHz  105.45  1.56 118.97  2.81 \n8MHz  63.79  1.08 73.73  2.34 \nNote: \n(1) It is obtained from a comprehensive evaluation and is not tested in production.  \n(2) The external clock is 8MHz, and when f HCLK>8MHz, turn on PLL, otherwise, turn off PLL  \nTable 31 SDRAM is in the Run Mode, Power Consumption in Sleep Mode when the Program is Executed \nin Flash  \nParameter  Conditions  fHCLK Typical value (1)  Maximum value (1)  \nTA=25℃，VDD=3.3V TA=105℃，VDD=3.6V \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower \nconsumption \nin sleep mode  HSECLK bypass (2) , enabling all \nperip herals  96MHz  207.40  46.54 243.23  52.99 \n72MHz  153.97  39.16 182.24  45.06 \n48MHz  102.89  32.22 124.28  36.77 \n36MHz  78.75 28.49 98.29 32.56 \n24MHz  57.51 24.87 76.49 28.24 \n16MHz  44.73 22.32 63.42 25.47 \n8MHz  2.59 19.80 8.58 22.53 \nHSECLK bypass (2) , turning off all \nperipherals  96MHz  207.41  21.99 243.02  24.74 \n72MHz  153.93  20.82 182.13  23.49 \n48MHz  102.87  19.62 124.10  22.24 \n36MHz  78.74 19.04 98.15 21.53 \n24MHz  57.50 18.42 76.21 20.88 \n16MHz  44.74 18.04 63.29 20.44 \n8MHz  2.59 17.57 8.55 19.95 \nHSICLK (2) , enabling all \nperipherals  64MHz 195.54  36.52 229.41  41.55 \n48MHz  162.08  31.76 191.41  36.14 \n36MHz  138.38  28.21 165.76  34.89 \n24MHz  116.91  24.64 143.34  27.55 \n \nwww.geeh y.co m                                                                       Page 48 \nParameter  Conditions  fHCLK Typical value (1)  Maximum value (1)  \nTA=25℃，VDD=3.3V TA=105℃，VDD=3.6V \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \n16MHz 104.20  22.03 130.41  24.88 \n8MHz  62.65 19.50 76.30 21.97 \nHSICLK (2) , turning off all \nperipherals  64MHz 195.55  20.13 229.14  22.41 \n48MHz  162.06  19.36 191.09  21.70 \n36MHz  138.38  18.73 165.38  21.07 \n24MHz  116.92  18.13 143.02  20.45 \n16MHz 104.19  17.74 130.08  19.92 \n8MHz  62.64 17.31 76.02 19.51 \nNote:  \n(1) It is obtained from a comprehensive evaluation and is not tested in production.  \n(2) The external clock is 8MHz, and when f HCLK>8MHz, turn on PLL, otherwise, turn off PLL.  \nTable 32 SDRAM is in the Low Power  Mode, Power Consumption in Sleep  Mode when the Program is \nExecuted in Flash  \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=125℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower \nconsumption \nin sleep mode  HSECLK bypass (2) , enabling all \nperipher als 96 MHz  205.82  32.97  240.41  37.83  \n72MHz  152.49  25.78  179.31  29.22  \n48MHz  101.73  18.46  121.54  21.52  \n36MHz  77..66 14.96  95.95  17.98  \n24MHz  56.48  11.35  74.41  13.46  \n16MHz  43.67  8.81 61.17  10.93  \n8MHz  2.59 6.28 7.33 8.24 \nHSECLK bypass (2) , turning off all \nperipherals  96 MHz  205.85  15.26  240.02  19.43  \n72MHz  152.47  13.16  178.96  15.22  \n48MHz  101.71  10.99  121.48  15.74  \n36MHz  77.65  9.88 95.94  9.93 \n24MHz  56.48  8.71 74.58  8.25 \n16MHz  43.68  7.96 61.50  7.87 \n8MHz  2.59 7.16 7.50 6.96 \n64MHz 193.71  23.25  219.46  27.04  \n \nwww.geeh y.co m                                                                       Page 49 \nParameter  Conditions  fHCLK Typical value (1) Maximum value (1) \nTA=25℃，VDD=3.3V  TA=125℃，VDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nHSICLK (2) , enabling all \nperipherals  48MHz  160.46  18.25  182.24  21.78  \n36MHz  136.83  14.67  157.75  17.43  \n24MHz  115.36  10.98  136.35  12.96  \n16MHz 102.61  8.54 123.64  10.41  \n8MHz  62.07  5.99 74.24  7.76 \nHSICLK (2) , turn ing off all \nperipherals  64MHz 193.78  12.11  219.48  14.87  \n48MHz  160.46  10.68  182.29  14.97  \n36MHz  136.80  9.57 157.74 11.56  \n24MHz  115.37  8.41 136.44  9.88 \n16MHz 102.5 7 7.66 123.64  8.80 \n8MHz  62.06  6.85 123.64  7.71 \nNote:  \n(1) It is obtained from a c omprehensive evaluation and is not tested in production.  \n(2) The external clock is 8MHz, and when f HCLK>8MHz, turn on PLL, otherwise, turn off PLL.  \n5.7.4.  Power consumption in stop mode and standby mode  \nTable 33 Power Consumption in Stop Mode  and Standby Mode  \nParameter  Conditions  Typical value (1), (T A=25℃) Maximum \nvalue (1), \n(VDD=3.6V)  \nUnit VDD=2.4V  VDD=3.3V  VDD=3.6V  TA=105℃ \nIDDA  IDD IDDA  IDD IDDA  IDD IDDA  IDD \nPower \nconsumption \nin stop \nmode  Regulator in run mode, low -\nspeed and high -speed internal \nRC oscillators and high -speed \noscillator OFF(no independent \nwatchdog)  2.64 25.23  2.76 25.56  2.46 25.06  3.97 236.41  \nμA Regulator in low -power mode, \nlow-speed and high -speed \ninternal RC oscillators and high -\nspeed oscillator OFF(no \nindependent  watchdog)  2.58 12.76  2.70 12.93  2.44 12.80  3.96 214.83  \nPower \nconsumption \nin standby \nmode  Low-speed internal RC oscillator \nand independent watchdog ON  2.89 0.85 2.99 0.99 2.69 0.78 3.46 6.83 \nLow-speed internal RC oscillator \non, independent watchdog OF F 2.91 0.74 2.98 0.84 2.68 0.62 3.44 6.87 \nLow-speed internal RC oscillator \nand independent watchdog OFF, \nlow-speed oscillator and RTC \nOFF 2.42 0.34 2.52 0.40 2.28 0.30 3.10 6.37 \nNote: (1) It is obtained from a comprehensive evaluation and is not teste d in production.  \n \nwww.geeh y.co m                                                                       Page 50 \n5.7.5.  Backup domain power consumptio n \nTable 34 Backup Domain Power Consumption  \nSymbol  Conditions  Typical value (1), TA=25℃ Maximum value (1), VBAT=3.6V  \nUnit \nVBAT=1.8V  VBAT=2.4V  VBAT=3.3V  TA=25℃ TA=85℃ TA=105℃ \nIDD_V B\nAT The low -speed \noscillator and RTC are \nin ON state  0.79 0.97 1.21 2.78 2.6 4.2 μA \nNote: (1) It is obtained from a comprehensive evaluation and is not tested in production.  \n5.7.6.  Peripheral power consumption  \nThe HSECLK Bypass 1M is adopted as clock source, fPCLK=fH CLK=1M.  \nPeripheral power consumption = current that enables the peripheral clock -current that disables \nthe peripheral clock.  \nTable 35 Peripheral Power Consumption  \nParameter  Peripheral  Typical value (1) TA =25℃, VDD =3.3V  Unit \nPeripher al power \nconsumption  BusMatrix  3.875  \nμA/MHz  DMA1  5.25 \nDMA2  3.50 \nEMMC  19.25  \nCRC  0.86 \nSDIO  10.88  \nALL_AHB  43.62  \nAPB1 Bridge  1.00 \nTMR2  18.25  \nTMR3  17.75  \nTMR4  16.75  \nTMR5  17.75  \nTMR6  4.00 \nTMR7  4.00 \nWWDT  2.50 \nIWDT  3.87 \nSPI2/I2S2  2.88 \nSPI3/I2S3  2.88 \nUSART2  6.88 \nUSART3  6.75 \nUART4  6.38 \n \nwww.geeh y.co m                                                                       Page 51 \nParameter  Peripheral  Typical value (1) TA =25℃, VDD =3.3V  Unit \nUART5  6.25 \nI2C1  7.13 \nI2C2  7.00 \nUSBD1/USBD2  10.75  \nCAN1  10.38  \nCAN2  10.38  \nBAKPR  2.38 \nPMU  1.50 \nDAC  4.13 \nALL_APB1  150.28  \nAPB2 Bridge  2.75 \nGPIOA  5.00 \nGPIOB  5.00 \nGPIOC  4.75 \nGPIOD  4.75 \nGPIOE  4.63 \nGPIOF  4.00 \nADC1  10.50  \nADC2  10.50  \nADC3  10.50  \nTMR1  26.5 \nTMR8  25.5 \nSPI1  1.13 \nUSART1  8.00 \nALL_APB2  113.01  \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.8. Wake -up time in low power mode  \nThe measurement of wake -up time in low power mode is from the start of wake -up event to the \ntime when the user program reads the first instruction, in which V DD=V DDA. \n \nwww.geeh y.co m                                                                       Page 52 \nTable 36 Wake Up Time in Low -power Mode  \nSymbol  Parameter  Conditions  Typical value (T A=25℃) Maximum \nvalue  Unit \n2V 3.3V 3.6V \ntWUSLEEP  Wake -up from \nsleep mode  - 1.13 1.32 1.36 1.43 \nμs tWUSTOP  Wake up from stop \nmode  The voltage regulator is in \nrun mode  3..09  3.08 3.04 3.39 \nThe voltage regulator is in \nlow power mode  5.74 4.43 4.26 6.34 \ntWUSTDBY  Wake up from \nstandby mode  - 38.89  32.62  31.65  47.58  \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.9. Pin characteristics  \n5.9.1.  I/O pin characteristics  \nTable 37 DC Characteristics (test condition of V DD=2.7~3.6V, T A=-40~105℃) \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVIL Low level input voltage  \nCMOS port  - 1.40 - \nV VIH High level input voltage  1.76 - 1.81 \nVIL Low level input voltage  \nTTL port  1.25 - 1.39 \nVIH High level input voltage  1.58 - 1.74 \nVhys Standard I/O Schmitt trigger voltage \nhysteresis  - 360 - - mV \nI/O FT Schmitt trigger voltage \nhysteresis  330 - - mV \nIlkg Input leakage current  VSS ≤ V IN ≤ V DD \nStandard I/O port  - - 0.16 \nμA VIN=5V， \nI/O FT port  - - 0.16 \nRPU Weak pull -up equivalent resistance  VIN=VSS 37 42 47 kΩ \nRPD Weak pull -down equivalent \nresistance  VIN=VDD 37 42 47 kΩ \nNote: It is obtained from a comprehensive evaluation and is no t tested in production.  \nTable 38 AC Characteristics  \nMODEy[1:0]  \nConfiguration  Symbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \n10 \n(2MHz)  fmax(IO)out  Maximum frequency  CL=50 pF ， \nVDD=2~3.6V  - 2.00 MHz \ntf(IO)out  Output fall time from high to low \nlevel CL=50 pF ， \nVDD =2~3.6V  11.52  26.81  \nns \ntr(IO)out  Output rise time from low to high \nlevel 9.24 21.90  \n01 \n(10MHz)  fmax(IO)out  Maximum frequency  CL=50 pF ， \nVDD =2~3.6V  - 10.01  MHz \ntf(IO)out  Output fall time from high to low \nlevel CL=50 pF ， \nVDD =2~3.6V  8.51 17.93  \nns \ntr(IO)out  Output rise time from low to high \nlevel 6.71 17.92  \n \nwww.geeh y.co m                                                                       Page 53 \nMODEy[1:0]  \nConfiguration  Symbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \n11 \n(50MHz)  fmax(IO)out  Maximum frequency  CL=30 pF ， \nVDD =2.7~3.6V  - 50.25  MHz \ntf(IO)out  Output fall time from high to low \nlevel CL=30 pF ， \nVDD =2.7~3.6V  7.65 9.69 \nns \ntr(IO)out  Output rise time from low to high \nlevel 3.79 6.48 \nNote: (1) The rate of I/O port can be configured through MODEy.  \n(2) The data are obtained from a comprehensive evaluation and is not tested in production.  \nFigure 14 I/O AC Characteristics Definition  \nT10%50%90% 10%\n50%\n90%\ntr(IO)OUT tr(IO)OUTThe external \noutput load \nis 50pF\nIf (tr+tf) is less than or equal to (2/3) T and the \nduty cycle is (45~55%)\nWhen the load is 50pF, it reaches the maximum \nfrequency\n \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \nTable 39 Output Drive Current Characteristics (test condition V DD=2.7~3.6V, T A=-40~105℃) \nSymbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \nVOL Output low level voltage for an I/O pin when \n8 pins are sunk at same time  IIO = +8mA  \n2.7V<V DD<3.6V  - 0.49 \nV \nVOH Output high level voltage for an I/O pin when \n8 pins are sourced at  same time  VDD-0.4 - \nVOL Output low level voltage for an I/O pin when \n8 pins are sunk at same time  IIO = +20mA  \n2.7V<V DD<3.6V  - 1.50 \nV \nVOH  Output high level voltage for an I/O pin when \n8 pins are sourced at same time  VDD-1.2 - \n5.9.2.  NRST pin characteristi cs \nThe NRST pin input drive adopts CMOS process, which is connected with a permanent pull -up \nresistor R PU. \nTable 40 NRST Pin Characteristics (test condition V DD=3.3V, T A=-40~105℃) \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVIL(NRST)  NRST low level input voltage  - 1.36 1.44 1.48 \nV \nVIH(NRST)  NRST high level input v oltage  - 1.72 1.76 1.8 \nVhys(NRST)  NRST Schmitt trigger voltage \nhysteresis  - - 290 - mV \n \nwww.geeh y.co m                                                                       Page 54 \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nRPU  Weak pull -up equivalent \nresistance  VIN = V SS 30 40 53 kΩ \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.10.  Communication peri pherals  \n5.10.1.  I2C peripheral characteristics  \nTo achieve maximum frequency of I2C in standard mode, f PCLK1 must be greater than 2MHz. To \nachieve maximum frequency of I2C in fast mode, f PCLK1 must be greater than 4MHz.  \nTable 41 I2C Interface C haracteristics (T A=25℃, V DD=3.3V)  \nSymbol  Parameter  Standard I2C  Fast I2C  \nUnit Minimum \nvalue  Maximum \nvalue  Minimum \nvalue  Maximum \nvalue  \ntw(SCLL)  SCL clock low time  4.88 - 1.77 - \nμs \ntw(SCLH)  SCL clock high time  5.10 - 0.72 - \ntsu(SDA)  SDA setup time  1080 - 1000  - \nns th(SDA)  SDA data hold time  0 451.85  0 457.77  \ntr(SDA)/tr(SCL)  SDA and SCL rise time  - 381.63  - 389.56  \ntf(SDA )/tf(SCL)  SDA and SCL fall time  - 4.33 - 3.79 \nth(STA)  Start condition hold time  4.94 - 0.82 - \nμs tsu(STA)  Repeated start condi tion setup time  4.99 - 0.81 - \ntsu(STO)  Setup time of stop condition  4.92 - 0.81 - \ntw(STO:STA)  Time from stop condition to start condition \n(bus idle)  5.36 - 2.06 - \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n \nwww.geeh y.co m                                                                       Page 55 \nFigure 15 I2C Bus AC Waveform and Measurement Circuit  \nI²C BusVDD VDD\n4.7KΩ4.7KΩ\nSCLSDA\nRepeated start condition\nStart conditiontsu(STA)\ntsu(STO)tsu(STO:STA)Stop conditionStart condition\nth(SDA)tf(STA)SDA\ntr(SDA) tsu(SDA)\ntf(SCL)tf(SCL) tw(SCLL)SCLth(STA)tw(SCLH)MCU\nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD . \n5.10.2.  SPI peripheral characteristics  \nTable 42 SPI Characteristics (T A=25℃, VDD=3.3V)  \nSymbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \nfSCK \n1/tc(SCK)  SPI clock frequency  Master mode  - 18 \nMHz \nSlave mode  - 10 \ntr(SCK)  \ntf(SCK) SI clock rise and fall time  Load capacitance: C = 30pF  - 9.7 ns \ntsu(NSS)  NSS setup time  Slave mode  106.89  - ns \nth(NSS)  NSS hold time  Slave mode  80.67  - ns \ntw(SCKH)  \ntw(SCKL)  SCK high and low time  Main mode, f PCLK = 36MHz,  \nPrescaler coefficient=4  54 57 ns \ntsu(MI)  \ntsu(SI) Data input setup time  Master mode  17 - \nns \nSlave mode  20.93  - \nth(MI) \nth(SI) Data input hold time  Master mode  32.86  - \nns \nSlave mode  25.11  - \nta(SO) Data output access time  Slave mode, f PCLK = 20MHz  6.48 8.08 ns \ntdis(SO)  Data output prohibition time  Slave mode  14.28  - ns \ntv(SO) Effective time of data output  Slave mode ( after enable edge)  - 11.89  ns \n \nwww.geeh y.co m                                                                       Page 56 \nSymbol  Parameter  Conditions  Minimum \nvalue  Maximum \nvalue  Unit \ntv(MO) Effective time of data output  Master mode (after enable edge)  - 5.4 ns \nth(SO) \nData output hold time  Slave mode (after enable edge)  9.5 - \nns \nth(MO) Master mode (after enable edge)  1.05 - \nNote: It is obtained from a  comprehensive evaluation and is not tested in production.  \nFigure 16 SPI Timing Diagram - Slave Mode and CPHA=0  \nNSS Input\nMOSI  InputMISO  \nOutputCPHA =0\nCPOL =0\nCPHA =0\nCPOL =1\nMSB OUT BIT 6~1 OUT LSB OUT\nLSB IN MSB IN BIT 6~1 INth(NSS) tc(SCK)\ntr(SCK)tf(SCK)tdls(SO) th(SO) tV(SO)ta(SO)\ntSU(SI)tSU(NSS)\nth(SCKH )\ntW(SCKL )\nSCK Input\n \nFigure 17 SPI Timing Diagram - Slave Mode and CPHA=1  \nNSS Input\nMISO \nOutputCPHA=1\nCPOL=0\nCPHA=1\nMSB out BIT 6~1 OUT LSB OUT\nLSB IN Msb in BIT 6~1 INtc(SCK)\nth(SI) tSU(SI)th(NSS)\nMOSI InputCPOL=1\nSCK InputtSU(NSS)\ntW(SCKH)\ntW(SCKL)\nta(SO)tV(SO)th(SO)tf(SCK)tr(SCK)\ntdls(SO)\n \nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD . \n \nwww.geeh y.co m                                                                       Page 57 \nFigure 18 SPI Timing Diagram - Master Mode  \nHigh\nNSS input\nMOSI \noutputMISO input MSB IN\nMSB OUTBIT 6~1 IN LSB IN\nLSB OUT BIT 6~1 OUTCPHA=0CPOL=0\nCPHA=0CPOL=1\nCPHA=1CPOL=0\nCPHA=1CPOL=1tc(SCK)\nth(MI)\ntv(MO)th(MO)SCK input\nSCK input tW(SCKH)\ntW(SCKL)tSU(MI)tr(SCK)\ntf(SCK)\n \nNote: The measuring points are set at CMOS levels: 0.3V DD and 0.7V DD . \n5.11.  Analog peripher als \n5.11.1.  ADC  \nTest parameter description:  \n\uf06c Sampling rate: the number of conversion of analog quantity to digital quantity by ADC \nper second  \nSample rate=ADC clock/(number of sampling periods + number of conversion periods)  \n5.11.1.1.  12-bit ADC characteristics  \nTable 43 12-bit ADC Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVDDA Power supply voltage  - 2.4 - 3.6 V \nIDDA ADC pwoer \nconsumption  VDDA=3.3V，fADC=14MHz， \nSampling time=1.5 f ADC - 1 - mA \nfADC ADC freq uency  - 0.6 - 14 MHz \nCADC Internal sampling and \nholding capacitance  - - 8 - pF \nRADC Sampling resistor  - - - 1000  Ω \ntS Sampline Time  fADC=14MHz  0.107  - 17.1 μs \nTCONV Sampling and \nconversion time  fADC=14MHz, 12 -bit \nconversion  1 - 18 μs \n \nwww.geeh y.co m                                                                       Page 58 \nTable 44 12-bit ADC Accuracy  \nSymbol  Parameter  Conditions  Typical \nvalues  Maximum \nvalue  Unit \n|ET| Composite error  \nfPCLK=56M,  \nfADC=14M,  \nVDDA=2.4V -3.6V \nTA=-40℃~105℃ - 5 \nLSB |EO| Offset error  - 3.5 \n|EG| Gain error  - 3 \n|ED| Differential linear error  - 3 \n|EL| Integral linear error  - 4 \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.11.1.2.  Test of Built -in Reference Voltage Characteristics  \nTable 45 Embedded Reference Voltage Characteristics  \nSymbo l Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVREFINT  Built-in Reference Voltage  -40℃ < T A < \n+105℃ \nVDD= 2-3.6 V  1.2 1.23 1.26 V \nTS_vrefint  Sampling time of ADC when \nreading out internal reference \nvoltage  - - 5.1 17.1 μs \nVRERINT  Built-in reference voltage \nextends to temperature range  VDD=3V ± 10mV  - - 18 mV \nTcoeff Temperature coefficient  - - - 104 ppm/℃ \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n5.11.2.  DAC  \nTest parameter description:  \n\uf06c DNL differ ential non -linear error: the deviation between two consecutive codes is ——1 \nLSB \n\uf06c INL integral non -linear error: the difference between the measured value at code i and \nthe value at code i on the connection between code 0 and the last code 4095  \nTable 46 DAC Characteristics  \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nVDDA Analog power supply \nvoltage  - 2.4 - 3.6 V \nRLOAD Resistive load  Load is connected to VSSA with buffer \non 5 - - kΩ \nRO Output impedance  The resistive load between DAC_OUT \nand VSS is 1.5MΩ with buffer off  - - 15 kΩ \n \nwww.geeh y.co m                                                                       Page 59 \nSymbol  Parameter  Conditions  Minimum \nvalue  Typical \nvalues  Maximum \nvalue  Unit \nCLOAD Capacitive load  Maximum capacitive load at \nDAC_OUT pin with buffer on  - - 50 pF \nDAC_OUT \nmin Low DAC_OUT \nvoltage with buffer  Maximum output offset of DAC, \n(0x0E1) correspondi ng to 12 -bit input \ncode to V REF+= (0xF1B) at 3.6V and \nVREF+= (0x154) at 2.4V and (0xEAC)  0.2 - - V \nDAC_OUT \nmax High output voltage \nwith buffer  - - VDDA-0.2 V \nIDDA Power consumption of \nDAC in quiescent \nmode  Non-load, the input terminal adopts \nintermediat e code (0x800)  - - 295 uA \nNon-load, the input terminal adopts \ndifference code (0xF1C)  - - 340 uA \nDNL Differential non -linear \nerror  Configured with 12 -bit DAC  - - -0.5 LSB \nINL Integral non -linear \nerror  Configured with 12 -bit DAC  - - 4.13 LSB \nOffset  Offset error  VREF+=3.6V, configuring 12 -bit DAC  - - 1.23 LSB \nGain error  Gain error  Configured with 12 -bit DAC  - - -0.14 % \nNote: It is obtained from a comprehensive evaluation and is not tested in production.  \n \n \nwww.geeh y.co m                                                                       Page 60 \n6. Package information  \n6.1. LQFP100 package diagram  \nFigure 19 LQFP100 Package Diagram  \n \n \n（1） The figure is not drawn to scale.  \n（1） All pins should be soldered to the PC  \n\n \nwww.geeh y.co m                                                                       Page 61 \nTable 47 LQFP 100 Package Data  \nDIMENSION LIST （FOOTPRINT: 2.00 ） \nS/N SYM  DIMEN SIONS  REMARKS  \n1 A MAX. 1.600  OVERALL HEIGHT  \n2 A2 1.400±0.050  PKG THICKNESS  \n3 D 16.000±0.200  LEAD TIP TO TIP  \n4 D1 14.000±0.100  PKG LENGTH  \n5 E 16.000±0.200  LEAD TIP TO TIP  \n6 E1 14.000±0.100  PKG WDTH  \n7 L 0.600±0.150  FOOT LENGTH  \n8 L1 1.000 REF  LEAD LENGTH  \n9 e 0.500 BASE  LEAD PITCH  \n10 H（REF） （12.00） CUM LEAD PITCH  \n11 b 0.22±0.050  LEAD WIDTH  \n（1） Dimensions are displayed in mm  \nFigure 20 LQFP100 -100 pins, 14×14mm recommended welding Layout  \n \n（1） Dimensions are expressed in mm  \n\n \nwww.geeh y.co m                                                                       Page 62 \nFigure 21LQFP100 -100 pins, 14×14m m package identification  \nF103VCT6APM32\nA1\n2034\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n \n \nwww.geeh y.co m                                                                       Page 63 \n6.2. LQFP64 package diagr am \nFigure 22 LQFP64 Package Diagram  \n \n（1） The figure is not drawn to scale.  \n（2） All pins should be soldered to the PCB  \n \n \n\n \nwww.geeh y.co m                                                                       Page 64 \nTable 48 LQFP64 Package Data  \nDIMENSION LIST （FOOTPRINT: 2.00 ） \nS/N SYM  DIMEN SIONS  REMARKS  \n1 A MAX. 1.600  OVERALL HEIGHT  \n2 A2 1.400±0.050  PKG THICKNESS  \n3 D 12.000±0.200  LEAD TIP TO TIP  \n4 D1 10.000±0.100  PKG LENGTH  \n5 E 12.000±0.200  LEAD TIP TO TIP  \n6 E1 10.000±0.100  PKG WDTH  \n7 L 0.600±0.150  FOOT LENGTH  \n8 L1 1.000 REF  LEAD LENGTH  \n9 e 0.500 BASE  LEAD PITCH  \n10 H（REF） （7.500） CUM LEAD PITCH  \n11 b 0.22±0.050  LEAD WIDTH  \n（1） Dimensions are expressed in mm  \nFigure 23 LQFP64 -64 pins, 10×10mm recommended welding Layout  \n \n \n\n \nwww.geeh y.co m                                                                       Page 65 \nFigure 24 LQFP64 -64 pins, 10×10mm package identification  \nF103RCT6APM32\nA1\n2034\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n \n6.3. LQFP48 Package Diagram  \nFigure 25 LQFP48 Package Diagram  \n \n\n \nwww.geeh y.co m                                                                       Page 66 \n \n（1） The figure is not drawn to scale.  \n（2） All pins should be soldered to the P CB \nTable 49 LQFP48 Package Data  \nDIMENSION LIST(FOOTPRINT: 2.00)  \nS/N SYM  DIMEN SIONS  REMARKS  \n1 A MAX. 1.60  OVERALL HEIGHT  \n2 A1 0.1±0.05  STANDOFF  \n3 A2 1.40±0.05  PKG THICKNESS  \n4 D 9.00±0.20  LEAD TIP TO TIP  \n5 D1 7.00±0.10  PKG LENGTH  \n6 E 9.00±0.20  LEAD TIP TO TIP  \n7 E1 7.00±0.10  PKG WDTH  \n8 L 0.60±0.15  FOOT LENGTH  \n9 L1 1.00 REF  LEAD LENGTH  \n10 T 0.15 LEAD THICKNESS  \n11 T1 0.127±0.03  LEAD BASE METAL THICKNESS  \n12 a 0°~7°  FOOT ANGLE  \n13 b 0.22±0.02  LEAD WIDTH  \n14 b1 0.20±0.03  LEAD BASE METAL WIDTH  \n15 e 0.50 BASE  LEAD PITCH  \n16 H(REF.)  (5.50)  CUM. LEAD PITCH  \n17 aaa 0.2 PROFILE OF LEAD TIPS  \n18 bbb 0.2 PROFILE OF MOLD SURFACE  \n19 ccc 0.08 FOOT COPLANARITY  \n20 ddd 0.08 FOOT POSITION  \n（1） Dimensions are expressed in mm  \n\n \nwww.geeh y.co m                                                                       Page 67 \nFigure 26 LQFP48, 7×7mm recommended welding Layout  \n \n（1） Dimensions are expressed in mm  \nFigure 27 LQFP48 -48 pins, 7×7mm identification diagram  \nF103CCT6APM32\nA1\n2034\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n \n\n \nwww.geeh y.co m                                                                       Page 68 \n7. Packaging information  \n7.1. Reel packaging  \nFigure 28 Specification Drawing of Reel Packaging  \n \nA0 Dimension designed to accommodate the component width  \nB0 Dimension designed to accommodate the component length  \nK0 Dimension designed to accommodate the component thickness  \nW Overall width of the c arrier tape  \nQuadrant Assignments for PIN1 Orientation in Tape  \n \nReel Dimensions  \n\n \nwww.geeh y.co m                                                                       Page 69 \n \nAll photos are for reference only, and the appearance is subject to the product.  \nTable 50 Reel Packaging Parameter Specification Table  \nDevice  Package   \nType  Pins  SPQ  Reel \nDiameter  \n（mm） A0 \n（mm） B0 \n（mm） K0 \n（mm） W \n（mm） Pin1   \nQuadrant  \nAPM32F103RCT6  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32F103CCT6  LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F103CCT7  LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \n7.2. Tray packaging  \nFigure  29 Tray Packaging Diagram  \n \nTray Dimensions  \n\n \nwww.geeh y.co m                                                                       Page 70 \n \n \n \nAll photos are for reference only, and the appearance is subject to the product.  \nTable 51 Tray Packaging Parameter Specification Table  \nDevice  Package \nType  Pins  SPQ  X-Dimension  \n（mm） Y-Dimension  \n（mm） X-Pitch  \n（mm） Y-Pitch  \n（mm） Tray \nLength  \n（mm） Tray \nWidth  \n（mm） \nAPM32F 103VCT6S  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F 103VCT6  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F103RCT6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F103CCT6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F 103VCT7S  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F 103VCT7  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F103CCT7  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \n\n \nwww.geeh y.co m                                                                       Page 71 \n8. Orderin g information  \nFigure 30 Product Naming Rules  \nRCT6S\nNumber of pins\n  C=48 pins\n  R=64 pins\n  V=100 pinsSealed\nS=Sealed 2MB SDRAM\nBlank=Non-sealed\nTemperature range\n6=Industrial -grade temperature \nrange;-40 ~85 \n7= Industrial -grade temperature \nrange;-40 ~105 \nFlash memory \ncapacity\n  C =256 KBPackage\n  T=LQFP\n  U=QFNAPM32\nProduct series\n  APM32=Arm-based 32-bit MCU F\nProduct type \nF=Foundation103\nProduct subseries \n103=FoundationXXX\nOption \nXXX=Programmed device \ncode\nR=Reel package\n    Blank=Tray package\n \nTable 52 Ordering Information Table  \nOrder Code  Flash（KB） SRAM（KB） Package  SPQ  Temperature Range  \nAPM32F103CCT6 -R 256 64 LQFP48  2000  Industrial grade -40℃~85℃ \nAPM3 2F103CCT6  256 64 LQFP48  2500  Industrial grade -40℃~85℃ \nAPM32F103RCT6 -R 256 64 LQFP64  1000  Industrial grade -40℃~85℃ \nAPM32F103RCT6  256 64 LQFP64  1600  Industrial grade -40℃~85℃ \nAPM32F103VCT6  256 64 LQFP100  900 Industrial grade -40℃~85℃ \nAPM32F103VCT6S  256 64 LQFP100  900 Industrial grade -40℃~85℃ \nAPM32F103CCT7 -R 256 64 LQFP48  2000  Industrial grade -40℃~105℃ \nAPM32F103CCT7  256 64 LQFP48  2500  Industrial grade -40℃~105℃ \nAPM32F103VCT7  256 64 LQFP100  900 Industrial grade -40℃~105℃ \nAPM32F103VCT7S  256 64 LQFP10 0 900 Industrial grade -40℃~105℃ \nNote :SPQ= Minimum number of packages  \n \nwww.geeh y.co m                                                                       Page 72 \n9. Commonly used function module denomi nation  \nTable 53 Commonly Used Function Module Denomination  \nChinese description  Short name  \nReset management unit  RMU  \nClock ma nagement unit  CMU  \nReset and clock management  RCM  \nExternal interrupt  EINT  \nGenera -purpose IO  GPIO  \nMultiplexing IO  AFIO  \nWake up controller  WUPT  \nBuzzer  BUZZER  \nIndependent watchdog timer  IWDT  \nWindow watchdog timer  WWDT  \nTimer  TMR  \nCRC controller  CRC  \nPower Management Unit  PMU  \nDMA controller  DMA  \nAnalog -to-digital converter  ADC  \nReal-time clock  RTC \nExternal memory controller  EMMC  \nController local area network  CAN  \nI2C interface  I2C \nSerial peripheral interface  SPI \nUniversal asynchronous transmitter re ceiver  UART  \nUniversal synchronous and asynchronous transmitter receiver  USART  \nFlash interface control unit  FMC  \n \nwww.geeh y.co m                                                                       Page 73 \n10. Version  history  \nTable 54 Document version History  \nDate  Version  Change  History  \nJanuary 10, 2021  1.0 New \nMay 20, 2021  1.1 (1) Modify the header, front and back cover and the logo of \nthe package drawing  \n(2) Increase ESD and power consumption data of \nAPM32F103 xCTxS \nJune 30, 2021  1.2 Add Maximum Rated Current Features  \nMarch. 9, 2022  1.3 (1) Modify DAC data in electrical character istics  \n(2) Modify order code  \n(3) Delete relevant contents of apm32f103 RCT7 \nJune 30, 2022  1.4 (1) Modify  Arm trademark  \n(2) Add the statement  \nJuly 11, 2022  1.5 (1) Revise  “CAN_RX ” and “CAN_TX ” to “CAN1_RX ” \nand “CAN1_TX ” in PIN Information  \n \n  \n \nwww.geeh y.co m                                                                       Page 74 \nStatement  \n \nThis document  is formulated  and published by Geehy  Semiconductor Co., Ltd. (hereinafter referred to as \n“Geehy ”). The  contents in this document  are protected by laws and regulations of trademark, copyright and software \ncopyright. Geehy  reserves the right to make correct ions and modif ications  to this document at any time. Please read \nthis document carefully before using Geehy products . Once you use the Geehy product, it means that you (hereinafter \nreferred to as the “users”) have know n and accept ed all the contents of this document. Users shall  use the Geehy \nproduct  in accordance with relevant laws and regulations and the requirements of this document.  \n1. Ownership  \nThis document can only be used in connection  with the corresponding chip products or software products \nprovided by Geehy . Without the prior permission of Geehy , no unit or individual may copy, transcribe, modify,  edit \nor disseminate all or part of the contents of this document for any reason or in any form . \nThe “极海 ” or “Geehy ” words or graphics  with “®” or “TM” in this document a re trademarks of Geehy . Other \nproduct or service names displayed on Geehy products are the property of their respective owners.  \n2. No Intellectual Property License  \nGeehy owns all rights, o wnership and intellectual property rights involved in this document.  \nGeehy shall not be deemed to grant the license or right of any intellectual property to users explicitly or implicitly \ndue to the sale or distribution of Geehy products or this document.  \nIf any third party ’s products, services or intellectual property are involved in this document, it shall not be \ndeemed that Geehy authorizes users to use the aforesaid third party ’s products, services or intellectual property, unless \notherwise agreed in sa les order or sales contract.  \n3. Version Update  \nUsers can obtain the latest document of the corresponding model s when ordering Geehy products . \nIf the contents in this document are inconsistent with Geehy  products, the agreement in thesales order or the \nsales contract shall prevail.  \n4. Information Reliability  \nThe relevant data in this document are obtained from  batch test by Geehy  Laboratory or cooperative third -party \ntesting organization. However , clerical errors in correction or errors caused by differences  in testing environment  \nmay occur inevitably . Therefore, users should understand that Geehy does not bear any responsibility for such errors \n \nwww.geeh y.co m                                                                       Page 75 \nthat may occur in this document. The relevant data in this document are only used to guide users as performance \nparameter reference and do not constitute Geehy ’s guarantee for any product performance.  \nUsers shall select appropriate Geehy products according to their own needs, and effectively verify and test the \napplicability of Geehy products  to confirm that Geehy prod ucts meet their own needs, corresponding standards, safety \nor other reliability requirements . If loses are caused to users  due to the user ’s failure to fully verify and test Geehy \nproducts, Geehy will not bear any responsibility.  \n5. Legality  \n   USERS SHALL  ABIDE BY ALL APPLICABLE LOCAL LAWS AND REGULATIONS WHEN USING THIS \nDOCUMENT AND THE MATCHING GEEHY PRODUCTS. USERS SHALL UNDERSTAND THAT THE \nPRODUCTS MAY BE RESTRICTED BY THE EXPORT, RE -EXPORT OR OTHER LAWS OF THE \nCOUNTIRIES OF THE PRODUCTS SUPPLIERS, GEE HY , GEEHY DISTRIBUTORS AND USERS. USERS (ON \nBEHALF OR ITSELF, SUBSIDIARIES AND AFFILIATED ENTERPRISES) SHALL AGREE AND PROMISE \nTO ABIDE BY ALL APPLICABLE LAWS AND REGULATIONS ON THE EXPORT AND RE -EXPORT OF \nGEEHY PRODUCTS AND/OR TECHNOLOGIES AND DIRECT PROD UCTS.  \n6. Disclaimer  of Warranty  \nTHIS DOCUMENT  IS PROVIDED BY GEEHY "AS IS" AND THERE IS NO W ARRANTY OF ANY KIND, \nEITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE WARRANTIES OF \nMERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, TO THE EXTE NT PERMITTED BY \nAPPLICABLE LAW.  \nGEEHY WILL BEAR NO RESPONSIBILITY FOR ANY DISPUTES ARISING FROM THE SUBSEQUENT \nDESIGN OR USE BY USERS.  \n7. Limitation of Liability  \nIN NO EVENT UNLESS REQUIRED BY APPLICABLE LAW OR AGREED TO IN WRITING WILL \nGEEHY  OR ANY OTHER  PARTY WHO PROVIDE THE DOCUMENT  "AS IS", BE LIABLE FOR DAMAGES, \nINCLUDING ANY GENERAL, SPECIAL, DIRECT, INCIDENTAL OR CONSEQUENTIAL DAMAGES \nARISING OUT OF THE USE OR INABILITY TO USE THE DOCUMENT  (INCLUDING BUT NOT LIMITED \nTO LOSS OF DATA OR DATA BEING REN DERED INACCURATE OR LOSSES SUSTAINED BY USERS  OR \nTHIRD PARTIES).  \n8. Scope of Application  \n \nwww.geeh y.co m                                                                       Page 76 \nThe information in this document replaces the information provided in all previous versions of the document.  \n© 2021 -2022 Geehy  Semiconductor Co., Ltd. - All Rights Re served  \n \n \n'}]
!==============================================================================!
### Component Summary: APM32F103RCT6

#### Key Characteristics and Specifications:
- **Core**: 32-bit Arm® Cortex®-M3
- **Maximum Frequency**: Up to 96 MHz
- **On-chip Memory**:
  - Flash: 256 KB
  - SRAM: 64 KB
  - SDRAM: 2 MB (only applicable to sealed products)
- **Voltage Ratings**:
  - VDD: 2.0 to 3.6 V
  - VDDA: 2.0 to 3.6 V
  - VBAT (backup domain): 1.8 to 3.6 V
- **Current Ratings**: 
  - Total current into VDD/VDDA: 150 mA
  - I/O current: ±25 mA
- **Power Consumption**: Varies with frequency and mode; typical values at 3.3V and 25°C range from 206.63 μA at 96 MHz to lower values in sleep mode.
- **Operating Temperature Range**: 
  - Ambient: -40°C to 85°C
  - Junction: -40°C to 105°C
- **Package Type**: LQFP64
- **Special Features**:
  - Integrated peripherals including multiple USART, I2C, SPI, CAN interfaces, and ADC/DAC.
  - Low-power modes: Sleep, Stop, and Standby.
  - Debugging interfaces: JTAG and SWD.
- **Moisture Sensitive Level**: Not specified in the provided data.

#### Description:
The APM32F103RCT6 is a 32-bit microcontroller based on the Arm® Cortex®-M3 architecture. It is designed for high-performance applications requiring efficient processing capabilities and low power consumption. The microcontroller features a rich set of peripherals, including multiple communication interfaces (USART, I2C, SPI, CAN), analog-to-digital converters (ADC), and digital-to-analog converters (DAC). 

#### Typical Applications:
The APM32F103RCT6 is suitable for a wide range of applications, including:
- **Embedded Systems**: Ideal for various embedded applications due to its processing power and peripheral support.
- **Industrial Automation**: Used in control systems and automation equipment.
- **Consumer Electronics**: Suitable for smart devices and consumer electronics requiring efficient processing.
- **IoT Devices**: Its low power modes make it suitable for Internet of Things (IoT) applications where energy efficiency is critical.
- **Data Acquisition Systems**: The integrated ADC and DAC allow for effective data acquisition and processing.

This microcontroller is particularly advantageous in applications where performance, flexibility, and power efficiency are paramount.