Randal E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, August 1986[doi>10.1109/TC.1986.1676819]
J. Burnim , K. Sen, Heuristics for Scalable Dynamic Test Generation, Proceedings of the 2008 23rd IEEE/ACM International Conference on Automated Software Engineering, p.443-446, September 15-19, 2008[doi>10.1109/ASE.2008.69]
Cristian Cadar , Daniel Dunbar , Dawson Engler, KLEE: unassisted and automatic generation of high-coverage tests for complex systems programs, Proceedings of the 8th USENIX conference on Operating systems design and implementation, p.209-224, December 08-10, 2008, San Diego, California
Peter Boonstoppel , Cristian Cadar , Dawson Engler, RWset: attacking path explosion in constraint-based test generation, Proceedings of the Theory and practice of software, 14th international conference on Tools and algorithms for the construction and analysis of systems, March 29-April 06, 2008, Budapest, Hungary
Cristian Cadar , Vijay Ganesh , Peter M. Pawlowski , David L. Dill , Dawson R. Engler, EXE: automatically generating inputs of death, Proceedings of the 13th ACM conference on Computer and communications security, October 30-November 03, 2006, Alexandria, Virginia, USA[doi>10.1145/1180405.1180445]
Mingsong Chen , Prabhat Mishra , Dhrubajyoti Kalita, Coverage-driven automatic test generation for uml activity diagrams, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA[doi>10.1145/1366110.1366145]
Alessandro Cimatti , Alberto Griggio, Software model checking via IC3, Proceedings of the 24th international conference on Computer Aided Verification, July 07-13, 2012, Berkeley, CA[doi>10.1007/978-3-642-31424-7_23]
L. A. Clarke, A System to Generate Test Data and Symbolically Execute Programs, IEEE Transactions on Software Engineering, v.2 n.3, p.215-222, May 1976[doi>10.1109/TSE.1976.233817]
Edmund Clarke , Anubhav Gupta , Himanshu Jain , Helmut Veith, Model Checking: Back and Forth between Hardware and Software, Verified Software: Theories, Tools, Experiments: First IFIP TC 2/WG 2.3 Conference, VSTTE 2005, Zurich, Switzerland, October 10-13, 2005, Revised Selected Papers and Discussions, Springer-Verlag, Berlin, Heidelberg, 2005[doi>10.1007/978-3-540-69149-5_27]
E. Clarke, M. Talupur, H. Veith, and D. Wang. 2003. SAT based predicate abstraction for hardware verification. In Proceedings of the 6<sup>th</sup> International Conference on Theory and Applications of Satisfiability (SAT'03). 78--92.
Edmund M. Clarke , Masahiro Fujita , Sreeranga P. Rajan , Thomas W. Reps , Subash Shankar , Tim Teitelbaum, Program Slicing of Hardware Description Languages, Proceedings of the 10th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods, p.298-312, September 27-29, 1999
Flavio M. De Paula , Alan J. Hu, An effective guidance strategy for abstraction-guided simulation, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278498]
Farzan Fallah , Pranav Ashar , Srinivas Devadas, Simulation vector generation from HDL descriptions for observability-enhanced statement coverage, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.666-671, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310023]
Shai Fine , Avi Ziv, Coverage directed test generation for functional verification using bayesian networks, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775907]
M. Fujita, F. Fummi, G. Pravadelli, and S. Soffia. 2011. EFSM-based model-driven approach to concolic testing of system-level design. In Proceedings of the 9<sup>th</sup> IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE'11). 201--209.
Malay Ganai , Praveen Yalagandula , Adnan Aziz , Andreas Kuehlmann , Vigyan Singhal, SIVA: A System for Coverage-Directed State Space Search, Journal of Electronic Testing: Theory and Applications, v.17 n.1, p.11-27, February 2001[doi>10.1023/A:1011189608077]
Malay Ganai , Aarti Gupta, Tunneling and slicing: towards scalable BMC, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391507]
I. Ghosh , M. Fujita, Automatic test pattern generation for functional register-transfer level circuits using assignment decision diagrams, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.3, p.402-415, November 2006[doi>10.1109/43.913758]
Patrice Godefroid, Compositional dynamic test generation, Proceedings of the 34th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages, January 17-19, 2007, Nice, France[doi>10.1145/1190216.1190226]
Patrice Godefroid , Nils Klarlund , Koushik Sen, DART: directed automated random testing, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065036]
P. Godefroid, M. Y. Levin, and D. A. Molnar. 2008. Automated whitebox fuzz testing. In Proceedings of the Network and Distributed System Security Symposium (NDSS'08). 151--166.
Patrice Godefroid , Aditya V. Nori , Sriram K. Rajamani , Sai Deep Tetali, Compositional may-must program analysis: unleashing the power of alternation, Proceedings of the 37th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages, January 17-23, 2010, Madrid, Spain[doi>10.1145/1706299.1706307]
Aarti Gupta, From hardware verification to software verification: re-use and re-learn, Proceedings of the 3rd international Haifa verification conference on Hardware and software: verification and testing, October 23-25, 2007, Haifa, Israel
Onur Guzey , Li-C. Wang, Coverage-directed test generation through automatic constraint extraction, Proceedings of the 2007 IEEE International High Level Design Validation and Test Workshop, p.151-158, November 07-09, 2007[doi>10.1109/HLDVT.2007.4392805]
ITC99. 1999. ITC99 circuit benchmark. http://www.cerc.utexas.edu/itc99-benchmarks/bench.html/.
ITRS. 2011. The international technology roadmap for semiconductor. http://public.itrs.net.
Himanshu Jain , Daniel Kroening , Natasha Sharygina , Edmund Clarke, Word level predicate abstraction and refinement for verifying RTL verilog, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065697]
Robert Brent Jones , David L. Dill, Applications of symbolic simulation to the formal verification of microprocessors, Stanford University, Stanford, CA, 1999
Alferd KÃ¶lbl , James Kukula , Robert Damiano, Symbolic RTL simulation, Proceedings of the 38th annual Design Automation Conference, p.47-52, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378278]
Heon-Mo Koo , Prabhat Mishra, Test generation using SAT-based bounded model checking for validation of pipelined processors, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA[doi>10.1145/1127908.1127991]
Volodymyr Kuznetsov , Johannes Kinder , Stefan Bucur , George Candea, Efficient state merging in symbolic execution, Proceedings of the 33rd ACM SIGPLAN conference on Programming Language Design and Implementation, June 11-16, 2012, Beijing, China[doi>10.1145/2254064.2254088]
L. Liu and S. Vasudevan. 2009. STAR: Generating input vectors for design validation by static analysis of RTL. In Proceedings of the IEEE High Level Design Validation and Test Workshop (HLDVT'09). 32--37.
L. Liu and S. Vasudevan. 2011. Efficient validation input generation in RTL by hybridized source code analysis. In Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition (DATE'11). 1--6.
Rupak Majumdar , Ru-Gang Xu, Reducing Test Inputs Using Information Partitions, Proceedings of the 21st International Conference on Computer Aided Verification, June 26-July 02, 2009, Grenoble, France[doi>10.1007/978-3-642-02658-4_41]
Kenneth Lauchlin McMillan, Symbolic model checking: an approach to the state explosion problem, Carnegie Mellon University, Pittsburgh, PA, 1992
Prabhat Mishra , Nikil Dutt, Functional Coverage Driven Test Generation for Validation of Pipelined Processors, Proceedings of the conference on Design, Automation and Test in Europe, p.678-683, March 07-11, 2005[doi>10.1109/DATE.2005.162]
Prabhat Mishra , Nikil Dutt, Specification-driven directed test generation for validation of pipelined processors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-36, July 2008[doi>10.1145/1367045.1367051]
Maher Mneimneh , Karem Sakallah, SAT-based sequential depth computation, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119790]
OPENRISC. 2014. Openrisc web page. http://www.opencores.org.
Xiaoke Qin , Prabhat Mishra, Automated generation of directed tests for transition coverage in cache coherence protocols, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Koushik Sen , Darko Marinov , Gul Agha, CUTE: a concolic unit testing engine for C, Proceedings of the 10th European software engineering conference held jointly with 13th ACM SIGSOFT international symposium on Foundations of software engineering, September 05-09, 2005, Lisbon, Portugal[doi>10.1145/1081706.1081750]
Smitha Shyam , Valeria Bertacco, Distance-guided hybrid verification with GUIDO, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
STAR. 2014. Project star download URL. http://users.crhc.illinois.edu/liu187/.
Sasidhar Sunkari , Supratik Chakraborty , Vivekananda Vedula , Kailasnath Maneparambil, A Scalable Symbolic Simulator for Verilog RTL, Proceedings of the 2007 Eighth International Workshop on Microprocessor Test and Verification, p.51-59, December 05-06, 2007[doi>10.1109/MTV.2007.13]
David G. Chinnery, A Functional Validation Technique: Biased-Random Simulation Guided by Observability-Based Coverage, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.82, September 23-26, 2001
Nikolai Tillmann , Jonathan De Halleux, Pex: white box test generation for .NET, Proceedings of the 2nd international conference on Tests and proofs, April 09-11, 2008, Prato, Italy
Shobha Vasudevan , Jacob A. Abraham, High level static analysis of system descriptions for taming verification complexity, University of Texas at Austin, Austin, TX, 2007
Shobha Vasudevan , David Sheridan , Sanjay Patel , David Tcheng , Bill Tuohy , Daniel Johnson, GoldMine: automatic assertion generation using data mining and static analysis, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Vivekananda M. Vedula , Jacob A. Abraham , Jayanta Bhadra , Raghuram Tupuri, A Hierarchical Test Generation Approach Using Program Slicing Techniques on Hardware Description Languages, Journal of Electronic Testing: Theory and Applications, v.19 n.2, p.149-160, April 2003[doi>10.1023/A:1022885523034]
Shireesh Verma , Kiran Ramineni , Ian G. Harris, An efficient control-oriented coverage metric, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120858]
David Ward , Fabio Somenzi, Decomposing image computation for symbolic reachability analysis using control flow information, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233662]
Weixin Wu , Michael S. Hsiao, Efficient design validation based on cultural algorithms, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403473]
YICES. 2014. Yices SMT solver. http://yices.csl.sri.com/.
