# Verilog-layer1-08-04-end
![image](https://github.com/YunJoongChul/Verilog-layer1-08-04-end/assets/86291432/2076d6e4-fb0f-406a-a121-246d86244905)
