v 20140915 2
B 350 0 1500 1500 3 0 0 0 -1 -1 0 0 -1 -1 -1 -1
T 350 1575 2 10 0 1 0 0 1
device=BLOCK
T 0 1825 2 10 0 0 0 0 1
comment=VERILOG_PORTS=POSITIONAL
P 350 1200 50 1200 1 0 1
{
T 412 1150 5 8 1 1 0 0 1
pinnumber=IO1
T 62 1250 5 8 0 1 0 0 1
pinseq=1
T 162 1250 5 8 0 1 0 0 1
pintype=io
T 412 1150 9 8 1 1 0 0 1
pinlabel=IO1
}
P 350 900 50 900 1 0 1
{
T 412 850 5 8 1 1 0 0 1
pinnumber=IO2
T 62 950 5 8 0 1 0 0 1
pinseq=2
T 162 950 5 8 0 1 0 0 1
pintype=io
T 412 850 9 8 1 1 0 0 1
pinlabel=IO2
}
P 350 600 50 600 1 0 1
{
T 424 550 5 8 1 1 0 0 1
pinnumber=INPUT1
T 74 650 5 8 0 1 0 0 1
pinseq=3
T 174 650 5 8 0 1 0 0 1
pintype=in
T 424 550 9 8 1 1 0 0 1
pinlabel=INPUT1
}
P 350 300 50 300 1 0 1
{
T 424 250 5 8 1 1 0 0 1
pinnumber=INPUT2
T 74 350 5 8 0 1 0 0 1
pinseq=4
T 174 350 5 8 0 1 0 0 1
pintype=in
T 424 250 9 8 1 1 0 0 1
pinlabel=INPUT2
}
P 1850 900 2150 900 1 0 1
{
T 1150 850 5 8 1 1 0 0 1
pinnumber=OUTPUT1
T 1950 950 5 8 0 1 0 0 1
pinseq=5
T 2050 950 5 8 0 1 0 0 1
pintype=out
T 1150 850 9 8 1 1 0 0 1
pinlabel=OUTPUT1
}
V 1900 600 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 1950 600 2150 600 1 0 1
{
T 1150 550 5 8 1 1 0 0 1
pinnumber=OUTPUT2
T 1950 650 5 8 0 1 0 0 1
pinseq=6
T 2050 650 5 8 0 1 0 0 1
pintype=out
T 1150 550 9 8 1 1 0 0 1
pinlabel=OUTPUT2
}
T 1300 1600 5 10 0 0 0 0 1
refdes=none
T 0 2050 9 10 0 0 0 0 1
numslots=0
T 0 2250 9 10 0 0 0 0 1
footprint=unknown
