Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 21 Nov 2018 11:01:29 -0000
Received: from icoremail.net (unknown [209.85.214.172])
	by mail-app2 (Coremail) with SMTP id by_KCgDXv2LRN_VbuDXHAQ--.58507S3;
	Wed, 21 Nov 2018 18:47:46 +0800 (CST)
Received: from mail-pl1-f172.google.com (unknown [209.85.214.172])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwAnDEjPN_Vb4_RiAA--.13311S3;
	Wed, 21 Nov 2018 18:47:44 +0800 (CST)
Received: by mail-pl1-f172.google.com with SMTP id gn14so4992780plb.10
        for <xuliker@zju.edu.cn>; Wed, 21 Nov 2018 02:47:44 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:dkim-signature
         :dmarc-filter:from:to:cc:subject:date:message-id:sender:precedence
         :list-id;
        bh=vU4ZJbJf3zUwIZSiJgrsLuQVp6rl6oLlCtzqYEm2+1g=;
        b=Jd8N6ELCbqkgyAbf314yRvLbsvPUxf+Ts+qoT+ugyopDzBrsBqhylJGqR9NievS4sr
         Jrz9HEb6k8J5Fw1L+Z1Vub9qplW4oCI1IU/uBA0u0P23ZdYjAHDfCwVMyjlf0I5QJXqh
         LS5DISAkmLCkLb1TkCgGaWTSBoRZy05pEHeYRALlfHUriEuWu74PeqNPzseaTEIPBk8X
         augZsmWTRgBJA4A3NuDK5bfOHiSlOJv+0AIoSBVRdnhqYs4W1rojE/U2L5wGYIGe1WsN
         NogY6DY9p7gSUZaxb+sWUt/bIThz8wkF9rdJ8izM+bomZeQcR9Qq1VZOz0PB/VhVdQGn
         la0w==
X-Gm-Message-State: AGRZ1gL1TKOxI2Vw29mv5AEtlgHv5xKT66CloI++dSL/IzVvMPeN63G7
	wXLisTS72VU5OsYHukTjtIxd0iuKvSdNjESojkklQt6EF2IxTpM=
X-Received: by 2002:a62:6085:: with SMTP id u127-v6mr6522031pfb.147.1542797263686;
        Wed, 21 Nov 2018 02:47:43 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp1778499pju;
        Wed, 21 Nov 2018 02:47:42 -0800 (PST)
X-Google-Smtp-Source: AFSGD/UjbmGaJGmiwnA9Tc1P5vYQfkEh7Mg4FbjW1ld1X+bbUvVPvHlIjRH+hifvhls/VlCjfiQf
X-Received: by 2002:a63:200e:: with SMTP id g14mr5498712pgg.235.1542797262787;
        Wed, 21 Nov 2018 02:47:42 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542797262; cv=none;
        d=google.com; s=arc-20160816;
        b=wdcvSDkLUxPU/rPJMvQ7RbS7QPaOtobeZo52z4HGosArPffPNGBv3fzi6NCqt0T7Oc
         kFDGvD9EI+9poZGdUJRpVLQWlb5yoWILBHvp58IgmlaaPJGJI2jstRZOKOtbSRqJBoVB
         RspdL7xlHffH61av2Et9dPhna0eqN5C+kVXwRT+KwCSopeVMW41r6LULEDvj6oq18AjO
         Rm33lBMRAJf6FPpj4aar7RP96oVcJ/6mVY4tadapMuqYi3blszOUWXK6qvprQbGgyqwL
         dg4pczneIjIce8f0UdUCtODSIuacOfn5fFMOEcOsKFw6Sm1+MwqVIo31zRTPziC/RsT8
         lRbQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:message-id:date:subject:cc:to:from
         :dmarc-filter:dkim-signature:dkim-signature;
        bh=vU4ZJbJf3zUwIZSiJgrsLuQVp6rl6oLlCtzqYEm2+1g=;
        b=mey5c7Hm6sOqpihNPmvWhq7jeivW5Dn9rje79/FRxWnnWmVwYmYe25j4Ji0KoCXSbj
         1F5BUPWs9goy60xqIXbJQm0+sWh1sWmDMSIiMRr2BXU9ZC1sHRqWOXlXDVCQhMdbssx5
         XouIuoKglqJkzz37UswFmJ+Fzj7WeNYbA2sNr33nPEhWMCUpVUUKkfNCsToW27sFpGDd
         QapavaswUBU//zwAUY+t+jg0jFeuYV5tH88cZFuNpfhsVeqm5AdHm4o/i81KzzYwO8Fw
         TVWLPO7CSIMMkVPIgyMJjFJov5dB3qdfQECV9MCkfX6+RdmUxcVGL3tZEUrn9iW/aMgl
         XEfw==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@codeaurora.org header.s=default header.b=EcqEKCLc;
       dkim=pass header.i=@codeaurora.org header.s=default header.b=Y8Y5m6ZG;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id c13-v6si44132538pfn.184.2018.11.21.02.47.28;
        Wed, 21 Nov 2018 02:47:42 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729243AbeKUVQ6 (ORCPT <rfc822;nullbytes00@gmail.com>
        + 99 others); Wed, 21 Nov 2018 16:16:58 -0500
Received: from smtp.codeaurora.org ([198.145.29.96]:46798 "EHLO
        smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728177AbeKUVQ6 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 21 Nov 2018 16:16:58 -0500
Received: by smtp.codeaurora.org (Postfix, from userid 1000)
        id 94D0E602D7; Wed, 21 Nov 2018 10:43:03 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1542796983;
        bh=MFGfn1YqQ+11f76bcdXQvOko2Z5OI0ImcCxJfnkg3EE=;
        h=From:To:Cc:Subject:Date:From;
        b=EcqEKCLcLBeWt651lDimD2PEHU5FlJOJSW4nu/YkZBFxfVO0yi+gfcrQ/MWEqB50g
         wlJVplAKbnepfUjZgaRkWmVhztb4QbVqRSYLRo4S25o6fVuE6jfLG1Lw0jNr1evVu0
         SdUr8r65UmQvTJZuCmqlY+ZyN2q9OJnPO3SGPfwM=
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
        pdx-caf-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-2.7 required=2.0 tests=ALL_TRUSTED,BAYES_00,
        DKIM_INVALID,DKIM_SIGNED autolearn=no autolearn_force=no version=3.4.0
Received: from tdas-linux.qualcomm.com (blr-c-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.19.19])
        (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits))
        (No client certificate requested)
        (Authenticated sender: tdas@smtp.codeaurora.org)
        by smtp.codeaurora.org (Postfix) with ESMTPSA id 600DA602D7;
        Wed, 21 Nov 2018 10:42:58 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org;
        s=default; t=1542796982;
        bh=MFGfn1YqQ+11f76bcdXQvOko2Z5OI0ImcCxJfnkg3EE=;
        h=From:To:Cc:Subject:Date:From;
        b=Y8Y5m6ZG/Tu8E9KYctIN5xZwsg1hmmuL0N4RmFHMlHZLrrt7bNmitRLLD7xpP3dW7
         geB/Emd/nwvM40a5pPaK1tlgc/nDGEuK8onTKH50/DZaEQWtcsxJ4t1VOYglfe5b4l
         So8fGpgnANp7euHn/83QX0a1FjKfTdhDMaYZp208=
DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 600DA602D7
From: Taniya Das <tdas@codeaurora.org>
To: "Rafael J. Wysocki" <rjw@rjwysocki.net>,
        Viresh Kumar <viresh.kumar@linaro.org>,
        linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org,
        Stephen Boyd <sboyd@kernel.org>
Cc: Rajendra Nayak <rnayak@codeaurora.org>, devicetree@vger.kernel.org,
        robh@kernel.org, skannan@codeaurora.org,
        linux-arm-msm@vger.kernel.org, amit.kucheria@linaro.org,
        evgreen@google.com, Taniya Das <tdas@codeaurora.org>
Subject: [PATCH v10 0/2] cpufreq: qcom-hw: Add support for QCOM cpufreq HW driver
Date: Wed, 21 Nov 2018 16:12:45 +0530
Message-Id: <1542796967-5949-1-git-send-email-tdas@codeaurora.org>
X-Mailer: git-send-email 1.9.1
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwAnDEjPN_Vb4_RiAA--.13311S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxGF18Cw45ZFWDKF4fKF17Wrg_yoWrCw4xpa
	ykurZxtr1ktFZrJwn3Jw4xWryfu3WkCFWUGr13Xa4ayas09FnYqayjkFyrAFyrGrZrZ34U
	AFyY9ws7Kay5Aa7anT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUPIb7Iv0xC_KF4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_JF0_
	Jw1lYx0Ex4A2jsIE14v26F4j6r4UJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IYc2Ij64
	vIr41l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc7Ca8VAvwVCFzxkY4VCF77xAMxkI
	ecxEwVCI4VW8twCY0x0Ix7I2Y4AK64vIr41lcIIF0xvE2Ix0cI8IcVAFwI0_Gr0_Xr1lcI
	IF0xvE2Ix0cI8IcVCY1x0267AKxVW8JVWxJwCYIxAIcVC2z280aVAFwI0_Cr1j6rxdMxvI
	42IY6I8E87Iv6xkF7I0E14v26F4UJVW0owCF04k20xvY0x0EwIxGrwCF04k20xvEw4C26c
	xK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8JwC20s026c02F40E14v2
	6r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1VAFwI0_Jw0_GFylIxkGc2
	Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6r4j6FyUYxBIdaVFxhVjvjDU0xZFpf9x07bU
	CztUUUUU=

 [v10]
  * Update Documentation binding for cpufreq node.
  * Make the driver 'tristate' instead of 'bool' and update code.
  * Update the clock name to reflect the hardware name.
  * Remove support for varying offset.

 [v9]
  * Update the Documentation binding for freq-domain-cells & cpufreq node.
  * Address comments in Kconfig.arm & Makefile.
  * Remove include file & MODULE_DESCRIPTION not required.
  * Fix the code for 'of_node_put(cpu_np)'.

 [v8]
   * Address comments to update code to take cpufreq_hw phandle and index from
     the CPU nodes.
   * Updated the Documentation for the above change in DT.
   * Updated logic for assigning 'qcom_freq_domain_map' for related CPUs.
   * Clock input to the HW block is taken from DT which has been updated in
     code and Device tree documentation.

 [v7]
   * Updated the logic to check for related CPUs.

 [v6]
   * Renamed match table 'qcom_cpufreq_hw_match'.
   * Renamed 'qcom_read_lut' to 'qcom_cpufreq_hw_read_lut'.
   * Updated the logic to check for related CPUs at the beginning of the
     'qcom_cpu_resources_init'.
   * Use devm_ioremap_resource instead of devm_ioremap.
   * Update the use of of_node_put to handle error conditions.
   * Use policy->cached_resolved_idx in fast switch callback.
   * Keep precalculated offsets 'reg_bases'.
   * XO clock is taken from Device tree.
   * Update documentation binding for clocks/clock-names.
   * Minor comments in Kconfig.arm.
   * Comments to move dev_info to dev_dbg.

 [v5]
   * Remove mapping different register regions of perf/lut/enable,
     instead map the entire HW region.
   * Add reg_offset/cpufreq_qcom_std_offsets to be supplied as device data.
   * Check of src == 0 during lut read.
   * Add of_node_put(cpu_np) in qcom_get_related_cpus
   * Update the qcom_cpu_resources_init for register offset data,
     and cleanup the related cpus to keep a single copy of CPUfreq.
   * Replace FW with HW, update Kconfig, rename filename qcom-cpufreq-hw.c
   * Update the documentation binding to reflect the changes of mapping the
   * entire HW region.

 [v4]
   * Fixed console messages as per comments.
   * Return error from qcom_resources_init()
     in the cases where failed to get frequency domain.
   * Rename cpu_dev to cpu_np in qcom_resources_init,
     qcom_get_related_cpus(). Also use temp variable freq_np in
     qcom_get_related_cpus().
   * Update qcom_cpufreq_fw_get() to use the policy data to incoporate
     the hotplug use case.
   * Update code to use of fast_switching.
   * Check for !c->max_cores instead of cpumask_empty in
     qcom_get_related_cpus().
   * Update the logic of assigning 'c' to qcom_freq_domain_map[cpu].

 [v3]
   * Remove index check from 'qcom_cpufreq_fw_target_index'.
   * Update the Documentation binding to add the platform specific properties in
     the CPU nodes, node name "qcom,freq-domain".
   * Update return value to '0' from -ENODEV from 'qcom_cpufreq_fw_get'.
   * Update the logic for boost frequency to use local variables instead of
     cpufreq driver data in 'qcom_read_lut'.
   * Update the logic in 'qcom_get_related_cpus' to find the related cpus.
   * Update the reg-names to remove "_base" and also update the binding with the
     description of these registers.
   * Update the logic in 'qcom_resources_init' to address the new device tree
     notation of handling the frequency domain phandles.

 [v2]
   * Fixed the alignment issues in "qcom_cpufreq_fw_target_index" for dev_err and
     also for "qcom_cpu_resources_init".
   * Removed ret = 0 from qcom_get_related_cpus and added to check for
     cpu_mask_empty to return -ENOENT.
   * Fixes qcom_cpu_resources_init function
   * Remove initialization of 'index'
   * Check for valid 'c'
   * Removed initialization of 'prev_cc' from 'qcom_read_lut'.

Taniya Das (2):
  dt-bindings: cpufreq: Introduce QCOM CPUFREQ Firmware bindings
  cpufreq: qcom-hw: Add support for QCOM cpufreq HW driver

 .../bindings/cpufreq/cpufreq-qcom-hw.txt           | 172 ++++++++++
 drivers/cpufreq/Kconfig.arm                        |  11 +
 drivers/cpufreq/Makefile                           |   1 +
 drivers/cpufreq/qcom-cpufreq-hw.c                  | 346 +++++++++++++++++++++
 4 files changed, 530 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/cpufreq/cpufreq-qcom-hw.txt
 create mode 100644 drivers/cpufreq/qcom-cpufreq-hw.c

--
Qualcomm INDIA, on behalf of Qualcomm Innovation Center, Inc.is a member
of the Code Aurora Forum, hosted by the  Linux Foundation.
