

================================================================
== Vivado HLS Report for 'cin_load_ddr_read'
================================================================
* Date:           Thu Nov  5 03:53:54 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     3.484|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                   Loop Name                   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.gep.global_cin.V                      |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- L_memcpy.cin_burst_buf.V.addr1.global_cin.V  |    ?|    ?|        72|          1|          1|     ?|    yes   |
        |- memcpy.gep.global_cin.V                      |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +-----------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 72
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 149
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 24 25 26 }
  Pipeline-1 : II = 1, D = 72, States = { 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 }
  Pipeline-2 : II = 1, D = 3, States = { 146 147 148 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!brmerge)
	28  / (brmerge & !or_cond2)
	117  / (brmerge & or_cond2)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	27  / (exitcond2)
	25  / (!exitcond2)
25 --> 
	26  / true
26 --> 
	24  / true
27 --> 
	149  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	116  / (exitcond_flatten)
	45  / (!exitcond_flatten)
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	44  / true
116 --> 
	149  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	149  / (exitcond7)
	147  / (!exitcond7)
147 --> 
	148  / true
148 --> 
	146  / true
149 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.23>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%max_pool_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %max_pool)"   --->   Operation 150 'read' 'max_pool_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%change_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %change)"   --->   Operation 151 'read' 'change_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%num_tile_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_tile)"   --->   Operation 152 'read' 'num_tile_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%in_w_iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_w_iter)"   --->   Operation 153 'read' 'in_w_iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%in_h_iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_h_iter)"   --->   Operation 154 'read' 'in_h_iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%in_num_iter_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in_num_iter)"   --->   Operation 155 'read' 'in_num_iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%cin_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cin_offset)"   --->   Operation 156 'read' 'cin_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%FILTER_S_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %FILTER_S)"   --->   Operation 157 'read' 'FILTER_S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%LAYER_IN_W_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_W_T)"   --->   Operation 158 'read' 'LAYER_IN_W_T_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%LAYER_IN_H_T_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_H_T)"   --->   Operation 159 'read' 'LAYER_IN_H_T_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_T_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %LAYER_IN_NUM_T)"   --->   Operation 160 'read' 'LAYER_IN_NUM_T_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%LAYER_IN_W_HW_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_W_HW)"   --->   Operation 161 'read' 'LAYER_IN_W_HW_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%LAYER_IN_H_HW_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LAYER_IN_H_HW)"   --->   Operation 162 'read' 'LAYER_IN_H_HW_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%global_cin_V_offset_s = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %global_cin_V_offset)"   --->   Operation 163 'read' 'global_cin_V_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%FILTER_S_cast1_cast = zext i16 %FILTER_S_read to i17"   --->   Operation 164 'zext' 'FILTER_S_cast1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_T_cast = zext i16 %LAYER_IN_NUM_T_read to i32"   --->   Operation 165 'zext' 'LAYER_IN_NUM_T_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3240 x i512]* %cin_burst_buf_V, [1 x i8]* @p_str112, [11 x i8]* @p_str314, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [5 x i8]* @p_str415, [5 x i8]* @p_str516, [1 x i8]* @p_str112)"   --->   Operation 166 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %global_cin_V, [6 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [6 x i8]* @p_str59, [6 x i8]* @p_str60, [1 x i8]* @p_str112, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str112, [1 x i8]* @p_str112)"   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %LAYER_IN_H_HW_read, i32 4, i32 31)" [kernel.cpp:45]   --->   Operation 168 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (1.24ns)   --->   "%icmp = icmp ne i28 %tmp, 0" [kernel.cpp:45]   --->   Operation 169 'icmp' 'icmp' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (1.26ns)   --->   "%notrhs = icmp ugt i32 %LAYER_IN_W_HW_read, 54" [kernel.cpp:45]   --->   Operation 170 'icmp' 'notrhs' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node brmerge)   --->   "%tmp2 = or i1 %icmp, %max_pool_read" [kernel.cpp:45]   --->   Operation 171 'or' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.48ns) (out node of the LUT)   --->   "%brmerge = or i1 %tmp2, %notrhs" [kernel.cpp:45]   --->   Operation 172 'or' 'brmerge' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %brmerge, label %2, label %1" [kernel.cpp:45]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [7/7] (1.49ns)   --->   "%tmp_374 = mul i32 %LAYER_IN_W_HW_read, %LAYER_IN_H_HW_read" [kernel.cpp:47]   --->   Operation 174 'mul' 'tmp_374' <Predicate = (!brmerge)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (1.18ns)   --->   "%tmp_s = icmp eq i16 %FILTER_S_read, 1" [kernel.cpp:54]   --->   Operation 175 'icmp' 'tmp_s' <Predicate = (brmerge)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.48ns)   --->   "%or_cond2 = and i1 %tmp_s, %change_read" [kernel.cpp:54]   --->   Operation 176 'and' 'or_cond2' <Predicate = (brmerge)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %or_cond2, label %.preheader.preheader, label %3" [kernel.cpp:54]   --->   Operation 177 'br' <Predicate = (brmerge)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (1.30ns)   --->   "%tmp4 = add i17 -1, %FILTER_S_cast1_cast" [kernel.cpp:66]   --->   Operation 178 'add' 'tmp4' <Predicate = (brmerge & !or_cond2)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [7/7] (1.49ns)   --->   "%tmp3 = mul i32 %LAYER_IN_NUM_T_cast, %LAYER_IN_W_T_read" [kernel.cpp:57]   --->   Operation 179 'mul' 'tmp3' <Predicate = (brmerge & or_cond2)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.49>
ST_2 : Operation 180 [6/7] (1.49ns)   --->   "%tmp_374 = mul i32 %LAYER_IN_W_HW_read, %LAYER_IN_H_HW_read" [kernel.cpp:47]   --->   Operation 180 'mul' 'tmp_374' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.49>
ST_3 : Operation 181 [5/7] (1.49ns)   --->   "%tmp_374 = mul i32 %LAYER_IN_W_HW_read, %LAYER_IN_H_HW_read" [kernel.cpp:47]   --->   Operation 181 'mul' 'tmp_374' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.49>
ST_4 : Operation 182 [4/7] (1.49ns)   --->   "%tmp_374 = mul i32 %LAYER_IN_W_HW_read, %LAYER_IN_H_HW_read" [kernel.cpp:47]   --->   Operation 182 'mul' 'tmp_374' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.49>
ST_5 : Operation 183 [3/7] (1.49ns)   --->   "%tmp_374 = mul i32 %LAYER_IN_W_HW_read, %LAYER_IN_H_HW_read" [kernel.cpp:47]   --->   Operation 183 'mul' 'tmp_374' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.49>
ST_6 : Operation 184 [2/7] (1.49ns)   --->   "%tmp_374 = mul i32 %LAYER_IN_W_HW_read, %LAYER_IN_H_HW_read" [kernel.cpp:47]   --->   Operation 184 'mul' 'tmp_374' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.49>
ST_7 : Operation 185 [1/7] (1.49ns)   --->   "%tmp_374 = mul i32 %LAYER_IN_W_HW_read, %LAYER_IN_H_HW_read" [kernel.cpp:47]   --->   Operation 185 'mul' 'tmp_374' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_568 = trunc i32 %tmp_374 to i26" [kernel.cpp:48]   --->   Operation 186 'trunc' 'tmp_568' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.45>
ST_8 : Operation 187 [7/7] (1.49ns)   --->   "%tmp_375 = mul i32 %tmp_374, %in_num_iter_read" [kernel.cpp:47]   --->   Operation 187 'mul' 'tmp_375' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_105 = zext i16 %LAYER_IN_NUM_T_read to i26" [kernel.cpp:48]   --->   Operation 188 'zext' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [5/5] (2.45ns)   --->   "%tmp_378 = mul i26 %tmp_105, %tmp_568" [kernel.cpp:48]   --->   Operation 189 'mul' 'tmp_378' <Predicate = true> <Delay = 2.45> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.45>
ST_9 : Operation 190 [6/7] (1.49ns)   --->   "%tmp_375 = mul i32 %tmp_374, %in_num_iter_read" [kernel.cpp:47]   --->   Operation 190 'mul' 'tmp_375' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [4/5] (2.45ns)   --->   "%tmp_378 = mul i26 %tmp_105, %tmp_568" [kernel.cpp:48]   --->   Operation 191 'mul' 'tmp_378' <Predicate = true> <Delay = 2.45> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.45>
ST_10 : Operation 192 [5/7] (1.49ns)   --->   "%tmp_375 = mul i32 %tmp_374, %in_num_iter_read" [kernel.cpp:47]   --->   Operation 192 'mul' 'tmp_375' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [3/5] (2.45ns)   --->   "%tmp_378 = mul i26 %tmp_105, %tmp_568" [kernel.cpp:48]   --->   Operation 193 'mul' 'tmp_378' <Predicate = true> <Delay = 2.45> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.45>
ST_11 : Operation 194 [4/7] (1.49ns)   --->   "%tmp_375 = mul i32 %tmp_374, %in_num_iter_read" [kernel.cpp:47]   --->   Operation 194 'mul' 'tmp_375' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [2/5] (2.45ns)   --->   "%tmp_378 = mul i26 %tmp_105, %tmp_568" [kernel.cpp:48]   --->   Operation 195 'mul' 'tmp_378' <Predicate = true> <Delay = 2.45> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.45>
ST_12 : Operation 196 [3/7] (1.49ns)   --->   "%tmp_375 = mul i32 %tmp_374, %in_num_iter_read" [kernel.cpp:47]   --->   Operation 196 'mul' 'tmp_375' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/5] (2.45ns)   --->   "%tmp_378 = mul i26 %tmp_105, %tmp_568" [kernel.cpp:48]   --->   Operation 197 'mul' 'tmp_378' <Predicate = true> <Delay = 2.45> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.49>
ST_13 : Operation 198 [2/7] (1.49ns)   --->   "%tmp_375 = mul i32 %tmp_374, %in_num_iter_read" [kernel.cpp:47]   --->   Operation 198 'mul' 'tmp_375' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_380 = call i28 @_ssdm_op_BitConcatenate.i28.i26.i2(i26 %tmp_378, i2 0)" [kernel.cpp:48]   --->   Operation 199 'bitconcatenate' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (1.46ns)   --->   "%tmp_517_add = add i28 63, %tmp_380" [kernel.cpp:48]   --->   Operation 200 'add' 'tmp_517_add' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_517_add_i32_shr = call i22 @_ssdm_op_PartSelect.i22.i28.i32.i32(i28 %tmp_517_add, i32 6, i32 27)" [kernel.cpp:48]   --->   Operation 201 'partselect' 'tmp_517_add_i32_shr' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.49>
ST_14 : Operation 202 [1/7] (1.49ns)   --->   "%tmp_375 = mul i32 %tmp_374, %in_num_iter_read" [kernel.cpp:47]   --->   Operation 202 'mul' 'tmp_375' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.51>
ST_15 : Operation 203 [1/1] (1.51ns)   --->   "%global_cin_offset = add i32 %tmp_375, %cin_offset_read" [kernel.cpp:47]   --->   Operation 203 'add' 'global_cin_offset' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_567 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_cin_offset, i32 4, i32 31)" [kernel.cpp:48]   --->   Operation 204 'partselect' 'tmp_567' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.72>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_377_cast = zext i28 %tmp_567 to i59" [kernel.cpp:48]   --->   Operation 205 'zext' 'tmp_377_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%global_cin_V_offset_1 = zext i58 %global_cin_V_offset_s to i59" [kernel.cpp:48]   --->   Operation 206 'zext' 'global_cin_V_offset_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (1.72ns)   --->   "%sum = add i59 %tmp_377_cast, %global_cin_V_offset_1" [kernel.cpp:48]   --->   Operation 207 'add' 'sum' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.62>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%sum_cast = zext i59 %sum to i64" [kernel.cpp:48]   --->   Operation 208 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%global_cin_V_addr = getelementptr i512* %global_cin_V, i64 %sum_cast" [kernel.cpp:48]   --->   Operation 209 'getelementptr' 'global_cin_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_517_add_i32_shr_s = zext i22 %tmp_517_add_i32_shr to i32" [kernel.cpp:48]   --->   Operation 210 'zext' 'tmp_517_add_i32_shr_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [7/7] (2.62ns)   --->   "%global_cin_V_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr, i32 %tmp_517_add_i32_shr_s)" [kernel.cpp:48]   --->   Operation 211 'readreq' 'global_cin_V_addr_rd' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.62>
ST_18 : Operation 212 [6/7] (2.62ns)   --->   "%global_cin_V_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr, i32 %tmp_517_add_i32_shr_s)" [kernel.cpp:48]   --->   Operation 212 'readreq' 'global_cin_V_addr_rd' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.62>
ST_19 : Operation 213 [5/7] (2.62ns)   --->   "%global_cin_V_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr, i32 %tmp_517_add_i32_shr_s)" [kernel.cpp:48]   --->   Operation 213 'readreq' 'global_cin_V_addr_rd' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.62>
ST_20 : Operation 214 [4/7] (2.62ns)   --->   "%global_cin_V_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr, i32 %tmp_517_add_i32_shr_s)" [kernel.cpp:48]   --->   Operation 214 'readreq' 'global_cin_V_addr_rd' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.62>
ST_21 : Operation 215 [3/7] (2.62ns)   --->   "%global_cin_V_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr, i32 %tmp_517_add_i32_shr_s)" [kernel.cpp:48]   --->   Operation 215 'readreq' 'global_cin_V_addr_rd' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.62>
ST_22 : Operation 216 [2/7] (2.62ns)   --->   "%global_cin_V_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr, i32 %tmp_517_add_i32_shr_s)" [kernel.cpp:48]   --->   Operation 216 'readreq' 'global_cin_V_addr_rd' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.62>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_517_add_i32_shr_1 = zext i22 %tmp_517_add_i32_shr to i27" [kernel.cpp:48]   --->   Operation 217 'zext' 'tmp_517_add_i32_shr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 218 [1/7] (2.62ns)   --->   "%global_cin_V_addr_rd = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr, i32 %tmp_517_add_i32_shr_s)" [kernel.cpp:48]   --->   Operation 218 'readreq' 'global_cin_V_addr_rd' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 219 [1/1] (0.85ns)   --->   "br label %burst.rd.header" [kernel.cpp:48]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.85>

State 24 <SV = 23> <Delay = 1.43>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "%indvar = phi i26 [ 0, %1 ], [ %indvar_next, %burst.rd.body ]" [kernel.cpp:48]   --->   Operation 220 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%indvar_cast = zext i26 %indvar to i27" [kernel.cpp:48]   --->   Operation 221 'zext' 'indvar_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 222 [1/1] (1.23ns)   --->   "%exitcond2 = icmp eq i27 %indvar_cast, %tmp_517_add_i32_shr_1" [kernel.cpp:48]   --->   Operation 222 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 223 [1/1] (1.43ns)   --->   "%indvar_next = add i26 %indvar, 1" [kernel.cpp:48]   --->   Operation 223 'add' 'indvar_next' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %burst.rd.end.loopexit, label %burst.rd.body" [kernel.cpp:48]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.62>
ST_25 : Operation 225 [1/1] (2.62ns)   --->   "%global_cin_V_addr_re = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_cin_V_addr)" [kernel.cpp:48]   --->   Operation 225 'read' 'global_cin_V_addr_re' <Predicate = (!exitcond2)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.26>
ST_26 : Operation 226 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [kernel.cpp:48]   --->   Operation 226 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [kernel.cpp:48]   --->   Operation 227 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_gep_OC_glo)" [kernel.cpp:48]   --->   Operation 228 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "%indvar3 = zext i26 %indvar to i64" [kernel.cpp:48]   --->   Operation 229 'zext' 'indvar3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_26 : Operation 230 [1/1] (0.00ns)   --->   "%cin_burst_buf_V_addr = getelementptr [3240 x i512]* %cin_burst_buf_V, i64 0, i64 %indvar3" [kernel.cpp:48]   --->   Operation 230 'getelementptr' 'cin_burst_buf_V_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_26 : Operation 231 [1/1] (2.26ns)   --->   "store i512 %global_cin_V_addr_re, i512* %cin_burst_buf_V_addr, align 8" [kernel.cpp:48]   --->   Operation 231 'store' <Predicate = (!exitcond2)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 3240> <RAM>
ST_26 : Operation 232 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)" [kernel.cpp:48]   --->   Operation 232 'specregionend' 'burstread_rend' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_26 : Operation 233 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [kernel.cpp:48]   --->   Operation 233 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 27 <SV = 24> <Delay = 0.00>
ST_27 : Operation 234 [1/1] (0.00ns)   --->   "br label %burst.rd.end"   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 1> <Delay = 1.51>
ST_28 : Operation 235 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i17 %tmp4 to i32" [kernel.cpp:66]   --->   Operation 235 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 236 [1/1] (1.51ns)   --->   "%tmp_389 = add i32 %LAYER_IN_W_T_read, %tmp4_cast" [kernel.cpp:68]   --->   Operation 236 'add' 'tmp_389' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 2> <Delay = 1.49>
ST_29 : Operation 237 [7/7] (1.49ns)   --->   "%tmp_391 = mul i32 %LAYER_IN_NUM_T_cast, %tmp_389" [kernel.cpp:74]   --->   Operation 237 'mul' 'tmp_391' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 3> <Delay = 1.49>
ST_30 : Operation 238 [7/7] (1.49ns)   --->   "%tmp6 = mul i32 %in_num_iter_read, %LAYER_IN_H_HW_read" [kernel.cpp:69]   --->   Operation 238 'mul' 'tmp6' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 239 [6/7] (1.49ns)   --->   "%tmp_391 = mul i32 %LAYER_IN_NUM_T_cast, %tmp_389" [kernel.cpp:74]   --->   Operation 239 'mul' 'tmp_391' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 4> <Delay = 1.49>
ST_31 : Operation 240 [6/7] (1.49ns)   --->   "%tmp6 = mul i32 %in_num_iter_read, %LAYER_IN_H_HW_read" [kernel.cpp:69]   --->   Operation 240 'mul' 'tmp6' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 241 [5/7] (1.49ns)   --->   "%tmp_391 = mul i32 %LAYER_IN_NUM_T_cast, %tmp_389" [kernel.cpp:74]   --->   Operation 241 'mul' 'tmp_391' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 5> <Delay = 1.49>
ST_32 : Operation 242 [5/7] (1.49ns)   --->   "%tmp6 = mul i32 %in_num_iter_read, %LAYER_IN_H_HW_read" [kernel.cpp:69]   --->   Operation 242 'mul' 'tmp6' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 243 [4/7] (1.49ns)   --->   "%tmp_391 = mul i32 %LAYER_IN_NUM_T_cast, %tmp_389" [kernel.cpp:74]   --->   Operation 243 'mul' 'tmp_391' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 6> <Delay = 1.49>
ST_33 : Operation 244 [4/7] (1.49ns)   --->   "%tmp6 = mul i32 %in_num_iter_read, %LAYER_IN_H_HW_read" [kernel.cpp:69]   --->   Operation 244 'mul' 'tmp6' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 245 [3/7] (1.49ns)   --->   "%tmp_391 = mul i32 %LAYER_IN_NUM_T_cast, %tmp_389" [kernel.cpp:74]   --->   Operation 245 'mul' 'tmp_391' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 7> <Delay = 1.51>
ST_34 : Operation 246 [1/1] (1.51ns)   --->   "%tmp_388 = add i32 %LAYER_IN_H_T_read, %tmp4_cast" [kernel.cpp:66]   --->   Operation 246 'add' 'tmp_388' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 247 [3/7] (1.49ns)   --->   "%tmp6 = mul i32 %in_num_iter_read, %LAYER_IN_H_HW_read" [kernel.cpp:69]   --->   Operation 247 'mul' 'tmp6' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 248 [2/7] (1.49ns)   --->   "%tmp_391 = mul i32 %LAYER_IN_NUM_T_cast, %tmp_389" [kernel.cpp:74]   --->   Operation 248 'mul' 'tmp_391' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 8> <Delay = 1.49>
ST_35 : Operation 249 [2/7] (1.49ns)   --->   "%tmp6 = mul i32 %in_num_iter_read, %LAYER_IN_H_HW_read" [kernel.cpp:69]   --->   Operation 249 'mul' 'tmp6' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 250 [1/7] (1.49ns)   --->   "%tmp_391 = mul i32 %LAYER_IN_NUM_T_cast, %tmp_389" [kernel.cpp:74]   --->   Operation 250 'mul' 'tmp_391' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_571 = trunc i32 %tmp_391 to i17" [kernel.cpp:74]   --->   Operation 251 'trunc' 'tmp_571' <Predicate = true> <Delay = 0.00>

State 36 <SV = 9> <Delay = 1.51>
ST_36 : Operation 252 [1/7] (1.49ns)   --->   "%tmp6 = mul i32 %in_num_iter_read, %LAYER_IN_H_HW_read" [kernel.cpp:69]   --->   Operation 252 'mul' 'tmp6' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node tmp_538_add)   --->   "%tmp_572 = shl i32 %tmp_391, 2" [kernel.cpp:74]   --->   Operation 253 'shl' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (1.51ns) (out node of the LUT)   --->   "%tmp_538_add = add i32 63, %tmp_572" [kernel.cpp:74]   --->   Operation 254 'add' 'tmp_538_add' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_538_add_i32_shr = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_538_add, i32 6, i32 31)" [kernel.cpp:74]   --->   Operation 255 'partselect' 'tmp_538_add_i32_shr' <Predicate = true> <Delay = 0.00>

State 37 <SV = 10> <Delay = 1.49>
ST_37 : Operation 256 [7/7] (1.49ns)   --->   "%tmp_390 = mul i32 %LAYER_IN_W_HW_read, %tmp6" [kernel.cpp:69]   --->   Operation 256 'mul' 'tmp_390' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 257 [1/1] (0.00ns)   --->   "%cast = zext i32 %tmp_388 to i58" [kernel.cpp:66]   --->   Operation 257 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 258 [1/1] (0.00ns)   --->   "%cast3 = zext i26 %tmp_538_add_i32_shr to i58" [kernel.cpp:74]   --->   Operation 258 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 259 [7/7] (1.49ns)   --->   "%bound = mul i58 %cast, %cast3" [kernel.cpp:66]   --->   Operation 259 'mul' 'bound' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 11> <Delay = 1.49>
ST_38 : Operation 260 [6/7] (1.49ns)   --->   "%tmp_390 = mul i32 %LAYER_IN_W_HW_read, %tmp6" [kernel.cpp:69]   --->   Operation 260 'mul' 'tmp_390' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 261 [6/7] (1.49ns)   --->   "%bound = mul i58 %cast, %cast3" [kernel.cpp:66]   --->   Operation 261 'mul' 'bound' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 12> <Delay = 1.49>
ST_39 : Operation 262 [5/7] (1.49ns)   --->   "%tmp_390 = mul i32 %LAYER_IN_W_HW_read, %tmp6" [kernel.cpp:69]   --->   Operation 262 'mul' 'tmp_390' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 263 [5/7] (1.49ns)   --->   "%bound = mul i58 %cast, %cast3" [kernel.cpp:66]   --->   Operation 263 'mul' 'bound' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 13> <Delay = 1.49>
ST_40 : Operation 264 [4/7] (1.49ns)   --->   "%tmp_390 = mul i32 %LAYER_IN_W_HW_read, %tmp6" [kernel.cpp:69]   --->   Operation 264 'mul' 'tmp_390' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 265 [4/7] (1.49ns)   --->   "%bound = mul i58 %cast, %cast3" [kernel.cpp:66]   --->   Operation 265 'mul' 'bound' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 14> <Delay = 1.49>
ST_41 : Operation 266 [3/7] (1.49ns)   --->   "%tmp_390 = mul i32 %LAYER_IN_W_HW_read, %tmp6" [kernel.cpp:69]   --->   Operation 266 'mul' 'tmp_390' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 267 [3/7] (1.49ns)   --->   "%bound = mul i58 %cast, %cast3" [kernel.cpp:66]   --->   Operation 267 'mul' 'bound' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 1.49>
ST_42 : Operation 268 [2/7] (1.49ns)   --->   "%tmp_390 = mul i32 %LAYER_IN_W_HW_read, %tmp6" [kernel.cpp:69]   --->   Operation 268 'mul' 'tmp_390' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 269 [2/7] (1.49ns)   --->   "%bound = mul i58 %cast, %cast3" [kernel.cpp:66]   --->   Operation 269 'mul' 'bound' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 16> <Delay = 1.49>
ST_43 : Operation 270 [1/7] (1.49ns)   --->   "%tmp_390 = mul i32 %LAYER_IN_W_HW_read, %tmp6" [kernel.cpp:69]   --->   Operation 270 'mul' 'tmp_390' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_396 = zext i26 %tmp_538_add_i32_shr to i32" [kernel.cpp:74]   --->   Operation 271 'zext' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 272 [1/7] (1.49ns)   --->   "%bound = mul i58 %cast, %cast3" [kernel.cpp:66]   --->   Operation 272 'mul' 'bound' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 273 [1/1] (0.85ns)   --->   "br label %burst.rd.header22" [kernel.cpp:66]   --->   Operation 273 'br' <Predicate = true> <Delay = 0.85>

State 44 <SV = 17> <Delay = 3.48>
ST_44 : Operation 274 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i58 [ 0, %3 ], [ %indvar_flatten_next, %BurstBB ]"   --->   Operation 274 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 275 [1/1] (0.00ns)   --->   "%hh2 = phi i32 [ 0, %3 ], [ %tmp_462_cast_mid2_v_s, %BurstBB ]" [kernel.cpp:74]   --->   Operation 275 'phi' 'hh2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 276 [1/1] (0.00ns)   --->   "%indvar2 = phi i26 [ 0, %3 ], [ %indvar_next9, %BurstBB ]" [kernel.cpp:74]   --->   Operation 276 'phi' 'indvar2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 277 [1/1] (1.41ns)   --->   "%exitcond_flatten = icmp eq i58 %indvar_flatten, %bound" [kernel.cpp:66]   --->   Operation 277 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.41> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 278 [1/1] (1.72ns)   --->   "%indvar_flatten_next = add i58 %indvar_flatten, 1"   --->   Operation 278 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 279 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit.loopexit17, label %burst.rd.end21" [kernel.cpp:66]   --->   Operation 279 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 280 [1/1] (1.51ns)   --->   "%hh = add nsw i32 1, %hh2" [kernel.cpp:66]   --->   Operation 280 'add' 'hh' <Predicate = (!exitcond_flatten)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 281 [1/1] (1.23ns)   --->   "%exitcond = icmp eq i26 %indvar2, %tmp_538_add_i32_shr" [kernel.cpp:74]   --->   Operation 281 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 282 [1/1] (0.81ns)   --->   "%indvar2_mid2 = select i1 %exitcond, i26 0, i26 %indvar2" [kernel.cpp:74]   --->   Operation 282 'select' 'indvar2_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 283 [1/1] (0.87ns)   --->   "%tmp_462_cast_mid2_v_s = select i1 %exitcond, i32 %hh, i32 %hh2" [kernel.cpp:74]   --->   Operation 283 'select' 'tmp_462_cast_mid2_v_s' <Predicate = (!exitcond_flatten)> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_573 = trunc i32 %tmp_462_cast_mid2_v_s to i17" [kernel.cpp:74]   --->   Operation 284 'trunc' 'tmp_573' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 285 [1/1] (1.43ns)   --->   "%indvar_next9 = add i26 1, %indvar2_mid2" [kernel.cpp:74]   --->   Operation 285 'add' 'indvar_next9' <Predicate = (!exitcond_flatten)> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_575 = trunc i26 %indvar2_mid2 to i13" [kernel.cpp:74]   --->   Operation 286 'trunc' 'tmp_575' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 287 [62/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 287 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 18> <Delay = 2.94>
ST_45 : Operation 288 [3/3] (2.94ns) (root node of the DSP)   --->   "%tmp_462_cast_mid2_v_2 = mul i17 %tmp_571, %tmp_573" [kernel.cpp:74]   --->   Operation 288 'mul' 'tmp_462_cast_mid2_v_2' <Predicate = (!exitcond_flatten)> <Delay = 2.94> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 289 [1/1] (1.51ns)   --->   "%tmp_398_mid2_v_v_v_v_1 = add i32 %tmp_462_cast_mid2_v_s, %in_h_iter_read" [kernel.cpp:74]   --->   Operation 289 'add' 'tmp_398_mid2_v_v_v_v_1' <Predicate = (!exitcond_flatten)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 290 [61/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 290 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 19> <Delay = 2.94>
ST_46 : Operation 291 [2/3] (2.94ns) (root node of the DSP)   --->   "%tmp_462_cast_mid2_v_2 = mul i17 %tmp_571, %tmp_573" [kernel.cpp:74]   --->   Operation 291 'mul' 'tmp_462_cast_mid2_v_2' <Predicate = (!exitcond_flatten)> <Delay = 2.94> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 292 [7/7] (1.49ns)   --->   "%tmp_398_mid2_v_v_v_v_2 = mul i32 %tmp_398_mid2_v_v_v_v_1, %LAYER_IN_W_HW_read" [kernel.cpp:74]   --->   Operation 292 'mul' 'tmp_398_mid2_v_v_v_v_2' <Predicate = (!exitcond_flatten)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 293 [60/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 293 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 20> <Delay = 2.48>
ST_47 : Operation 294 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_462_cast_mid2_v_2 = mul i17 %tmp_571, %tmp_573" [kernel.cpp:74]   --->   Operation 294 'mul' 'tmp_462_cast_mid2_v_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 295 [6/7] (1.49ns)   --->   "%tmp_398_mid2_v_v_v_v_2 = mul i32 %tmp_398_mid2_v_v_v_v_1, %LAYER_IN_W_HW_read" [kernel.cpp:74]   --->   Operation 295 'mul' 'tmp_398_mid2_v_v_v_v_2' <Predicate = (!exitcond_flatten)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 296 [59/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 296 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 21> <Delay = 2.48>
ST_48 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_462_cast_mid2 = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %tmp_462_cast_mid2_v_2, i32 4, i32 16)" [kernel.cpp:74]   --->   Operation 297 'partselect' 'tmp_462_cast_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_48 : Operation 298 [5/7] (1.49ns)   --->   "%tmp_398_mid2_v_v_v_v_2 = mul i32 %tmp_398_mid2_v_v_v_v_1, %LAYER_IN_W_HW_read" [kernel.cpp:74]   --->   Operation 298 'mul' 'tmp_398_mid2_v_v_v_v_2' <Predicate = (!exitcond_flatten)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 299 [58/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 299 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 300 [1/1] (1.32ns)   --->   "%tmp_170 = add i13 %tmp_462_cast_mid2, %tmp_575" [kernel.cpp:74]   --->   Operation 300 'add' 'tmp_170' <Predicate = (!exitcond_flatten)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 22> <Delay = 2.48>
ST_49 : Operation 301 [4/7] (1.49ns)   --->   "%tmp_398_mid2_v_v_v_v_2 = mul i32 %tmp_398_mid2_v_v_v_v_1, %LAYER_IN_W_HW_read" [kernel.cpp:74]   --->   Operation 301 'mul' 'tmp_398_mid2_v_v_v_v_2' <Predicate = (!exitcond_flatten)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 302 [57/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 302 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 23> <Delay = 2.48>
ST_50 : Operation 303 [3/7] (1.49ns)   --->   "%tmp_398_mid2_v_v_v_v_2 = mul i32 %tmp_398_mid2_v_v_v_v_1, %LAYER_IN_W_HW_read" [kernel.cpp:74]   --->   Operation 303 'mul' 'tmp_398_mid2_v_v_v_v_2' <Predicate = (!exitcond_flatten)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 304 [56/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 304 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 24> <Delay = 2.48>
ST_51 : Operation 305 [2/7] (1.49ns)   --->   "%tmp_398_mid2_v_v_v_v_2 = mul i32 %tmp_398_mid2_v_v_v_v_1, %LAYER_IN_W_HW_read" [kernel.cpp:74]   --->   Operation 305 'mul' 'tmp_398_mid2_v_v_v_v_2' <Predicate = (!exitcond_flatten)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 306 [55/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 306 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 25> <Delay = 2.48>
ST_52 : Operation 307 [1/7] (1.49ns)   --->   "%tmp_398_mid2_v_v_v_v_2 = mul i32 %tmp_398_mid2_v_v_v_v_1, %LAYER_IN_W_HW_read" [kernel.cpp:74]   --->   Operation 307 'mul' 'tmp_398_mid2_v_v_v_v_2' <Predicate = (!exitcond_flatten)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 308 [54/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 308 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 26> <Delay = 2.48>
ST_53 : Operation 309 [1/1] (1.51ns)   --->   "%tmp_398_mid2_v_v_v_v_3 = add i32 %tmp_398_mid2_v_v_v_v_2, %in_w_iter_read" [kernel.cpp:74]   --->   Operation 309 'add' 'tmp_398_mid2_v_v_v_v_3' <Predicate = (!exitcond_flatten)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 310 [53/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 310 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 27> <Delay = 2.48>
ST_54 : Operation 311 [7/7] (1.49ns)   --->   "%tmp_398_mid2_v_v_v_v = mul i32 %tmp_398_mid2_v_v_v_v_3, %LAYER_IN_NUM_T_cast" [kernel.cpp:74]   --->   Operation 311 'mul' 'tmp_398_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 312 [52/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 312 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 28> <Delay = 2.48>
ST_55 : Operation 313 [6/7] (1.49ns)   --->   "%tmp_398_mid2_v_v_v_v = mul i32 %tmp_398_mid2_v_v_v_v_3, %LAYER_IN_NUM_T_cast" [kernel.cpp:74]   --->   Operation 313 'mul' 'tmp_398_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 314 [51/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 314 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 29> <Delay = 2.48>
ST_56 : Operation 315 [5/7] (1.49ns)   --->   "%tmp_398_mid2_v_v_v_v = mul i32 %tmp_398_mid2_v_v_v_v_3, %LAYER_IN_NUM_T_cast" [kernel.cpp:74]   --->   Operation 315 'mul' 'tmp_398_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 316 [50/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 316 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 30> <Delay = 2.48>
ST_57 : Operation 317 [4/7] (1.49ns)   --->   "%tmp_398_mid2_v_v_v_v = mul i32 %tmp_398_mid2_v_v_v_v_3, %LAYER_IN_NUM_T_cast" [kernel.cpp:74]   --->   Operation 317 'mul' 'tmp_398_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 318 [49/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 318 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 31> <Delay = 2.48>
ST_58 : Operation 319 [3/7] (1.49ns)   --->   "%tmp_398_mid2_v_v_v_v = mul i32 %tmp_398_mid2_v_v_v_v_3, %LAYER_IN_NUM_T_cast" [kernel.cpp:74]   --->   Operation 319 'mul' 'tmp_398_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 320 [48/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 320 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 32> <Delay = 2.48>
ST_59 : Operation 321 [2/7] (1.49ns)   --->   "%tmp_398_mid2_v_v_v_v = mul i32 %tmp_398_mid2_v_v_v_v_3, %LAYER_IN_NUM_T_cast" [kernel.cpp:74]   --->   Operation 321 'mul' 'tmp_398_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 322 [47/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 322 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 33> <Delay = 2.48>
ST_60 : Operation 323 [1/7] (1.49ns)   --->   "%tmp_398_mid2_v_v_v_v = mul i32 %tmp_398_mid2_v_v_v_v_3, %LAYER_IN_NUM_T_cast" [kernel.cpp:74]   --->   Operation 323 'mul' 'tmp_398_mid2_v_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 324 [46/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 324 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 34> <Delay = 2.48>
ST_61 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_398_mid2_v_v_v = add i32 %tmp_398_mid2_v_v_v_v, %cin_offset_read" [kernel.cpp:74]   --->   Operation 325 'add' 'tmp_398_mid2_v_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 326 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%tmp_398_mid2_v_v = add i32 %tmp_398_mid2_v_v_v, %tmp_390" [kernel.cpp:74]   --->   Operation 326 'add' 'tmp_398_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 2.25> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_574 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_398_mid2_v_v, i32 4, i32 31)" [kernel.cpp:74]   --->   Operation 327 'partselect' 'tmp_574' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_61 : Operation 328 [45/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 328 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 35> <Delay = 2.48>
ST_62 : Operation 329 [44/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 329 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 36> <Delay = 2.48>
ST_63 : Operation 330 [43/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 330 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 37> <Delay = 2.48>
ST_64 : Operation 331 [42/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 331 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 38> <Delay = 2.48>
ST_65 : Operation 332 [41/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 332 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 39> <Delay = 2.48>
ST_66 : Operation 333 [40/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 333 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 40> <Delay = 2.48>
ST_67 : Operation 334 [39/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 334 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 41> <Delay = 2.48>
ST_68 : Operation 335 [38/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 335 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 42> <Delay = 2.48>
ST_69 : Operation 336 [37/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 336 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 43> <Delay = 2.48>
ST_70 : Operation 337 [36/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 337 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 44> <Delay = 2.48>
ST_71 : Operation 338 [35/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 338 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 45> <Delay = 2.48>
ST_72 : Operation 339 [34/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 339 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 46> <Delay = 2.48>
ST_73 : Operation 340 [33/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 340 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 47> <Delay = 2.48>
ST_74 : Operation 341 [32/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 341 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 48> <Delay = 2.48>
ST_75 : Operation 342 [31/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 342 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 49> <Delay = 2.48>
ST_76 : Operation 343 [30/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 343 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 50> <Delay = 2.48>
ST_77 : Operation 344 [29/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 344 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 51> <Delay = 2.48>
ST_78 : Operation 345 [28/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 345 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 52> <Delay = 2.48>
ST_79 : Operation 346 [27/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 346 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 53> <Delay = 2.48>
ST_80 : Operation 347 [26/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 347 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 54> <Delay = 2.48>
ST_81 : Operation 348 [25/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 348 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 55> <Delay = 2.48>
ST_82 : Operation 349 [24/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 349 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 56> <Delay = 2.48>
ST_83 : Operation 350 [23/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 350 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 57> <Delay = 2.48>
ST_84 : Operation 351 [22/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 351 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 58> <Delay = 2.48>
ST_85 : Operation 352 [21/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 352 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 59> <Delay = 2.48>
ST_86 : Operation 353 [20/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 353 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 60> <Delay = 2.48>
ST_87 : Operation 354 [19/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 354 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 61> <Delay = 2.48>
ST_88 : Operation 355 [18/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 355 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 62> <Delay = 2.48>
ST_89 : Operation 356 [17/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 356 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 63> <Delay = 2.48>
ST_90 : Operation 357 [16/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 357 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 64> <Delay = 2.48>
ST_91 : Operation 358 [15/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 358 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 65> <Delay = 2.48>
ST_92 : Operation 359 [14/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 359 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 66> <Delay = 2.48>
ST_93 : Operation 360 [13/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 360 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 67> <Delay = 2.48>
ST_94 : Operation 361 [12/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 361 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 68> <Delay = 2.48>
ST_95 : Operation 362 [11/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 362 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 69> <Delay = 2.48>
ST_96 : Operation 363 [10/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 363 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 70> <Delay = 2.48>
ST_97 : Operation 364 [9/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 364 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 71> <Delay = 2.48>
ST_98 : Operation 365 [8/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 365 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 72> <Delay = 2.48>
ST_99 : Operation 366 [7/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 366 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 73> <Delay = 2.48>
ST_100 : Operation 367 [6/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 367 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 74> <Delay = 2.48>
ST_101 : Operation 368 [5/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 368 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 75> <Delay = 2.48>
ST_102 : Operation 369 [4/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 369 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 76> <Delay = 2.48>
ST_103 : Operation 370 [3/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 370 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 77> <Delay = 2.48>
ST_104 : Operation 371 [2/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 371 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 78> <Delay = 2.48>
ST_105 : Operation 372 [1/62] (2.48ns)   --->   "%tmp_576 = urem i58 %indvar_flatten, %cast3" [kernel.cpp:74]   --->   Operation 372 'urem' 'tmp_576' <Predicate = (!exitcond_flatten)> <Delay = 2.48> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 61> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 79> <Delay = 1.72>
ST_106 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_398_mid2_cast = zext i28 %tmp_574 to i59" [kernel.cpp:74]   --->   Operation 373 'zext' 'tmp_398_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_106 : Operation 374 [1/1] (0.00ns)   --->   "%global_cin_V_offset_3 = zext i58 %global_cin_V_offset_s to i59" [kernel.cpp:74]   --->   Operation 374 'zext' 'global_cin_V_offset_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_106 : Operation 375 [1/1] (1.72ns)   --->   "%sum6 = add i59 %tmp_398_mid2_cast, %global_cin_V_offset_3" [kernel.cpp:74]   --->   Operation 375 'add' 'sum6' <Predicate = (!exitcond_flatten)> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 376 [1/1] (1.23ns)   --->   "%tmp_577 = icmp eq i58 %tmp_576, 0" [kernel.cpp:74]   --->   Operation 376 'icmp' 'tmp_577' <Predicate = (!exitcond_flatten)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 377 [1/1] (0.00ns)   --->   "br i1 %tmp_577, label %ReqBB, label %BurstBB" [kernel.cpp:74]   --->   Operation 377 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 107 <SV = 80> <Delay = 2.62>
ST_107 : Operation 378 [1/1] (0.00ns)   --->   "%sum6_cast = zext i59 %sum6 to i64" [kernel.cpp:74]   --->   Operation 378 'zext' 'sum6_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_107 : Operation 379 [1/1] (0.00ns)   --->   "%global_cin_V_addr_2 = getelementptr i512* %global_cin_V, i64 %sum6_cast" [kernel.cpp:74]   --->   Operation 379 'getelementptr' 'global_cin_V_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_107 : Operation 380 [7/7] (2.62ns)   --->   "%global_cin_V_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_2, i32 %tmp_396)" [kernel.cpp:74]   --->   Operation 380 'readreq' 'global_cin_V_addr_4_s' <Predicate = (tmp_577)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 81> <Delay = 2.62>
ST_108 : Operation 381 [6/7] (2.62ns)   --->   "%global_cin_V_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_2, i32 %tmp_396)" [kernel.cpp:74]   --->   Operation 381 'readreq' 'global_cin_V_addr_4_s' <Predicate = (tmp_577)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 82> <Delay = 2.62>
ST_109 : Operation 382 [5/7] (2.62ns)   --->   "%global_cin_V_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_2, i32 %tmp_396)" [kernel.cpp:74]   --->   Operation 382 'readreq' 'global_cin_V_addr_4_s' <Predicate = (tmp_577)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 110 <SV = 83> <Delay = 2.62>
ST_110 : Operation 383 [4/7] (2.62ns)   --->   "%global_cin_V_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_2, i32 %tmp_396)" [kernel.cpp:74]   --->   Operation 383 'readreq' 'global_cin_V_addr_4_s' <Predicate = (tmp_577)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 111 <SV = 84> <Delay = 2.62>
ST_111 : Operation 384 [3/7] (2.62ns)   --->   "%global_cin_V_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_2, i32 %tmp_396)" [kernel.cpp:74]   --->   Operation 384 'readreq' 'global_cin_V_addr_4_s' <Predicate = (tmp_577)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 85> <Delay = 2.62>
ST_112 : Operation 385 [2/7] (2.62ns)   --->   "%global_cin_V_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_2, i32 %tmp_396)" [kernel.cpp:74]   --->   Operation 385 'readreq' 'global_cin_V_addr_4_s' <Predicate = (tmp_577)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 86> <Delay = 2.62>
ST_113 : Operation 386 [1/7] (2.62ns)   --->   "%global_cin_V_addr_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_2, i32 %tmp_396)" [kernel.cpp:74]   --->   Operation 386 'readreq' 'global_cin_V_addr_4_s' <Predicate = (tmp_577)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_113 : Operation 387 [1/1] (0.00ns)   --->   "br label %BurstBB"   --->   Operation 387 'br' <Predicate = (tmp_577)> <Delay = 0.00>

State 114 <SV = 87> <Delay = 2.62>
ST_114 : Operation 388 [1/1] (2.62ns)   --->   "%global_cin_V_addr_2_s = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_cin_V_addr_2)" [kernel.cpp:74]   --->   Operation 388 'read' 'global_cin_V_addr_2_s' <Predicate = (!exitcond_flatten)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 88> <Delay = 2.26>
ST_115 : Operation 389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([44 x i8]* @L_memcpy_OC_cin_burs)"   --->   Operation 389 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_115 : Operation 390 [1/1] (0.00ns)   --->   "%burstread_rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [kernel.cpp:74]   --->   Operation 390 'specregionbegin' 'burstread_rbegin6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_115 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [kernel.cpp:74]   --->   Operation 391 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_115 : Operation 392 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @memcpy_OC_cin_burst_s)" [kernel.cpp:74]   --->   Operation 392 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_115 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_170_cast = zext i13 %tmp_170 to i64" [kernel.cpp:74]   --->   Operation 393 'zext' 'tmp_170_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_115 : Operation 394 [1/1] (0.00ns)   --->   "%cin_burst_buf_V_addr_2 = getelementptr [3240 x i512]* %cin_burst_buf_V, i64 0, i64 %tmp_170_cast" [kernel.cpp:74]   --->   Operation 394 'getelementptr' 'cin_burst_buf_V_addr_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_115 : Operation 395 [1/1] (2.26ns)   --->   "store i512 %global_cin_V_addr_2_s, i512* %cin_burst_buf_V_addr_2, align 8" [kernel.cpp:74]   --->   Operation 395 'store' <Predicate = (!exitcond_flatten)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 3240> <RAM>
ST_115 : Operation 396 [1/1] (0.00ns)   --->   "%burstread_rend34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin6)" [kernel.cpp:74]   --->   Operation 396 'specregionend' 'burstread_rend34' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_115 : Operation 397 [1/1] (0.00ns)   --->   "br label %burst.rd.header22" [kernel.cpp:74]   --->   Operation 397 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 116 <SV = 18> <Delay = 0.00>
ST_116 : Operation 398 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 398 'br' <Predicate = true> <Delay = 0.00>

State 117 <SV = 1> <Delay = 1.49>
ST_117 : Operation 399 [6/7] (1.49ns)   --->   "%tmp3 = mul i32 %LAYER_IN_NUM_T_cast, %LAYER_IN_W_T_read" [kernel.cpp:57]   --->   Operation 399 'mul' 'tmp3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 2> <Delay = 1.49>
ST_118 : Operation 400 [5/7] (1.49ns)   --->   "%tmp3 = mul i32 %LAYER_IN_NUM_T_cast, %LAYER_IN_W_T_read" [kernel.cpp:57]   --->   Operation 400 'mul' 'tmp3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 3> <Delay = 1.49>
ST_119 : Operation 401 [4/7] (1.49ns)   --->   "%tmp3 = mul i32 %LAYER_IN_NUM_T_cast, %LAYER_IN_W_T_read" [kernel.cpp:57]   --->   Operation 401 'mul' 'tmp3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 4> <Delay = 1.49>
ST_120 : Operation 402 [3/7] (1.49ns)   --->   "%tmp3 = mul i32 %LAYER_IN_NUM_T_cast, %LAYER_IN_W_T_read" [kernel.cpp:57]   --->   Operation 402 'mul' 'tmp3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 5> <Delay = 1.49>
ST_121 : Operation 403 [2/7] (1.49ns)   --->   "%tmp3 = mul i32 %LAYER_IN_NUM_T_cast, %LAYER_IN_W_T_read" [kernel.cpp:57]   --->   Operation 403 'mul' 'tmp3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 6> <Delay = 1.49>
ST_122 : Operation 404 [1/7] (1.49ns)   --->   "%tmp3 = mul i32 %LAYER_IN_NUM_T_cast, %LAYER_IN_W_T_read" [kernel.cpp:57]   --->   Operation 404 'mul' 'tmp3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 7> <Delay = 1.49>
ST_123 : Operation 405 [7/7] (1.49ns)   --->   "%tmp_381 = mul i32 %tmp3, %LAYER_IN_H_T_read" [kernel.cpp:57]   --->   Operation 405 'mul' 'tmp_381' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 8> <Delay = 1.49>
ST_124 : Operation 406 [6/7] (1.49ns)   --->   "%tmp_381 = mul i32 %tmp3, %LAYER_IN_H_T_read" [kernel.cpp:57]   --->   Operation 406 'mul' 'tmp_381' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 9> <Delay = 1.49>
ST_125 : Operation 407 [5/7] (1.49ns)   --->   "%tmp_381 = mul i32 %tmp3, %LAYER_IN_H_T_read" [kernel.cpp:57]   --->   Operation 407 'mul' 'tmp_381' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 10> <Delay = 1.49>
ST_126 : Operation 408 [4/7] (1.49ns)   --->   "%tmp_381 = mul i32 %tmp3, %LAYER_IN_H_T_read" [kernel.cpp:57]   --->   Operation 408 'mul' 'tmp_381' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 11> <Delay = 1.49>
ST_127 : Operation 409 [3/7] (1.49ns)   --->   "%tmp_381 = mul i32 %tmp3, %LAYER_IN_H_T_read" [kernel.cpp:57]   --->   Operation 409 'mul' 'tmp_381' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 12> <Delay = 1.49>
ST_128 : Operation 410 [2/7] (1.49ns)   --->   "%tmp_381 = mul i32 %tmp3, %LAYER_IN_H_T_read" [kernel.cpp:57]   --->   Operation 410 'mul' 'tmp_381' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 13> <Delay = 1.49>
ST_129 : Operation 411 [1/7] (1.49ns)   --->   "%tmp_381 = mul i32 %tmp3, %LAYER_IN_H_T_read" [kernel.cpp:57]   --->   Operation 411 'mul' 'tmp_381' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 14> <Delay = 1.51>
ST_130 : Operation 412 [7/7] (1.49ns)   --->   "%tmp_382 = mul i32 %tmp_381, %num_tile_read" [kernel.cpp:57]   --->   Operation 412 'mul' 'tmp_382' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node tmp_528_add)   --->   "%tmp_570 = shl i32 %tmp_381, 2" [kernel.cpp:62]   --->   Operation 413 'shl' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 414 [1/1] (1.51ns) (out node of the LUT)   --->   "%tmp_528_add = add i32 63, %tmp_570" [kernel.cpp:62]   --->   Operation 414 'add' 'tmp_528_add' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_528_add_i32_shr = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %tmp_528_add, i32 6, i32 31)" [kernel.cpp:62]   --->   Operation 415 'partselect' 'tmp_528_add_i32_shr' <Predicate = true> <Delay = 0.00>

State 131 <SV = 15> <Delay = 1.49>
ST_131 : Operation 416 [6/7] (1.49ns)   --->   "%tmp_382 = mul i32 %tmp_381, %num_tile_read" [kernel.cpp:57]   --->   Operation 416 'mul' 'tmp_382' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 16> <Delay = 1.49>
ST_132 : Operation 417 [5/7] (1.49ns)   --->   "%tmp_382 = mul i32 %tmp_381, %num_tile_read" [kernel.cpp:57]   --->   Operation 417 'mul' 'tmp_382' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 17> <Delay = 1.49>
ST_133 : Operation 418 [4/7] (1.49ns)   --->   "%tmp_382 = mul i32 %tmp_381, %num_tile_read" [kernel.cpp:57]   --->   Operation 418 'mul' 'tmp_382' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 18> <Delay = 1.49>
ST_134 : Operation 419 [3/7] (1.49ns)   --->   "%tmp_382 = mul i32 %tmp_381, %num_tile_read" [kernel.cpp:57]   --->   Operation 419 'mul' 'tmp_382' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 19> <Delay = 1.49>
ST_135 : Operation 420 [2/7] (1.49ns)   --->   "%tmp_382 = mul i32 %tmp_381, %num_tile_read" [kernel.cpp:57]   --->   Operation 420 'mul' 'tmp_382' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 20> <Delay = 1.49>
ST_136 : Operation 421 [1/7] (1.49ns)   --->   "%tmp_382 = mul i32 %tmp_381, %num_tile_read" [kernel.cpp:57]   --->   Operation 421 'mul' 'tmp_382' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 6> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 21> <Delay = 1.51>
ST_137 : Operation 422 [1/1] (1.51ns)   --->   "%global_cin_offset_1 = add i32 %tmp_382, %cin_offset_read" [kernel.cpp:57]   --->   Operation 422 'add' 'global_cin_offset_1' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_569 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %global_cin_offset_1, i32 4, i32 31)" [kernel.cpp:62]   --->   Operation 423 'partselect' 'tmp_569' <Predicate = true> <Delay = 0.00>

State 138 <SV = 22> <Delay = 1.72>
ST_138 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_384_cast = zext i28 %tmp_569 to i59" [kernel.cpp:62]   --->   Operation 424 'zext' 'tmp_384_cast' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 425 [1/1] (0.00ns)   --->   "%global_cin_V_offset_2 = zext i58 %global_cin_V_offset_s to i59" [kernel.cpp:62]   --->   Operation 425 'zext' 'global_cin_V_offset_2' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 426 [1/1] (1.72ns)   --->   "%sum4 = add i59 %tmp_384_cast, %global_cin_V_offset_2" [kernel.cpp:62]   --->   Operation 426 'add' 'sum4' <Predicate = true> <Delay = 1.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 23> <Delay = 2.62>
ST_139 : Operation 427 [1/1] (0.00ns)   --->   "%sum4_cast = zext i59 %sum4 to i64" [kernel.cpp:62]   --->   Operation 427 'zext' 'sum4_cast' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 428 [1/1] (0.00ns)   --->   "%global_cin_V_addr_1 = getelementptr i512* %global_cin_V, i64 %sum4_cast" [kernel.cpp:62]   --->   Operation 428 'getelementptr' 'global_cin_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_392 = zext i26 %tmp_528_add_i32_shr to i32" [kernel.cpp:62]   --->   Operation 429 'zext' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 430 [7/7] (2.62ns)   --->   "%global_cin_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_1, i32 %tmp_392)" [kernel.cpp:62]   --->   Operation 430 'readreq' 'global_cin_V_addr_1_s' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 140 <SV = 24> <Delay = 2.62>
ST_140 : Operation 431 [6/7] (2.62ns)   --->   "%global_cin_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_1, i32 %tmp_392)" [kernel.cpp:62]   --->   Operation 431 'readreq' 'global_cin_V_addr_1_s' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 141 <SV = 25> <Delay = 2.62>
ST_141 : Operation 432 [5/7] (2.62ns)   --->   "%global_cin_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_1, i32 %tmp_392)" [kernel.cpp:62]   --->   Operation 432 'readreq' 'global_cin_V_addr_1_s' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 142 <SV = 26> <Delay = 2.62>
ST_142 : Operation 433 [4/7] (2.62ns)   --->   "%global_cin_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_1, i32 %tmp_392)" [kernel.cpp:62]   --->   Operation 433 'readreq' 'global_cin_V_addr_1_s' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 143 <SV = 27> <Delay = 2.62>
ST_143 : Operation 434 [3/7] (2.62ns)   --->   "%global_cin_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_1, i32 %tmp_392)" [kernel.cpp:62]   --->   Operation 434 'readreq' 'global_cin_V_addr_1_s' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 144 <SV = 28> <Delay = 2.62>
ST_144 : Operation 435 [2/7] (2.62ns)   --->   "%global_cin_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_1, i32 %tmp_392)" [kernel.cpp:62]   --->   Operation 435 'readreq' 'global_cin_V_addr_1_s' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 145 <SV = 29> <Delay = 2.62>
ST_145 : Operation 436 [1/7] (2.62ns)   --->   "%global_cin_V_addr_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %global_cin_V_addr_1, i32 %tmp_392)" [kernel.cpp:62]   --->   Operation 436 'readreq' 'global_cin_V_addr_1_s' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_145 : Operation 437 [1/1] (0.85ns)   --->   "br label %burst.rd.header8.0" [kernel.cpp:62]   --->   Operation 437 'br' <Predicate = true> <Delay = 0.85>

State 146 <SV = 30> <Delay = 1.43>
ST_146 : Operation 438 [1/1] (0.00ns)   --->   "%indvar9 = phi i26 [ 0, %.preheader.preheader ], [ %indvar_next3, %burst.rd.body9.0 ]" [kernel.cpp:62]   --->   Operation 438 'phi' 'indvar9' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 439 [1/1] (1.23ns)   --->   "%exitcond7 = icmp eq i26 %indvar9, %tmp_528_add_i32_shr" [kernel.cpp:62]   --->   Operation 439 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 440 [1/1] (1.43ns)   --->   "%indvar_next3 = add i26 %indvar9, 1" [kernel.cpp:62]   --->   Operation 440 'add' 'indvar_next3' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 441 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.loopexit.loopexit, label %burst.rd.body9.0" [kernel.cpp:62]   --->   Operation 441 'br' <Predicate = true> <Delay = 0.00>

State 147 <SV = 31> <Delay = 2.62>
ST_147 : Operation 442 [1/1] (2.62ns)   --->   "%global_cin_V_addr_1_1 = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %global_cin_V_addr_1)" [kernel.cpp:62]   --->   Operation 442 'read' 'global_cin_V_addr_1_1' <Predicate = (!exitcond7)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 148 <SV = 32> <Delay = 2.26>
ST_148 : Operation 443 [1/1] (0.00ns)   --->   "%burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [kernel.cpp:62]   --->   Operation 443 'specregionbegin' 'burstread_rbegin1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_148 : Operation 444 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str)" [kernel.cpp:62]   --->   Operation 444 'specpipeline' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_148 : Operation 445 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_gep_OC_glo)" [kernel.cpp:62]   --->   Operation 445 'specloopname' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_148 : Operation 446 [1/1] (0.00ns)   --->   "%indvar1 = zext i26 %indvar9 to i64" [kernel.cpp:62]   --->   Operation 446 'zext' 'indvar1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_148 : Operation 447 [1/1] (0.00ns)   --->   "%cin_burst_buf_V_addr_1 = getelementptr [3240 x i512]* %cin_burst_buf_V, i64 0, i64 %indvar1" [kernel.cpp:62]   --->   Operation 447 'getelementptr' 'cin_burst_buf_V_addr_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_148 : Operation 448 [1/1] (2.26ns)   --->   "store i512 %global_cin_V_addr_1_1, i512* %cin_burst_buf_V_addr_1, align 8" [kernel.cpp:62]   --->   Operation 448 'store' <Predicate = (!exitcond7)> <Delay = 2.26> <Core = "XPM_MEMORY">   --->   Core 85 'XPM_MEMORY' <Latency = 2> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 3240> <RAM>
ST_148 : Operation 449 [1/1] (0.00ns)   --->   "%burstread_rend20_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1)" [kernel.cpp:62]   --->   Operation 449 'specregionend' 'burstread_rend20_0' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_148 : Operation 450 [1/1] (0.00ns)   --->   "br label %burst.rd.header8.0" [kernel.cpp:62]   --->   Operation 450 'br' <Predicate = (!exitcond7)> <Delay = 0.00>

State 149 <SV = 31> <Delay = 0.00>
ST_149 : Operation 451 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 451 'br' <Predicate = (brmerge & or_cond2)> <Delay = 0.00>
ST_149 : Operation 452 [1/1] (0.00ns)   --->   "br label %burst.rd.end"   --->   Operation 452 'br' <Predicate = (brmerge)> <Delay = 0.00>
ST_149 : Operation 453 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:80]   --->   Operation 453 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ global_cin_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ global_cin_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cin_burst_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ LAYER_IN_H_HW]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LAYER_IN_W_HW]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LAYER_IN_NUM_T]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LAYER_IN_H_T]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LAYER_IN_W_T]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ FILTER_S]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cin_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_num_iter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_h_iter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_w_iter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_tile]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ change]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_pool]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_pool_read          (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
change_read            (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
num_tile_read          (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111110000000000000]
in_w_iter_read         (read           ) [ 000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
in_h_iter_read         (read           ) [ 000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
in_num_iter_read       (read           ) [ 001111111111111000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cin_offset_read        (read           ) [ 001111111111111100000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111110111111111111111111111000000000000]
FILTER_S_read          (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
LAYER_IN_W_T_read      (read           ) [ 000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000]
LAYER_IN_H_T_read      (read           ) [ 000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111100000000000000000000]
LAYER_IN_NUM_T_read    (read           ) [ 001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
LAYER_IN_W_HW_read     (read           ) [ 001111110000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
LAYER_IN_H_HW_read     (read           ) [ 001111110000000000000000000011111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_cin_V_offset_s  (read           ) [ 001111111111111110000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111110111111111111111111111100000000000]
FILTER_S_cast1_cast    (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
LAYER_IN_NUM_T_cast    (zext           ) [ 000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111110111111000000000000000000000000000]
StgValue_166           (specmemcore    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_167           (specinterface  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp                   (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
notrhs                 (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp2                   (or             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
brmerge                (or             ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_173           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                  (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_cond2               (and            ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_177           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp4                   (add            ) [ 000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_374                (mul            ) [ 000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_568                (trunc          ) [ 000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_105                (zext           ) [ 000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_378                (mul            ) [ 000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_380                (bitconcatenate ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_517_add            (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_517_add_i32_shr    (partselect     ) [ 000000000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_375                (mul            ) [ 000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_cin_offset      (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_567                (partselect     ) [ 000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_377_cast           (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_cin_V_offset_1  (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum                    (add            ) [ 000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_cast               (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_cin_V_addr      (getelementptr  ) [ 000000000000000000111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_517_add_i32_shr_s  (zext           ) [ 000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_517_add_i32_shr_1  (zext           ) [ 000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_cin_V_addr_rd   (readreq        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_219           (br             ) [ 000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar                 (phi            ) [ 000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_cast            (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2              (icmp           ) [ 000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next            (add            ) [ 000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_224           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_cin_V_addr_re   (read           ) [ 000000000000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin       (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_227           (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_228           (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar3                (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cin_burst_buf_V_addr   (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_231           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend         (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_233           (br             ) [ 000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_234           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp4_cast              (sext           ) [ 000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_389                (add            ) [ 000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_388                (add            ) [ 000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_391                (mul            ) [ 000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_571                (trunc          ) [ 000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
tmp6                   (mul            ) [ 000000000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_572                (shl            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_538_add            (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_538_add_i32_shr    (partselect     ) [ 000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
cast                   (zext           ) [ 000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cast3                  (zext           ) [ 000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
tmp_390                (mul            ) [ 000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
tmp_396                (zext           ) [ 000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
bound                  (mul            ) [ 000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
StgValue_273           (br             ) [ 000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
indvar_flatten         (phi            ) [ 000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000]
hh2                    (phi            ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar2                (phi            ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_flatten       (icmp           ) [ 000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
indvar_flatten_next    (add            ) [ 000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
StgValue_279           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
hh                     (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond               (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar2_mid2           (select         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_462_cast_mid2_v_s  (select         ) [ 000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
tmp_573                (trunc          ) [ 000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_next9           (add            ) [ 000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
tmp_575                (trunc          ) [ 000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_398_mid2_v_v_v_v_1 (add            ) [ 000000000000000000000000000000000000000000001011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_462_cast_mid2_v_2  (mul            ) [ 000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_462_cast_mid2      (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_170                (add            ) [ 000000000000000000000000000000000000000000001000011111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
tmp_398_mid2_v_v_v_v_2 (mul            ) [ 000000000000000000000000000000000000000000001000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_398_mid2_v_v_v_v_3 (add            ) [ 000000000000000000000000000000000000000000001000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_398_mid2_v_v_v_v   (mul            ) [ 000000000000000000000000000000000000000000001000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_398_mid2_v_v_v     (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_398_mid2_v_v       (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_574                (partselect     ) [ 000000000000000000000000000000000000000000001000000000000000001111111111111111111111111111111111111111111110000000000000000000000000000000000000000000]
tmp_576                (urem           ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000]
tmp_398_mid2_cast      (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_cin_V_offset_3  (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum6                   (add            ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000]
tmp_577                (icmp           ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000]
StgValue_377           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum6_cast              (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_cin_V_addr_2    (getelementptr  ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000]
global_cin_V_addr_4_s  (readreq        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_387           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_cin_V_addr_2_s  (read           ) [ 000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000]
StgValue_389           (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rbegin6      (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_391           (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_392           (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_170_cast           (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cin_burst_buf_V_addr_2 (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_395           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend34       (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_397           (br             ) [ 000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
StgValue_398           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp3                   (mul            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000]
tmp_381                (mul            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000]
tmp_570                (shl            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_528_add            (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_528_add_i32_shr    (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110]
tmp_382                (mul            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
global_cin_offset_1    (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_569                (partselect     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000]
tmp_384_cast           (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_cin_V_offset_2  (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum4                   (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
sum4_cast              (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_cin_V_addr_1    (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111110]
tmp_392                (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000]
global_cin_V_addr_1_s  (readreq        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_437           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110]
indvar9                (phi            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110]
exitcond7              (icmp           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110]
indvar_next3           (add            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110]
StgValue_441           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
global_cin_V_addr_1_1  (read           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010]
burstread_rbegin1      (specregionbegin) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_444           (specpipeline   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_445           (specloopname   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar1                (zext           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
cin_burst_buf_V_addr_1 (getelementptr  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_448           (store          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
burstread_rend20_0     (specregionend  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_450           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110]
StgValue_451           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_452           (br             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_453           (ret            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="global_cin_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_cin_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="global_cin_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_cin_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cin_burst_buf_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cin_burst_buf_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="LAYER_IN_H_HW">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER_IN_H_HW"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="LAYER_IN_W_HW">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER_IN_W_HW"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="LAYER_IN_NUM_T">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER_IN_NUM_T"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="LAYER_IN_H_T">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER_IN_H_T"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="LAYER_IN_W_T">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LAYER_IN_W_T"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="FILTER_S">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FILTER_S"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cin_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cin_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_num_iter">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_num_iter"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_h_iter">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_h_iter"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_w_iter">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_w_iter"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="num_tile">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_tile"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="change">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="change"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="max_pool">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str415"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str516"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i26.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i512P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_gep_OC_glo"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_memcpy_OC_cin_burs"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_cin_burst_s"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="max_pool_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_pool_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="change_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="change_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="num_tile_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_tile_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="in_w_iter_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="26"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_w_iter_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="in_h_iter_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_h_iter_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="in_num_iter_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_num_iter_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="cin_offset_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cin_offset_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="FILTER_S_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FILTER_S_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="LAYER_IN_W_T_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LAYER_IN_W_T_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="LAYER_IN_H_T_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LAYER_IN_H_T_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="LAYER_IN_NUM_T_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LAYER_IN_NUM_T_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="LAYER_IN_W_HW_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LAYER_IN_W_HW_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="LAYER_IN_H_HW_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="LAYER_IN_H_HW_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="global_cin_V_offset_s_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="58" slack="0"/>
<pin id="212" dir="0" index="1" bw="58" slack="0"/>
<pin id="213" dir="1" index="2" bw="58" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_cin_V_offset_s/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_readreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="512" slack="0"/>
<pin id="219" dir="0" index="2" bw="22" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="global_cin_V_addr_rd/17 "/>
</bind>
</comp>

<comp id="222" class="1004" name="global_cin_V_addr_re_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="512" slack="0"/>
<pin id="224" dir="0" index="1" bw="512" slack="8"/>
<pin id="225" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_cin_V_addr_re/25 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_readreq_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="512" slack="0"/>
<pin id="230" dir="0" index="2" bw="26" slack="64"/>
<pin id="231" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="global_cin_V_addr_4_s/107 "/>
</bind>
</comp>

<comp id="233" class="1004" name="global_cin_V_addr_2_s_read_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="512" slack="0"/>
<pin id="235" dir="0" index="1" bw="512" slack="7"/>
<pin id="236" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_cin_V_addr_2_s/114 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_readreq_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="512" slack="0"/>
<pin id="241" dir="0" index="2" bw="26" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="global_cin_V_addr_1_s/139 "/>
</bind>
</comp>

<comp id="244" class="1004" name="global_cin_V_addr_1_1_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="512" slack="0"/>
<pin id="246" dir="0" index="1" bw="512" slack="8"/>
<pin id="247" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="global_cin_V_addr_1_1/147 "/>
</bind>
</comp>

<comp id="249" class="1004" name="cin_burst_buf_V_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="512" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="26" slack="0"/>
<pin id="253" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cin_burst_buf_V_addr/26 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="512" slack="1"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_231/26 StgValue_395/115 StgValue_448/148 "/>
</bind>
</comp>

<comp id="262" class="1004" name="cin_burst_buf_V_addr_2_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="512" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="13" slack="0"/>
<pin id="266" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cin_burst_buf_V_addr_2/115 "/>
</bind>
</comp>

<comp id="270" class="1004" name="cin_burst_buf_V_addr_1_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="512" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="26" slack="0"/>
<pin id="274" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cin_burst_buf_V_addr_1/148 "/>
</bind>
</comp>

<comp id="278" class="1005" name="indvar_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="26" slack="1"/>
<pin id="280" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="indvar_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="26" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/24 "/>
</bind>
</comp>

<comp id="290" class="1005" name="indvar_flatten_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="58" slack="1"/>
<pin id="292" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="indvar_flatten_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="58" slack="0"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/44 "/>
</bind>
</comp>

<comp id="302" class="1005" name="hh2_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hh2 (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="hh2_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="32" slack="0"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hh2/44 "/>
</bind>
</comp>

<comp id="313" class="1005" name="indvar2_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="26" slack="1"/>
<pin id="315" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="indvar2 (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="indvar2_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="26" slack="0"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar2/44 "/>
</bind>
</comp>

<comp id="324" class="1005" name="indvar9_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="26" slack="1"/>
<pin id="326" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="indvar9 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="indvar9_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="26" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar9/146 "/>
</bind>
</comp>

<comp id="336" class="1004" name="FILTER_S_cast1_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="FILTER_S_cast1_cast/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="LAYER_IN_NUM_T_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="LAYER_IN_NUM_T_cast/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="28" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="4" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="28" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="notrhs_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="7" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="brmerge_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="31"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_374/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_s_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="or_cond2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="31"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp4_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_568_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_568/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="0" index="1" bw="32" slack="7"/>
<pin id="415" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_375/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_105_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="7"/>
<pin id="418" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="26" slack="1"/>
<pin id="422" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_378/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_380_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="28" slack="0"/>
<pin id="426" dir="0" index="1" bw="26" slack="1"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_380/13 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_517_add_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="0"/>
<pin id="433" dir="0" index="1" bw="28" slack="0"/>
<pin id="434" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_517_add/13 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_517_add_i32_shr_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="22" slack="0"/>
<pin id="439" dir="0" index="1" bw="28" slack="0"/>
<pin id="440" dir="0" index="2" bw="4" slack="0"/>
<pin id="441" dir="0" index="3" bw="6" slack="0"/>
<pin id="442" dir="1" index="4" bw="22" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_517_add_i32_shr/13 "/>
</bind>
</comp>

<comp id="447" class="1004" name="global_cin_offset_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="0" index="1" bw="32" slack="14"/>
<pin id="450" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="global_cin_offset/15 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_567_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="28" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="0" index="2" bw="4" slack="0"/>
<pin id="455" dir="0" index="3" bw="6" slack="0"/>
<pin id="456" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_567/15 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_377_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="28" slack="1"/>
<pin id="463" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_377_cast/16 "/>
</bind>
</comp>

<comp id="464" class="1004" name="global_cin_V_offset_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="58" slack="15"/>
<pin id="466" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="global_cin_V_offset_1/16 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sum_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="28" slack="0"/>
<pin id="469" dir="0" index="1" bw="58" slack="0"/>
<pin id="470" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/16 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sum_cast_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="59" slack="1"/>
<pin id="475" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/17 "/>
</bind>
</comp>

<comp id="476" class="1004" name="global_cin_V_addr_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="512" slack="0"/>
<pin id="478" dir="0" index="1" bw="59" slack="0"/>
<pin id="479" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_cin_V_addr/17 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_517_add_i32_shr_s_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="22" slack="4"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_517_add_i32_shr_s/17 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_517_add_i32_shr_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="22" slack="10"/>
<pin id="489" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_517_add_i32_shr_1/23 "/>
</bind>
</comp>

<comp id="490" class="1004" name="indvar_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="26" slack="0"/>
<pin id="492" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar_cast/24 "/>
</bind>
</comp>

<comp id="494" class="1004" name="exitcond2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="26" slack="0"/>
<pin id="496" dir="0" index="1" bw="22" slack="1"/>
<pin id="497" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/24 "/>
</bind>
</comp>

<comp id="499" class="1004" name="indvar_next_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="26" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/24 "/>
</bind>
</comp>

<comp id="505" class="1004" name="indvar3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="26" slack="2"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar3/26 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp4_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="17" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/28 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_389_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="0" index="1" bw="17" slack="0"/>
<pin id="516" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_389/28 "/>
</bind>
</comp>

<comp id="518" class="1004" name="grp_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="2"/>
<pin id="520" dir="0" index="1" bw="32" slack="1"/>
<pin id="521" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_391/29 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="3"/>
<pin id="524" dir="0" index="1" bw="32" slack="3"/>
<pin id="525" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp6/30 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_388_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="7"/>
<pin id="528" dir="0" index="1" bw="17" slack="6"/>
<pin id="529" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_388/34 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_571_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="1" index="1" bw="17" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_571/35 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_572_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="0" index="1" bw="3" slack="0"/>
<pin id="537" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_572/36 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_538_add_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="7" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_538_add/36 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_538_add_i32_shr_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="26" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="0" index="2" bw="4" slack="0"/>
<pin id="549" dir="0" index="3" bw="6" slack="0"/>
<pin id="550" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_538_add_i32_shr/36 "/>
</bind>
</comp>

<comp id="555" class="1004" name="grp_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="10"/>
<pin id="557" dir="0" index="1" bw="32" slack="1"/>
<pin id="558" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_390/37 "/>
</bind>
</comp>

<comp id="559" class="1004" name="cast_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="3"/>
<pin id="561" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/37 "/>
</bind>
</comp>

<comp id="562" class="1004" name="cast3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="26" slack="1"/>
<pin id="564" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/37 "/>
</bind>
</comp>

<comp id="565" class="1004" name="grp_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="0" index="1" bw="26" slack="0"/>
<pin id="568" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/37 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_396_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="26" slack="7"/>
<pin id="573" dir="1" index="1" bw="32" slack="64"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_396/43 "/>
</bind>
</comp>

<comp id="574" class="1004" name="exitcond_flatten_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="58" slack="0"/>
<pin id="576" dir="0" index="1" bw="58" slack="1"/>
<pin id="577" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/44 "/>
</bind>
</comp>

<comp id="579" class="1004" name="indvar_flatten_next_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="58" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/44 "/>
</bind>
</comp>

<comp id="585" class="1004" name="hh_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="hh/44 "/>
</bind>
</comp>

<comp id="591" class="1004" name="exitcond_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="26" slack="0"/>
<pin id="593" dir="0" index="1" bw="26" slack="8"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/44 "/>
</bind>
</comp>

<comp id="596" class="1004" name="indvar2_mid2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="0" index="2" bw="26" slack="0"/>
<pin id="600" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar2_mid2/44 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_462_cast_mid2_v_s_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="0"/>
<pin id="607" dir="0" index="2" bw="32" slack="0"/>
<pin id="608" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_462_cast_mid2_v_s/44 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_573_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_573/44 "/>
</bind>
</comp>

<comp id="616" class="1004" name="indvar_next9_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="26" slack="0"/>
<pin id="619" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next9/44 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_575_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="26" slack="0"/>
<pin id="624" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_575/44 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="58" slack="0"/>
<pin id="628" dir="0" index="1" bw="26" slack="7"/>
<pin id="629" dir="1" index="2" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_576/44 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_398_mid2_v_v_v_v_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="0" index="1" bw="32" slack="18"/>
<pin id="634" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_398_mid2_v_v_v_v_1/45 "/>
</bind>
</comp>

<comp id="635" class="1004" name="grp_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="0" index="1" bw="32" slack="19"/>
<pin id="638" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_398_mid2_v_v_v_v_2/46 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_462_cast_mid2_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="13" slack="0"/>
<pin id="641" dir="0" index="1" bw="17" slack="1"/>
<pin id="642" dir="0" index="2" bw="4" slack="0"/>
<pin id="643" dir="0" index="3" bw="6" slack="0"/>
<pin id="644" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_462_cast_mid2/48 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_170_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="13" slack="0"/>
<pin id="650" dir="0" index="1" bw="13" slack="4"/>
<pin id="651" dir="1" index="2" bw="13" slack="67"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_170/48 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_398_mid2_v_v_v_v_3_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="0" index="1" bw="32" slack="26"/>
<pin id="656" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_398_mid2_v_v_v_v_3/53 "/>
</bind>
</comp>

<comp id="657" class="1004" name="grp_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="0" index="1" bw="16" slack="27"/>
<pin id="660" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_398_mid2_v_v_v_v/54 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_398_mid2_v_v_v_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="0" index="1" bw="32" slack="34"/>
<pin id="664" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_398_mid2_v_v_v/61 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_398_mid2_v_v_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="0" index="1" bw="32" slack="18"/>
<pin id="668" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_398_mid2_v_v/61 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_574_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="28" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="0" index="2" bw="4" slack="0"/>
<pin id="674" dir="0" index="3" bw="6" slack="0"/>
<pin id="675" dir="1" index="4" bw="28" slack="45"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_574/61 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_398_mid2_cast_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="28" slack="45"/>
<pin id="682" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_398_mid2_cast/106 "/>
</bind>
</comp>

<comp id="683" class="1004" name="global_cin_V_offset_3_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="58" slack="79"/>
<pin id="685" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="global_cin_V_offset_3/106 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sum6_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="28" slack="0"/>
<pin id="688" dir="0" index="1" bw="58" slack="0"/>
<pin id="689" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum6/106 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_577_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="26" slack="1"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_577/106 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sum6_cast_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="59" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum6_cast/107 "/>
</bind>
</comp>

<comp id="700" class="1004" name="global_cin_V_addr_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="512" slack="0"/>
<pin id="702" dir="0" index="1" bw="59" slack="0"/>
<pin id="703" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_cin_V_addr_2/107 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_170_cast_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="13" slack="67"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_170_cast/115 "/>
</bind>
</comp>

<comp id="711" class="1004" name="grp_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="0" index="1" bw="32" slack="7"/>
<pin id="714" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_381/123 "/>
</bind>
</comp>

<comp id="715" class="1004" name="grp_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="0" index="1" bw="32" slack="14"/>
<pin id="718" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_382/130 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_570_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="0" index="1" bw="3" slack="0"/>
<pin id="722" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_570/130 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_528_add_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="7" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="0"/>
<pin id="727" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_528_add/130 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_528_add_i32_shr_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="26" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="0"/>
<pin id="733" dir="0" index="2" bw="4" slack="0"/>
<pin id="734" dir="0" index="3" bw="6" slack="0"/>
<pin id="735" dir="1" index="4" bw="26" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_528_add_i32_shr/130 "/>
</bind>
</comp>

<comp id="740" class="1004" name="global_cin_offset_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="0" index="1" bw="32" slack="21"/>
<pin id="743" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="global_cin_offset_1/137 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_569_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="28" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="0" index="2" bw="4" slack="0"/>
<pin id="748" dir="0" index="3" bw="6" slack="0"/>
<pin id="749" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_569/137 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_384_cast_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="28" slack="1"/>
<pin id="756" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_384_cast/138 "/>
</bind>
</comp>

<comp id="757" class="1004" name="global_cin_V_offset_2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="58" slack="22"/>
<pin id="759" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="global_cin_V_offset_2/138 "/>
</bind>
</comp>

<comp id="760" class="1004" name="sum4_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="28" slack="0"/>
<pin id="762" dir="0" index="1" bw="58" slack="0"/>
<pin id="763" dir="1" index="2" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum4/138 "/>
</bind>
</comp>

<comp id="766" class="1004" name="sum4_cast_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="59" slack="1"/>
<pin id="768" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum4_cast/139 "/>
</bind>
</comp>

<comp id="769" class="1004" name="global_cin_V_addr_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="512" slack="0"/>
<pin id="771" dir="0" index="1" bw="59" slack="0"/>
<pin id="772" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="global_cin_V_addr_1/139 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_392_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="26" slack="9"/>
<pin id="778" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_392/139 "/>
</bind>
</comp>

<comp id="780" class="1004" name="exitcond7_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="26" slack="0"/>
<pin id="782" dir="0" index="1" bw="26" slack="16"/>
<pin id="783" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/146 "/>
</bind>
</comp>

<comp id="785" class="1004" name="indvar_next3_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="26" slack="0"/>
<pin id="787" dir="0" index="1" bw="1" slack="0"/>
<pin id="788" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next3/146 "/>
</bind>
</comp>

<comp id="791" class="1004" name="indvar1_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="26" slack="2"/>
<pin id="793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvar1/148 "/>
</bind>
</comp>

<comp id="796" class="1007" name="grp_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="17" slack="10"/>
<pin id="798" dir="0" index="1" bw="17" slack="1"/>
<pin id="799" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_462_cast_mid2_v_2/45 "/>
</bind>
</comp>

<comp id="800" class="1005" name="num_tile_read_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="14"/>
<pin id="802" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="num_tile_read "/>
</bind>
</comp>

<comp id="805" class="1005" name="in_w_iter_read_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="26"/>
<pin id="807" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="in_w_iter_read "/>
</bind>
</comp>

<comp id="810" class="1005" name="in_h_iter_read_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="18"/>
<pin id="812" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="in_h_iter_read "/>
</bind>
</comp>

<comp id="815" class="1005" name="in_num_iter_read_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="3"/>
<pin id="817" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="in_num_iter_read "/>
</bind>
</comp>

<comp id="821" class="1005" name="cin_offset_read_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="14"/>
<pin id="823" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="cin_offset_read "/>
</bind>
</comp>

<comp id="828" class="1005" name="LAYER_IN_W_T_read_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="1"/>
<pin id="830" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_IN_W_T_read "/>
</bind>
</comp>

<comp id="834" class="1005" name="LAYER_IN_H_T_read_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="7"/>
<pin id="836" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="LAYER_IN_H_T_read "/>
</bind>
</comp>

<comp id="840" class="1005" name="LAYER_IN_NUM_T_read_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="7"/>
<pin id="842" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="LAYER_IN_NUM_T_read "/>
</bind>
</comp>

<comp id="845" class="1005" name="LAYER_IN_W_HW_read_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_IN_W_HW_read "/>
</bind>
</comp>

<comp id="852" class="1005" name="LAYER_IN_H_HW_read_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_IN_H_HW_read "/>
</bind>
</comp>

<comp id="858" class="1005" name="global_cin_V_offset_s_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="58" slack="15"/>
<pin id="860" dir="1" index="1" bw="58" slack="15"/>
</pin_list>
<bind>
<opset="global_cin_V_offset_s "/>
</bind>
</comp>

<comp id="865" class="1005" name="LAYER_IN_NUM_T_cast_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="LAYER_IN_NUM_T_cast "/>
</bind>
</comp>

<comp id="872" class="1005" name="brmerge_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="31"/>
<pin id="874" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="876" class="1005" name="or_cond2_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="31"/>
<pin id="878" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="880" class="1005" name="tmp4_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="17" slack="1"/>
<pin id="882" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_374_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_374 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_568_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="26" slack="1"/>
<pin id="892" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="tmp_568 "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_105_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="26" slack="1"/>
<pin id="897" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="tmp_105 "/>
</bind>
</comp>

<comp id="900" class="1005" name="tmp_378_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="26" slack="1"/>
<pin id="902" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="tmp_378 "/>
</bind>
</comp>

<comp id="905" class="1005" name="tmp_517_add_i32_shr_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="22" slack="4"/>
<pin id="907" dir="1" index="1" bw="22" slack="4"/>
</pin_list>
<bind>
<opset="tmp_517_add_i32_shr "/>
</bind>
</comp>

<comp id="911" class="1005" name="tmp_375_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_375 "/>
</bind>
</comp>

<comp id="916" class="1005" name="tmp_567_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="28" slack="1"/>
<pin id="918" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_567 "/>
</bind>
</comp>

<comp id="921" class="1005" name="sum_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="59" slack="1"/>
<pin id="923" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="926" class="1005" name="global_cin_V_addr_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="512" slack="1"/>
<pin id="928" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_cin_V_addr "/>
</bind>
</comp>

<comp id="932" class="1005" name="tmp_517_add_i32_shr_s_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_517_add_i32_shr_s "/>
</bind>
</comp>

<comp id="937" class="1005" name="tmp_517_add_i32_shr_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="27" slack="1"/>
<pin id="939" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="tmp_517_add_i32_shr_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="exitcond2_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="1"/>
<pin id="944" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="946" class="1005" name="indvar_next_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="26" slack="0"/>
<pin id="948" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="951" class="1005" name="global_cin_V_addr_re_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="512" slack="1"/>
<pin id="953" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_cin_V_addr_re "/>
</bind>
</comp>

<comp id="956" class="1005" name="tmp4_cast_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="6"/>
<pin id="958" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp4_cast "/>
</bind>
</comp>

<comp id="961" class="1005" name="tmp_389_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_389 "/>
</bind>
</comp>

<comp id="966" class="1005" name="tmp_388_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="3"/>
<pin id="968" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_388 "/>
</bind>
</comp>

<comp id="971" class="1005" name="tmp_391_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="1"/>
<pin id="973" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_391 "/>
</bind>
</comp>

<comp id="976" class="1005" name="tmp_571_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="17" slack="10"/>
<pin id="978" dir="1" index="1" bw="17" slack="10"/>
</pin_list>
<bind>
<opset="tmp_571 "/>
</bind>
</comp>

<comp id="981" class="1005" name="tmp6_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="1"/>
<pin id="983" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="986" class="1005" name="tmp_538_add_i32_shr_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="26" slack="1"/>
<pin id="988" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="tmp_538_add_i32_shr "/>
</bind>
</comp>

<comp id="993" class="1005" name="cast_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="58" slack="1"/>
<pin id="995" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="cast "/>
</bind>
</comp>

<comp id="998" class="1005" name="cast3_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="58" slack="1"/>
<pin id="1000" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="cast3 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="tmp_390_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="18"/>
<pin id="1006" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="tmp_390 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="tmp_396_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="64"/>
<pin id="1011" dir="1" index="1" bw="32" slack="64"/>
</pin_list>
<bind>
<opset="tmp_396 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="bound_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="58" slack="1"/>
<pin id="1016" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1019" class="1005" name="exitcond_flatten_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="1"/>
<pin id="1021" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1023" class="1005" name="indvar_flatten_next_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="58" slack="0"/>
<pin id="1025" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1028" class="1005" name="tmp_462_cast_mid2_v_s_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="0"/>
<pin id="1030" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_462_cast_mid2_v_s "/>
</bind>
</comp>

<comp id="1034" class="1005" name="tmp_573_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="17" slack="1"/>
<pin id="1036" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_573 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="indvar_next9_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="26" slack="0"/>
<pin id="1041" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next9 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="tmp_575_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="13" slack="4"/>
<pin id="1046" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="tmp_575 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="tmp_398_mid2_v_v_v_v_1_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="1"/>
<pin id="1051" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_398_mid2_v_v_v_v_1 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="tmp_462_cast_mid2_v_2_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="17" slack="1"/>
<pin id="1056" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_462_cast_mid2_v_2 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="tmp_170_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="13" slack="67"/>
<pin id="1061" dir="1" index="1" bw="13" slack="67"/>
</pin_list>
<bind>
<opset="tmp_170 "/>
</bind>
</comp>

<comp id="1064" class="1005" name="tmp_398_mid2_v_v_v_v_2_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_398_mid2_v_v_v_v_2 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="tmp_398_mid2_v_v_v_v_3_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="1"/>
<pin id="1071" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_398_mid2_v_v_v_v_3 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="tmp_398_mid2_v_v_v_v_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="1"/>
<pin id="1076" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_398_mid2_v_v_v_v "/>
</bind>
</comp>

<comp id="1079" class="1005" name="tmp_574_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="28" slack="45"/>
<pin id="1081" dir="1" index="1" bw="28" slack="45"/>
</pin_list>
<bind>
<opset="tmp_574 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="tmp_576_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="58" slack="1"/>
<pin id="1086" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="tmp_576 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="sum6_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="59" slack="1"/>
<pin id="1091" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="sum6 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="tmp_577_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="1"/>
<pin id="1096" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_577 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="global_cin_V_addr_2_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="512" slack="1"/>
<pin id="1100" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_cin_V_addr_2 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="global_cin_V_addr_2_s_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="512" slack="1"/>
<pin id="1106" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_cin_V_addr_2_s "/>
</bind>
</comp>

<comp id="1109" class="1005" name="tmp3_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="1"/>
<pin id="1111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="tmp_381_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="1"/>
<pin id="1116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_381 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="tmp_528_add_i32_shr_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="26" slack="9"/>
<pin id="1122" dir="1" index="1" bw="26" slack="9"/>
</pin_list>
<bind>
<opset="tmp_528_add_i32_shr "/>
</bind>
</comp>

<comp id="1126" class="1005" name="tmp_382_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="1"/>
<pin id="1128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_382 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="tmp_569_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="28" slack="1"/>
<pin id="1133" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_569 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="sum4_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="59" slack="1"/>
<pin id="1138" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="sum4 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="global_cin_V_addr_1_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="512" slack="1"/>
<pin id="1143" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_cin_V_addr_1 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="tmp_392_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="1"/>
<pin id="1149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_392 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="exitcond7_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="1"/>
<pin id="1154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond7 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="indvar_next3_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="26" slack="0"/>
<pin id="1158" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next3 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="global_cin_V_addr_1_1_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="512" slack="1"/>
<pin id="1163" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="global_cin_V_addr_1_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="90" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="96" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="90" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="96" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="90" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="96" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="4" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="112" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="4" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="112" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="262" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="275"><net_src comp="4" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="112" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="270" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="281"><net_src comp="92" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="282" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="293"><net_src comp="122" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="294" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="92" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="92" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="174" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="192" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="204" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="66" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="68" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="358"><net_src comp="344" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="70" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="198" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="72" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="354" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="132" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="360" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="198" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="204" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="174" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="74" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="138" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="336" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="340" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="180" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="378" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="78" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="80" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="82" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="424" pin="3"/><net_sink comp="431" pin=1"/></net>

<net id="443"><net_src comp="84" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="431" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="86" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="88" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="457"><net_src comp="64" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="447" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="66" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="460"><net_src comp="68" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="471"><net_src comp="461" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="480"><net_src comp="0" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="473" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="476" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="486"><net_src comp="483" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="493"><net_src comp="282" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="282" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="94" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="278" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="517"><net_src comp="510" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="533"><net_src comp="518" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="116" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="118" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="551"><net_src comp="120" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="539" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="553"><net_src comp="86" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="554"><net_src comp="68" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="562" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="578"><net_src comp="294" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="294" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="124" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="104" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="306" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="317" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="92" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="317" pin="4"/><net_sink comp="596" pin=2"/></net>

<net id="609"><net_src comp="591" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="585" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="306" pin="4"/><net_sink comp="604" pin=2"/></net>

<net id="615"><net_src comp="604" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="94" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="596" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="596" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="294" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="645"><net_src comp="126" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="66" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="647"><net_src comp="62" pin="0"/><net_sink comp="639" pin=3"/></net>

<net id="652"><net_src comp="639" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="669"><net_src comp="661" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="676"><net_src comp="64" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="665" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="66" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="68" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="690"><net_src comp="680" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="683" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="122" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="704"><net_src comp="0" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="697" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="706"><net_src comp="700" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="710"><net_src comp="707" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="723"><net_src comp="116" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="118" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="719" pin="2"/><net_sink comp="724" pin=1"/></net>

<net id="736"><net_src comp="120" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="724" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="738"><net_src comp="86" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="739"><net_src comp="68" pin="0"/><net_sink comp="730" pin=3"/></net>

<net id="750"><net_src comp="64" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="740" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="66" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="753"><net_src comp="68" pin="0"/><net_sink comp="744" pin=3"/></net>

<net id="764"><net_src comp="754" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="757" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="773"><net_src comp="0" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="766" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="775"><net_src comp="769" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="779"><net_src comp="776" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="784"><net_src comp="328" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="328" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="94" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="794"><net_src comp="324" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="803"><net_src comp="144" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="808"><net_src comp="150" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="813"><net_src comp="156" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="818"><net_src comp="162" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="824"><net_src comp="168" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="831"><net_src comp="180" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="837"><net_src comp="186" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="843"><net_src comp="192" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="848"><net_src comp="198" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="855"><net_src comp="204" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="861"><net_src comp="210" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="864"><net_src comp="858" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="868"><net_src comp="340" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="871"><net_src comp="865" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="875"><net_src comp="372" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="390" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="396" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="888"><net_src comp="378" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="893"><net_src comp="408" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="898"><net_src comp="416" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="903"><net_src comp="419" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="908"><net_src comp="437" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="914"><net_src comp="412" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="919"><net_src comp="451" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="924"><net_src comp="467" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="929"><net_src comp="476" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="935"><net_src comp="483" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="940"><net_src comp="487" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="945"><net_src comp="494" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="499" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="954"><net_src comp="222" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="959"><net_src comp="510" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="964"><net_src comp="513" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="969"><net_src comp="526" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="974"><net_src comp="518" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="979"><net_src comp="530" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="984"><net_src comp="522" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="989"><net_src comp="545" pin="4"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="992"><net_src comp="986" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="996"><net_src comp="559" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="1001"><net_src comp="562" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="1003"><net_src comp="998" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1007"><net_src comp="555" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1012"><net_src comp="571" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1017"><net_src comp="565" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1022"><net_src comp="574" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1026"><net_src comp="579" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="1031"><net_src comp="604" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1033"><net_src comp="1028" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="1037"><net_src comp="612" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1042"><net_src comp="616" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="1047"><net_src comp="622" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1052"><net_src comp="631" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1057"><net_src comp="796" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1062"><net_src comp="648" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1067"><net_src comp="635" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1072"><net_src comp="653" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1077"><net_src comp="657" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1082"><net_src comp="670" pin="4"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1087"><net_src comp="626" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1092"><net_src comp="686" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1097"><net_src comp="692" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1101"><net_src comp="700" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="1107"><net_src comp="233" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1112"><net_src comp="402" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1117"><net_src comp="711" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1123"><net_src comp="730" pin="4"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1129"><net_src comp="715" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1134"><net_src comp="744" pin="4"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1139"><net_src comp="760" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1144"><net_src comp="769" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="1146"><net_src comp="1141" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1150"><net_src comp="776" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1155"><net_src comp="780" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1159"><net_src comp="785" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1164"><net_src comp="244" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="256" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cin_burst_buf_V | {26 115 148 }
 - Input state : 
	Port: cin_load_ddr_read : global_cin_V | {17 18 19 20 21 22 23 25 107 108 109 110 111 112 113 114 139 140 141 142 143 144 145 147 }
	Port: cin_load_ddr_read : global_cin_V_offset | {1 }
	Port: cin_load_ddr_read : LAYER_IN_H_HW | {1 }
	Port: cin_load_ddr_read : LAYER_IN_W_HW | {1 }
	Port: cin_load_ddr_read : LAYER_IN_NUM_T | {1 }
	Port: cin_load_ddr_read : LAYER_IN_H_T | {1 }
	Port: cin_load_ddr_read : LAYER_IN_W_T | {1 }
	Port: cin_load_ddr_read : FILTER_S | {1 }
	Port: cin_load_ddr_read : cin_offset | {1 }
	Port: cin_load_ddr_read : in_num_iter | {1 }
	Port: cin_load_ddr_read : in_h_iter | {1 }
	Port: cin_load_ddr_read : in_w_iter | {1 }
	Port: cin_load_ddr_read : num_tile | {1 }
	Port: cin_load_ddr_read : change | {1 }
	Port: cin_load_ddr_read : max_pool | {1 }
  - Chain level:
	State 1
		icmp : 1
		tmp2 : 2
		brmerge : 2
		StgValue_173 : 2
		or_cond2 : 1
		StgValue_177 : 1
		tmp4 : 1
		tmp3 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		tmp_568 : 1
	State 8
		tmp_378 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
		tmp_517_add : 1
		tmp_517_add_i32_shr : 2
	State 14
	State 15
		tmp_567 : 1
	State 16
		sum : 1
	State 17
		global_cin_V_addr : 1
		global_cin_V_addr_rd : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		indvar_cast : 1
		exitcond2 : 2
		indvar_next : 1
		StgValue_224 : 3
	State 25
	State 26
		cin_burst_buf_V_addr : 1
		StgValue_231 : 2
		burstread_rend : 1
	State 27
	State 28
		tmp_389 : 1
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
		tmp_571 : 1
	State 36
		tmp_538_add_i32_shr : 1
	State 37
		bound : 1
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_279 : 2
		hh : 1
		exitcond : 1
		indvar2_mid2 : 2
		tmp_462_cast_mid2_v_s : 2
		tmp_573 : 3
		indvar_next9 : 3
		tmp_575 : 3
		tmp_576 : 1
	State 45
	State 46
	State 47
	State 48
		tmp_170 : 1
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
		tmp_398_mid2_v_v : 1
		tmp_574 : 2
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
		sum6 : 1
		StgValue_377 : 1
	State 107
		global_cin_V_addr_2 : 1
		global_cin_V_addr_4_s : 2
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
		cin_burst_buf_V_addr_2 : 1
		StgValue_395 : 2
		burstread_rend34 : 1
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
		tmp_528_add_i32_shr : 1
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
		tmp_569 : 1
	State 138
		sum4 : 1
	State 139
		global_cin_V_addr_1 : 1
		global_cin_V_addr_1_s : 2
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
		exitcond7 : 1
		indvar_next3 : 1
		StgValue_441 : 2
	State 147
	State 148
		cin_burst_buf_V_addr_1 : 1
		StgValue_448 : 2
		burstread_rend20_0 : 1
	State 149


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   urem   |             grp_fu_626            |    0    |   7241  |   5533  |
|----------|-----------------------------------|---------|---------|---------|
|          |             grp_fu_378            |    3    |   247   |    19   |
|          |             grp_fu_402            |    2    |   247   |    19   |
|          |             grp_fu_412            |    3    |   247   |    19   |
|          |             grp_fu_419            |    2    |   184   |    70   |
|          |             grp_fu_518            |    2    |   247   |    19   |
|          |             grp_fu_522            |    3    |   247   |    19   |
|    mul   |             grp_fu_555            |    3    |   247   |    19   |
|          |             grp_fu_565            |    3    |   247   |    19   |
|          |             grp_fu_635            |    3    |   247   |    19   |
|          |             grp_fu_657            |    2    |   247   |    19   |
|          |             grp_fu_711            |    3    |   247   |    19   |
|          |             grp_fu_715            |    3    |   247   |    19   |
|          |             grp_fu_796            |    1    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |            tmp4_fu_396            |    0    |    0    |    23   |
|          |         tmp_517_add_fu_431        |    0    |    0    |    35   |
|          |      global_cin_offset_fu_447     |    0    |    0    |    39   |
|          |             sum_fu_467            |    0    |    0    |    65   |
|          |         indvar_next_fu_499        |    0    |    0    |    33   |
|          |           tmp_389_fu_513          |    0    |    0    |    39   |
|          |           tmp_388_fu_526          |    0    |    0    |    39   |
|          |         tmp_538_add_fu_539        |    0    |    0    |    39   |
|          |     indvar_flatten_next_fu_579    |    0    |    0    |    65   |
|          |             hh_fu_585             |    0    |    0    |    39   |
|    add   |        indvar_next9_fu_616        |    0    |    0    |    33   |
|          |   tmp_398_mid2_v_v_v_v_1_fu_631   |    0    |    0    |    39   |
|          |           tmp_170_fu_648          |    0    |    0    |    20   |
|          |   tmp_398_mid2_v_v_v_v_3_fu_653   |    0    |    0    |    39   |
|          |     tmp_398_mid2_v_v_v_fu_661     |    0    |    0    |    32   |
|          |      tmp_398_mid2_v_v_fu_665      |    0    |    0    |    32   |
|          |            sum6_fu_686            |    0    |    0    |    65   |
|          |         tmp_528_add_fu_724        |    0    |    0    |    39   |
|          |     global_cin_offset_1_fu_740    |    0    |    0    |    39   |
|          |            sum4_fu_760            |    0    |    0    |    65   |
|          |        indvar_next3_fu_785        |    0    |    0    |    33   |
|----------|-----------------------------------|---------|---------|---------|
|          |            icmp_fu_354            |    0    |    0    |    18   |
|          |           notrhs_fu_360           |    0    |    0    |    18   |
|          |            tmp_s_fu_384           |    0    |    0    |    13   |
|   icmp   |          exitcond2_fu_494         |    0    |    0    |    18   |
|          |      exitcond_flatten_fu_574      |    0    |    0    |    29   |
|          |          exitcond_fu_591          |    0    |    0    |    18   |
|          |           tmp_577_fu_692          |    0    |    0    |    18   |
|          |          exitcond7_fu_780         |    0    |    0    |    18   |
|----------|-----------------------------------|---------|---------|---------|
|  select  |        indvar2_mid2_fu_596        |    0    |    0    |    26   |
|          |    tmp_462_cast_mid2_v_s_fu_604   |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|
|    or    |            tmp2_fu_366            |    0    |    0    |    2    |
|          |           brmerge_fu_372          |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|    and   |          or_cond2_fu_390          |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|          |     max_pool_read_read_fu_132     |    0    |    0    |    0    |
|          |      change_read_read_fu_138      |    0    |    0    |    0    |
|          |     num_tile_read_read_fu_144     |    0    |    0    |    0    |
|          |     in_w_iter_read_read_fu_150    |    0    |    0    |    0    |
|          |     in_h_iter_read_read_fu_156    |    0    |    0    |    0    |
|          |    in_num_iter_read_read_fu_162   |    0    |    0    |    0    |
|          |    cin_offset_read_read_fu_168    |    0    |    0    |    0    |
|          |     FILTER_S_read_read_fu_174     |    0    |    0    |    0    |
|   read   |   LAYER_IN_W_T_read_read_fu_180   |    0    |    0    |    0    |
|          |   LAYER_IN_H_T_read_read_fu_186   |    0    |    0    |    0    |
|          |  LAYER_IN_NUM_T_read_read_fu_192  |    0    |    0    |    0    |
|          |   LAYER_IN_W_HW_read_read_fu_198  |    0    |    0    |    0    |
|          |   LAYER_IN_H_HW_read_read_fu_204  |    0    |    0    |    0    |
|          | global_cin_V_offset_s_read_fu_210 |    0    |    0    |    0    |
|          |  global_cin_V_addr_re_read_fu_222 |    0    |    0    |    0    |
|          | global_cin_V_addr_2_s_read_fu_233 |    0    |    0    |    0    |
|          | global_cin_V_addr_1_1_read_fu_244 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         grp_readreq_fu_216        |    0    |    0    |    0    |
|  readreq |         grp_readreq_fu_227        |    0    |    0    |    0    |
|          |         grp_readreq_fu_238        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |     FILTER_S_cast1_cast_fu_336    |    0    |    0    |    0    |
|          |     LAYER_IN_NUM_T_cast_fu_340    |    0    |    0    |    0    |
|          |           tmp_105_fu_416          |    0    |    0    |    0    |
|          |        tmp_377_cast_fu_461        |    0    |    0    |    0    |
|          |    global_cin_V_offset_1_fu_464   |    0    |    0    |    0    |
|          |          sum_cast_fu_473          |    0    |    0    |    0    |
|          |    tmp_517_add_i32_shr_s_fu_483   |    0    |    0    |    0    |
|          |    tmp_517_add_i32_shr_1_fu_487   |    0    |    0    |    0    |
|          |         indvar_cast_fu_490        |    0    |    0    |    0    |
|          |           indvar3_fu_505          |    0    |    0    |    0    |
|   zext   |            cast_fu_559            |    0    |    0    |    0    |
|          |            cast3_fu_562           |    0    |    0    |    0    |
|          |           tmp_396_fu_571          |    0    |    0    |    0    |
|          |      tmp_398_mid2_cast_fu_680     |    0    |    0    |    0    |
|          |    global_cin_V_offset_3_fu_683   |    0    |    0    |    0    |
|          |          sum6_cast_fu_697         |    0    |    0    |    0    |
|          |        tmp_170_cast_fu_707        |    0    |    0    |    0    |
|          |        tmp_384_cast_fu_754        |    0    |    0    |    0    |
|          |    global_cin_V_offset_2_fu_757   |    0    |    0    |    0    |
|          |          sum4_cast_fu_766         |    0    |    0    |    0    |
|          |           tmp_392_fu_776          |    0    |    0    |    0    |
|          |           indvar1_fu_791          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_344            |    0    |    0    |    0    |
|          |     tmp_517_add_i32_shr_fu_437    |    0    |    0    |    0    |
|          |           tmp_567_fu_451          |    0    |    0    |    0    |
|partselect|     tmp_538_add_i32_shr_fu_545    |    0    |    0    |    0    |
|          |      tmp_462_cast_mid2_fu_639     |    0    |    0    |    0    |
|          |           tmp_574_fu_670          |    0    |    0    |    0    |
|          |     tmp_528_add_i32_shr_fu_730    |    0    |    0    |    0    |
|          |           tmp_569_fu_744          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           tmp_568_fu_408          |    0    |    0    |    0    |
|   trunc  |           tmp_571_fu_530          |    0    |    0    |    0    |
|          |           tmp_573_fu_612          |    0    |    0    |    0    |
|          |           tmp_575_fu_622          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_380_fu_424          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |          tmp4_cast_fu_510         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|    shl   |           tmp_572_fu_534          |    0    |    0    |    0    |
|          |           tmp_570_fu_719          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    33   |  10142  |   6878  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   LAYER_IN_H_HW_read_reg_852  |   32   |
|   LAYER_IN_H_T_read_reg_834   |   32   |
|  LAYER_IN_NUM_T_cast_reg_865  |   32   |
|  LAYER_IN_NUM_T_read_reg_840  |   16   |
|   LAYER_IN_W_HW_read_reg_845  |   32   |
|   LAYER_IN_W_T_read_reg_828   |   32   |
|         bound_reg_1014        |   58   |
|        brmerge_reg_872        |    1   |
|         cast3_reg_998         |   58   |
|          cast_reg_993         |   58   |
|    cin_offset_read_reg_821    |   32   |
|       exitcond2_reg_942       |    1   |
|       exitcond7_reg_1152      |    1   |
|   exitcond_flatten_reg_1019   |    1   |
| global_cin_V_addr_1_1_reg_1161|   512  |
|  global_cin_V_addr_1_reg_1141 |   512  |
|  global_cin_V_addr_2_reg_1098 |   512  |
| global_cin_V_addr_2_s_reg_1104|   512  |
|  global_cin_V_addr_re_reg_951 |   512  |
|   global_cin_V_addr_reg_926   |   512  |
| global_cin_V_offset_s_reg_858 |   58   |
|          hh2_reg_302          |   32   |
|     in_h_iter_read_reg_810    |   32   |
|    in_num_iter_read_reg_815   |   32   |
|     in_w_iter_read_reg_805    |   32   |
|        indvar2_reg_313        |   26   |
|        indvar9_reg_324        |   26   |
|  indvar_flatten_next_reg_1023 |   58   |
|     indvar_flatten_reg_290    |   58   |
|     indvar_next3_reg_1156     |   26   |
|     indvar_next9_reg_1039     |   26   |
|      indvar_next_reg_946      |   26   |
|         indvar_reg_278        |   26   |
|     num_tile_read_reg_800     |   32   |
|        or_cond2_reg_876       |    1   |
|         sum4_reg_1136         |   59   |
|         sum6_reg_1089         |   59   |
|          sum_reg_921          |   59   |
|         tmp3_reg_1109         |   32   |
|       tmp4_cast_reg_956       |   32   |
|          tmp4_reg_880         |   17   |
|          tmp6_reg_981         |   32   |
|        tmp_105_reg_895        |   26   |
|        tmp_170_reg_1059       |   13   |
|        tmp_374_reg_885        |   32   |
|        tmp_375_reg_911        |   32   |
|        tmp_378_reg_900        |   26   |
|        tmp_381_reg_1114       |   32   |
|        tmp_382_reg_1126       |   32   |
|        tmp_388_reg_966        |   32   |
|        tmp_389_reg_961        |   32   |
|        tmp_390_reg_1004       |   32   |
|        tmp_391_reg_971        |   32   |
|        tmp_392_reg_1147       |   32   |
|        tmp_396_reg_1009       |   32   |
|tmp_398_mid2_v_v_v_v_1_reg_1049|   32   |
|tmp_398_mid2_v_v_v_v_2_reg_1064|   32   |
|tmp_398_mid2_v_v_v_v_3_reg_1069|   32   |
| tmp_398_mid2_v_v_v_v_reg_1074 |   32   |
| tmp_462_cast_mid2_v_2_reg_1054|   17   |
| tmp_462_cast_mid2_v_s_reg_1028|   32   |
| tmp_517_add_i32_shr_1_reg_937 |   27   |
|  tmp_517_add_i32_shr_reg_905  |   22   |
| tmp_517_add_i32_shr_s_reg_932 |   32   |
|  tmp_528_add_i32_shr_reg_1120 |   26   |
|  tmp_538_add_i32_shr_reg_986  |   26   |
|        tmp_567_reg_916        |   28   |
|        tmp_568_reg_890        |   26   |
|        tmp_569_reg_1131       |   28   |
|        tmp_571_reg_976        |   17   |
|        tmp_573_reg_1034       |   17   |
|        tmp_574_reg_1079       |   28   |
|        tmp_575_reg_1044       |   13   |
|        tmp_576_reg_1084       |   58   |
|        tmp_577_reg_1094       |    1   |
+-------------------------------+--------+
|             Total             |  5150  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|   grp_readreq_fu_216   |  p1  |   2  |  512 |  1024  ||    9    |
|   grp_readreq_fu_216   |  p2  |   2  |  22  |   44   ||    9    |
|   grp_readreq_fu_227   |  p1  |   2  |  512 |  1024  ||    9    |
|   grp_readreq_fu_238   |  p1  |   2  |  512 |  1024  ||    9    |
|   grp_readreq_fu_238   |  p2  |   2  |  26  |   52   ||    9    |
|    grp_access_fu_256   |  p0  |   3  |  12  |   36   ||    15   |
|    grp_access_fu_256   |  p1  |   3  |  512 |  1536  ||    15   |
|     indvar_reg_278     |  p0  |   2  |  26  |   52   ||    9    |
| indvar_flatten_reg_290 |  p0  |   2  |  58  |   116  ||    9    |
|     indvar9_reg_324    |  p0  |   2  |  26  |   52   ||    9    |
|       grp_fu_378       |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_378       |  p1  |   2  |  32  |   64   ||    9    |
|       grp_fu_402       |  p0  |   2  |  16  |   32   ||    9    |
|       grp_fu_402       |  p1  |   2  |  32  |   64   ||    9    |
|       grp_fu_419       |  p0  |   2  |  16  |   32   ||    9    |
|       grp_fu_565       |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_565       |  p1  |   2  |  26  |   52   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |  5332  ||  14.603 ||   165   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |  10142 |  6878  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   165  |
|  Register |    -   |    -   |  5150  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |   14   |  15292 |  7043  |
+-----------+--------+--------+--------+--------+
