{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501038909592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501038909593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 11:15:09 2017 " "Processing started: Wed Jul 26 11:15:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501038909593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038909593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta chris_proj -c chris_proj " "Command: quartus_sta chris_proj -c chris_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038909593 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1501038909643 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038910300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038910321 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038910321 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501038911028 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038911028 ""}
{ "Info" "ISTA_SDC_FOUND" "chris_proj.sdc " "Reading SDC File: 'chris_proj.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038911174 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038911174 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/chris/FPGA/chris/db/ip/soc_design/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038911224 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.sdc " "Reading SDC File: '/home/chris/FPGA/chris/db/ip/soc_design/submodules/soc_design_niosII_core_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038911233 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038911262 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038911262 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038911262 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038911262 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038911262 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038911262 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038911387 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1501038911611 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501038911621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.354 " "Worst-case setup slack is 1.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038911972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038911972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.354               0.000 system_pll_outclk0_clk  " "    1.354               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038911972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.300               0.000 altera_reserved_tck  " "   11.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038911972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038911972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.258 " "Worst-case hold slack is 0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 system_pll_outclk0_clk  " "    0.258               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 altera_reserved_tck  " "    0.280               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.923 " "Worst-case recovery slack is 3.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.923               0.000 system_pll_outclk0_clk  " "    3.923               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.495               0.000 altera_reserved_tck  " "   13.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.026 " "Worst-case removal slack is 1.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.026               0.000 altera_reserved_tck  " "    1.026               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.109               0.000 system_pll_outclk0_clk  " "    1.109               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 fraction_clock  " "    1.000               0.000 fraction_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.608               0.000 system_pll_outclk0_clk  " "    3.608               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 ref_clk  " "    9.731               0.000 ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.444               0.000 altera_reserved_tck  " "   15.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038912077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912077 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038912116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038912116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038912116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038912116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038912116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.528 ns " "Worst Case Available Settling Time: 8.528 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038912116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038912116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038912116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038912116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038912116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038912116 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912116 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.354 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.354" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912191 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.354  " "Path #1: Setup slack is 1.354 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\] " "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.952      6.952  R        clock network delay " "     6.952      6.952  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.952      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\] " "     6.952      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.952      0.000 RR  CELL  inst\|niosii_core\|cpu\|d_address_tag_field\[2\]\|q " "     6.952      0.000 RR  CELL  inst\|niosii_core\|cpu\|d_address_tag_field\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.988      1.036 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|datae " "     7.988      1.036 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.242      0.254 RR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|combout " "     8.242      0.254 RR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.493      0.251 RR    IC  inst\|mm_interconnect_0\|router\|Equal1~0\|datac " "     8.493      0.251 RR    IC  inst\|mm_interconnect_0\|router\|Equal1~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.992      0.499 RF  CELL  inst\|mm_interconnect_0\|router\|Equal1~0\|combout " "     8.992      0.499 RF  CELL  inst\|mm_interconnect_0\|router\|Equal1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.938      0.946 FF    IC  inst\|mm_interconnect_0\|router\|Equal5~1\|dataa " "     9.938      0.946 FF    IC  inst\|mm_interconnect_0\|router\|Equal5~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.515      0.577 FF  CELL  inst\|mm_interconnect_0\|router\|Equal5~1\|combout " "    10.515      0.577 FF  CELL  inst\|mm_interconnect_0\|router\|Equal5~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.898      0.383 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|datac " "    10.898      0.383 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.328      0.430 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|combout " "    11.328      0.430 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.618      0.290 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|dataa " "    11.618      0.290 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.216      0.598 RF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|combout " "    12.216      0.598 RF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.197      0.981 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint~0\|datac " "    13.197      0.981 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.578      0.381 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint~0\|combout " "    13.578      0.381 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.427      0.849 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[2\]\|sload " "    14.427      0.849 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[2\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.370      0.943 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\] " "    15.370      0.943 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.075      6.075  R        clock network delay " "    16.075      6.075  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.804      0.729           clock pessimism removed " "    16.804      0.729           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.724     -0.080           clock uncertainty " "    16.724     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.724      0.000     uTsu  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\] " "    16.724      0.000     uTsu  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.370 " "Data Arrival Time  :    15.370" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.724 " "Data Required Time :    16.724" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.354  " "Slack              :     1.354 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912191 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912191 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.300 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912196 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.300  " "Path #1: Setup slack is 11.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.861      2.861  R        clock network delay " "     2.861      2.861  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.861      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "     2.861      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.861      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\|q " "     2.861      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      0.264 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_info_reg_ena~0\|dataa " "     3.125      0.264 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_info_reg_ena~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.693      0.568 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_info_reg_ena~0\|combout " "     3.693      0.568 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_info_reg_ena~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.591      0.898 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|dataa " "     4.591      0.898 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.159      0.568 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     5.159      0.568 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.402      1.243 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab " "     6.402      1.243 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.978      0.576 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout " "     6.978      0.576 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.978      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     6.978      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.240      0.262 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     7.240      0.262 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.770      2.104  F        clock network delay " "    18.770      2.104  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.820      0.050           clock pessimism removed " "    18.820      0.050           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.540     -0.280           clock uncertainty " "    18.540     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.540      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.540      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.240 " "Data Arrival Time  :     7.240" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.540 " "Data Required Time :    18.540" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.300  " "Slack              :    11.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912197 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912197 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.258 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.258" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912267 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.258  " "Path #1: Hold slack is 0.258 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.087      6.087  R        clock network delay " "     6.087      6.087  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.087      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     6.087      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.087      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|q " "     6.087      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.311      0.224 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|dataf " "     6.311      0.224 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.381      0.070 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|sumout " "     6.381      0.070 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.381      0.000 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|d " "     6.381      0.000 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.451      0.070 FF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     6.451      0.070 FF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.968      6.968  R        clock network delay " "     6.968      6.968  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.193     -0.775           clock pessimism removed " "     6.193     -0.775           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.193      0.000           clock uncertainty " "     6.193      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.193      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     6.193      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.451 " "Data Arrival Time  :     6.451" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.193 " "Data Required Time :     6.193" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.258  " "Slack              :     0.258 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912267 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912267 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.280 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.280" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912272 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.280  " "Path #1: Hold slack is 0.280 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "From Node    : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.731      2.731  R        clock network delay " "     2.731      2.731  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.731      0.000     uTco  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "     2.731      0.000     uTco  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.731      0.000 FF  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|q " "     2.731      0.000 FF  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.963      0.232 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|datae " "     2.963      0.232 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.127      0.164 FR  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|combout " "     3.127      0.164 FR  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.127      0.000 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|d " "     3.127      0.000 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.196      0.069 RR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "     3.196      0.069 RR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.111      3.111  R        clock network delay " "     3.111      3.111  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.916     -0.195           clock pessimism removed " "     2.916     -0.195           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.916      0.000           clock uncertainty " "     2.916      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.916      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "     2.916      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.196 " "Data Arrival Time  :     3.196" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.916 " "Data Required Time :     2.916" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.280  " "Slack              :     0.280 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912272 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912272 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.923 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.923" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912291 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.923  " "Path #1: Recovery slack is 3.923 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\] " "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.938      6.938  R        clock network delay " "     6.938      6.938  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.938      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.938      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.938      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.938      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.722      1.784 FF    IC  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf " "     8.722      1.784 FF    IC  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.806      0.084 FF  CELL  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     8.806      0.084 FF  CELL  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.195      3.389 FF    IC  inst\|niosii_core\|cpu\|M_pc_plus_one\[22\]\|clrn " "    12.195      3.389 FF    IC  inst\|niosii_core\|cpu\|M_pc_plus_one\[22\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.782      0.587 FR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\] " "    12.782      0.587 FR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.056      6.056  R        clock network delay " "    16.056      6.056  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.785      0.729           clock pessimism removed " "    16.785      0.729           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.705     -0.080           clock uncertainty " "    16.705     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.705      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\] " "    16.705      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.782 " "Data Arrival Time  :    12.782" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.705 " "Data Required Time :    16.705" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.923  " "Slack              :     3.923 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912291 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912291 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.495 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.495" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912293 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.495  " "Path #1: Recovery slack is 13.495 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.933      2.933  R        clock network delay " "     2.933      2.933  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.933      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.933      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.933      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.933      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.360      2.427 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|clrn " "     5.360      2.427 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.936      0.576 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "     5.936      0.576 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.661      2.995  F        clock network delay " "    19.661      2.995  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.711      0.050           clock pessimism removed " "    19.711      0.050           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.431     -0.280           clock uncertainty " "    19.431     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.431      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "    19.431      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.936 " "Data Arrival Time  :     5.936" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.431 " "Data Required Time :    19.431" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.495  " "Slack              :    13.495 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912293 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912293 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.026 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.026" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912295 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.026  " "Path #1: Removal slack is 1.026 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.345      2.345  R        clock network delay " "     2.345      2.345  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.345      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     2.345      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.345      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     2.345      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.235      0.890 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     3.235      0.890 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.762      0.527 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     3.762      0.527 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.814      2.814  R        clock network delay " "     2.814      2.814  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.736     -0.078           clock pessimism removed " "     2.736     -0.078           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.736      0.000           clock uncertainty " "     2.736      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.736      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     2.736      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.762 " "Data Arrival Time  :     3.762" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.736 " "Data Required Time :     2.736" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.026  " "Slack              :     1.026 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912295 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912295 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.109 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.109" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912312 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.109  " "Path #1: Removal slack is 1.109 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.075      6.075  R        clock network delay " "     6.075      6.075  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.075      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.075      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.075      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.075      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.786      0.711 FF    IC  inst\|mm_interconnect_0\|convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]\|clrn " "     6.786      0.711 FF    IC  inst\|mm_interconnect_0\|convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.292      0.506 FR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\] " "     7.292      0.506 FR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.958      6.958  R        clock network delay " "     6.958      6.958  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.183     -0.775           clock pessimism removed " "     6.183     -0.775           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.183      0.000           clock uncertainty " "     6.183      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.183      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\] " "     6.183      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.292 " "Data Arrival Time  :     7.292" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.183 " "Data Required Time :     6.183" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.109  " "Slack              :     1.109 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038912312 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912312 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501038912314 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038912353 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038922024 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038922385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038922385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038922385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038922385 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038922385 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038922385 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038922475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.380 " "Worst-case setup slack is 1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038922935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038922935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.380               0.000 system_pll_outclk0_clk  " "    1.380               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038922935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.396               0.000 altera_reserved_tck  " "   11.396               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038922935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038922935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.246 " "Worst-case hold slack is 0.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 system_pll_outclk0_clk  " "    0.246               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 altera_reserved_tck  " "    0.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.165 " "Worst-case recovery slack is 4.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.165               0.000 system_pll_outclk0_clk  " "    4.165               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.739               0.000 altera_reserved_tck  " "   13.739               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.986 " "Worst-case removal slack is 0.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.986               0.000 altera_reserved_tck  " "    0.986               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.051               0.000 system_pll_outclk0_clk  " "    1.051               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 fraction_clock  " "    1.000               0.000 fraction_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.567               0.000 system_pll_outclk0_clk  " "    3.567               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 ref_clk  " "    9.741               0.000 ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.426               0.000 altera_reserved_tck  " "   15.426               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038923046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923046 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038923077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038923077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038923077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038923077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038923077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.576 ns " "Worst Case Available Settling Time: 8.576 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038923077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038923077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038923077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038923077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038923077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038923077 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923077 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.380 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.380" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923152 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.380  " "Path #1: Setup slack is 1.380 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\] " "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.921      6.921  R        clock network delay " "     6.921      6.921  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.921      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\] " "     6.921      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.921      0.000 RR  CELL  inst\|niosii_core\|cpu\|d_address_tag_field\[2\]\|q " "     6.921      0.000 RR  CELL  inst\|niosii_core\|cpu\|d_address_tag_field\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.865      0.944 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|datae " "     7.865      0.944 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.141      0.276 RR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|combout " "     8.141      0.276 RR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.374      0.233 RR    IC  inst\|mm_interconnect_0\|router\|Equal1~0\|datac " "     8.374      0.233 RR    IC  inst\|mm_interconnect_0\|router\|Equal1~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.939      0.565 RF  CELL  inst\|mm_interconnect_0\|router\|Equal1~0\|combout " "     8.939      0.565 RF  CELL  inst\|mm_interconnect_0\|router\|Equal1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.805      0.866 FF    IC  inst\|mm_interconnect_0\|router\|Equal5~1\|dataa " "     9.805      0.866 FF    IC  inst\|mm_interconnect_0\|router\|Equal5~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.448      0.643 FF  CELL  inst\|mm_interconnect_0\|router\|Equal5~1\|combout " "    10.448      0.643 FF  CELL  inst\|mm_interconnect_0\|router\|Equal5~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.804      0.356 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|datac " "    10.804      0.356 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.384      0.580 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|combout " "    11.384      0.580 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.638      0.254 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|dataa " "    11.638      0.254 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.285      0.647 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|combout " "    12.285      0.647 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.050      0.765 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint~0\|datac " "    13.050      0.765 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.582      0.532 RF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint~0\|combout " "    13.582      0.532 RF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.335      0.753 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[2\]\|sload " "    14.335      0.753 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[2\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.312      0.977 FR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\] " "    15.312      0.977 FR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.132      6.132  R        clock network delay " "    16.132      6.132  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.772      0.640           clock pessimism removed " "    16.772      0.640           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.692     -0.080           clock uncertainty " "    16.692     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.692      0.000     uTsu  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\] " "    16.692      0.000     uTsu  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.312 " "Data Arrival Time  :    15.312" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.692 " "Data Required Time :    16.692" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.380  " "Slack              :     1.380 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923152 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923152 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.396 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.396" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923158 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.396  " "Path #1: Setup slack is 11.396 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.763      2.763  R        clock network delay " "     2.763      2.763  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.763      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "     2.763      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.763      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\|q " "     2.763      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.996      0.233 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_info_reg_ena~0\|dataa " "     2.996      0.233 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_info_reg_ena~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.630      0.634 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_info_reg_ena~0\|combout " "     3.630      0.634 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_info_reg_ena~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.476      0.846 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|dataa " "     4.476      0.846 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.110      0.634 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     5.110      0.634 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.264      1.154 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab " "     6.264      1.154 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.911      0.647 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout " "     6.911      0.647 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.911      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     6.911      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.182      0.271 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     7.182      0.271 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.811      2.145  F        clock network delay " "    18.811      2.145  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.858      0.047           clock pessimism removed " "    18.858      0.047           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.578     -0.280           clock uncertainty " "    18.578     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.578      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.578      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.182 " "Data Arrival Time  :     7.182" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.578 " "Data Required Time :    18.578" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.396  " "Slack              :    11.396 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923158 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923158 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.246 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.246" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923232 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923232 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923232 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.246  " "Path #1: Hold slack is 0.246 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.145      6.145  R        clock network delay " "     6.145      6.145  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.145      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     6.145      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.145      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|q " "     6.145      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.345      0.200 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|dataf " "     6.345      0.200 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.420      0.075 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|sumout " "     6.420      0.075 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.420      0.000 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|d " "     6.420      0.000 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.493      0.073 FF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     6.493      0.073 FF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.931      6.931  R        clock network delay " "     6.931      6.931  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.247     -0.684           clock pessimism removed " "     6.247     -0.684           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.247      0.000           clock uncertainty " "     6.247      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.247      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     6.247      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.493 " "Data Arrival Time  :     6.493" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.247 " "Data Required Time :     6.247" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.246  " "Slack              :     0.246 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923233 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923233 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.262 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.262" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923238 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923238 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.262  " "Path #1: Hold slack is 0.262 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "From Node    : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.628      2.628  R        clock network delay " "     2.628      2.628  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.628      0.000     uTco  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "     2.628      0.000     uTco  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.628      0.000 FF  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|q " "     2.628      0.000 FF  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.836      0.208 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|datae " "     2.836      0.208 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.001      0.165 FR  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|combout " "     3.001      0.165 FR  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.001      0.000 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|d " "     3.001      0.000 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.073      0.072 RR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "     3.073      0.072 RR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.998      2.998  R        clock network delay " "     2.998      2.998  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.811     -0.187           clock pessimism removed " "     2.811     -0.187           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.811      0.000           clock uncertainty " "     2.811      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.811      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "     2.811      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.073 " "Data Arrival Time  :     3.073" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.811 " "Data Required Time :     2.811" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.262  " "Slack              :     0.262 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923239 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923239 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.165 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.165" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923257 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923257 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.165  " "Path #1: Recovery slack is 4.165 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\] " "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.922      6.922  R        clock network delay " "     6.922      6.922  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.922      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.922      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.922      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.922      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.600      1.678 FF    IC  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf " "     8.600      1.678 FF    IC  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.689      0.089 FF  CELL  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     8.689      0.089 FF  CELL  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.927      3.238 FF    IC  inst\|niosii_core\|cpu\|M_pc_plus_one\[22\]\|clrn " "    11.927      3.238 FF    IC  inst\|niosii_core\|cpu\|M_pc_plus_one\[22\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.511      0.584 FR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\] " "    12.511      0.584 FR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.116      6.116  R        clock network delay " "    16.116      6.116  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.756      0.640           clock pessimism removed " "    16.756      0.640           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.676     -0.080           clock uncertainty " "    16.676     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.676      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\] " "    16.676      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.511 " "Data Arrival Time  :    12.511" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.676 " "Data Required Time :    16.676" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.165  " "Slack              :     4.165 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923258 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923258 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.739 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.739" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923259 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923259 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923259 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.739  " "Path #1: Recovery slack is 13.739 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.821      2.821  R        clock network delay " "     2.821      2.821  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.821      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.821      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.821      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.821      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.118      2.297 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|clrn " "     5.118      2.297 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.689      0.571 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "     5.689      0.571 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.661      2.995  F        clock network delay " "    19.661      2.995  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.708      0.047           clock pessimism removed " "    19.708      0.047           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.428     -0.280           clock uncertainty " "    19.428     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.428      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "    19.428      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.689 " "Data Arrival Time  :     5.689" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.428 " "Data Required Time :    19.428" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.739  " "Slack              :    13.739 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923260 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923260 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.986 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.986" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923261 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.986  " "Path #1: Removal slack is 0.986 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|wdata\[1\] " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|wdata\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.477      2.477  R        clock network delay " "     2.477      2.477  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.477      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.477      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.477      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.477      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.414      0.937 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|wdata\[1\]\|clrn " "     3.414      0.937 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|wdata\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.939      0.525 RF  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|wdata\[1\] " "     3.939      0.525 RF  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|wdata\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.001      3.001  R        clock network delay " "     3.001      3.001  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.953     -0.048           clock pessimism removed " "     2.953     -0.048           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.953      0.000           clock uncertainty " "     2.953      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.953      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|wdata\[1\] " "     2.953      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|wdata\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.939 " "Data Arrival Time  :     3.939" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.953 " "Data Required Time :     2.953" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.986  " "Slack              :     0.986 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923261 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923261 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.051 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.051" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923280 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923280 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.051  " "Path #1: Removal slack is 1.051 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.151      6.151  R        clock network delay " "     6.151      6.151  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.151      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.151      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.151      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.151      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.813      0.662 FF    IC  inst\|mm_interconnect_0\|convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]\|clrn " "     6.813      0.662 FF    IC  inst\|mm_interconnect_0\|convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.310      0.497 FR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\] " "     7.310      0.497 FR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.943      6.943  R        clock network delay " "     6.943      6.943  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.259     -0.684           clock pessimism removed " "     6.259     -0.684           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.259      0.000           clock uncertainty " "     6.259      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.259      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\] " "     6.259      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.310 " "Data Arrival Time  :     7.310" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.259 " "Data Required Time :     6.259" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.051  " "Slack              :     1.051 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038923281 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923281 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501038923282 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038923460 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038933459 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038933804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038933804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038933804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038933804 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038933804 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038933804 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038933890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.438 " "Worst-case setup slack is 5.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.438               0.000 system_pll_outclk0_clk  " "    5.438               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.248               0.000 altera_reserved_tck  " "   14.248               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.068 " "Worst-case hold slack is 0.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 altera_reserved_tck  " "    0.068               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 system_pll_outclk0_clk  " "    0.135               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.534 " "Worst-case recovery slack is 6.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.534               0.000 system_pll_outclk0_clk  " "    6.534               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.355               0.000 altera_reserved_tck  " "   15.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.410 " "Worst-case removal slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 altera_reserved_tck  " "    0.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.539               0.000 system_pll_outclk0_clk  " "    0.539               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 fraction_clock  " "    1.000               0.000 fraction_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.893               0.000 system_pll_outclk0_clk  " "    3.893               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 ref_clk  " "    9.336               0.000 ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.404               0.000 altera_reserved_tck  " "   15.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038934304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934304 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038934335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038934335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038934335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038934335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038934335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.150 ns " "Worst Case Available Settling Time: 9.150 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038934335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038934335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038934335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038934335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038934335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038934335 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.438 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.438" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934411 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.438  " "Path #1: Setup slack is 5.438 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\] " "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|burstcount_register_lint\[3\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|burstcount_register_lint\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.504      3.504  R        clock network delay " "     3.504      3.504  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.504      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\] " "     3.504      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.504      0.000 RR  CELL  inst\|niosii_core\|cpu\|d_address_tag_field\[2\]\|q " "     3.504      0.000 RR  CELL  inst\|niosii_core\|cpu\|d_address_tag_field\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.101      0.597 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|datae " "     4.101      0.597 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.212      0.111 RR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|combout " "     4.212      0.111 RR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.332      0.120 RR    IC  inst\|mm_interconnect_0\|router\|Equal1~0\|datac " "     4.332      0.120 RR    IC  inst\|mm_interconnect_0\|router\|Equal1~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.542      0.210 RF  CELL  inst\|mm_interconnect_0\|router\|Equal1~0\|combout " "     4.542      0.210 RF  CELL  inst\|mm_interconnect_0\|router\|Equal1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.132      0.590 FF    IC  inst\|mm_interconnect_0\|router\|Equal5~1\|dataa " "     5.132      0.590 FF    IC  inst\|mm_interconnect_0\|router\|Equal5~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.358      0.226 FF  CELL  inst\|mm_interconnect_0\|router\|Equal5~1\|combout " "     5.358      0.226 FF  CELL  inst\|mm_interconnect_0\|router\|Equal5~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.558      0.200 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|datac " "     5.558      0.200 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.719      0.161 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|combout " "     5.719      0.161 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.858      0.139 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|dataa " "     5.858      0.139 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.087      0.229 RF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|combout " "     6.087      0.229 RF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.685      0.598 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[22\]~0\|dataf " "     6.685      0.598 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[22\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.727      0.042 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[22\]~0\|combout " "     6.727      0.042 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[22\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.483      0.756 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint\[3\]\|ena " "     7.483      0.756 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint\[3\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.733      0.250 FF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|burstcount_register_lint\[3\] " "     7.733      0.250 FF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|burstcount_register_lint\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.815      2.815  R        clock network delay " "    12.815      2.815  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.251      0.436           clock pessimism removed " "    13.251      0.436           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.171     -0.080           clock uncertainty " "    13.171     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.171      0.000     uTsu  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|burstcount_register_lint\[3\] " "    13.171      0.000     uTsu  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|burstcount_register_lint\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.733 " "Data Arrival Time  :     7.733" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.171 " "Data Required Time :    13.171" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.438  " "Slack              :     5.438 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934411 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934411 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.248 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.248" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934417 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.248  " "Path #1: Setup slack is 14.248 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.323      1.323  R        clock network delay " "     1.323      1.323  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.323      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\] " "     1.323      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.323      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]\|q " "     1.323      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.015      0.692 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datab " "     2.015      0.692 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.225      0.210 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     2.225      0.210 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.339      0.114 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datae " "     2.339      0.114 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.454      0.115 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     2.454      0.115 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      0.777 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab " "     3.231      0.777 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.446      0.215 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout " "     3.446      0.215 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.446      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     3.446      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.575      0.129 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     3.575      0.129 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.085      1.419  F        clock network delay " "    18.085      1.419  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.103      0.018           clock pessimism removed " "    18.103      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.823     -0.280           clock uncertainty " "    17.823     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.823      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    17.823      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.575 " "Data Arrival Time  :     3.575" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.823 " "Data Required Time :    17.823" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.248  " "Slack              :    14.248 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934417 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934417 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.068 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.068" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934422 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.068  " "Path #1: Hold slack is 0.068 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "From Node    : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.165      1.165  R        clock network delay " "     1.165      1.165  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.165      0.000     uTco  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "     1.165      0.000     uTco  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.165      0.000 FF  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|q " "     1.165      0.000 FF  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.282      0.117 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|datae " "     1.282      0.117 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.351      0.069 FR  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|combout " "     1.351      0.069 FR  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.351      0.000 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|d " "     1.351      0.000 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.376      0.025 RR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "     1.376      0.025 RR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.402      1.402  R        clock network delay " "     1.402      1.402  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.308     -0.094           clock pessimism removed " "     1.308     -0.094           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.308      0.000           clock uncertainty " "     1.308      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.308      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "     1.308      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.376 " "Data Arrival Time  :     1.376" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.308 " "Data Required Time :     1.308" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.068  " "Slack              :     0.068 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934422 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934422 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.135 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.135" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934498 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.135  " "Path #1: Hold slack is 0.135 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.017      3.017  R        clock network delay " "     3.017      3.017  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.017      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     3.017      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.017      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|q " "     3.017      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.130      0.113 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|dataf " "     3.130      0.113 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.163      0.033 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|sumout " "     3.163      0.033 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.163      0.000 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|d " "     3.163      0.000 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.188      0.025 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     3.188      0.025 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.511      3.511  R        clock network delay " "     3.511      3.511  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.053     -0.458           clock pessimism removed " "     3.053     -0.458           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.053      0.000           clock uncertainty " "     3.053      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.053      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     3.053      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.188 " "Data Arrival Time  :     3.188" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.053 " "Data Required Time :     3.053" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.135  " "Slack              :     0.135 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934498 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934498 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.534 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.534" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934518 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.534  " "Path #1: Recovery slack is 6.534 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\] " "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.283      3.283  R        clock network delay " "     3.283      3.283  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.283      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.283      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.283      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.283      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.451      1.168 FF    IC  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf " "     4.451      1.168 FF    IC  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.492      0.041 FF  CELL  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.492      0.041 FF  CELL  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.588      2.096 FF    IC  inst\|niosii_core\|cpu\|M_pc_plus_one\[22\]\|clrn " "     6.588      2.096 FF    IC  inst\|niosii_core\|cpu\|M_pc_plus_one\[22\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.821      0.233 FR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\] " "     6.821      0.233 FR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.999      2.999  R        clock network delay " "    12.999      2.999  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.435      0.436           clock pessimism removed " "    13.435      0.436           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.355     -0.080           clock uncertainty " "    13.355     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.355      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\] " "    13.355      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.821 " "Data Arrival Time  :     6.821" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.355 " "Data Required Time :    13.355" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.534  " "Slack              :     6.534 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934518 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934518 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.355 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.355" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934520 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.355  " "Path #1: Recovery slack is 15.355 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.321      1.321  R        clock network delay " "     1.321      1.321  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.321      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.321      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.321      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.321      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.811      1.490 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|clrn " "     2.811      1.490 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.042      0.231 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "     3.042      0.231 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.659      1.993  F        clock network delay " "    18.659      1.993  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.677      0.018           clock pessimism removed " "    18.677      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.397     -0.280           clock uncertainty " "    18.397     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.397      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate " "    18.397      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.042 " "Data Arrival Time  :     3.042" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.397 " "Data Required Time :    18.397" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.355  " "Slack              :    15.355 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934520 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934520 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.410 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.410" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934522 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.410  " "Path #1: Removal slack is 0.410 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.935      0.935  R        clock network delay " "     0.935      0.935  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.935      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     0.935      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.935      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     0.935      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.366      0.431 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     1.366      0.431 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.600      0.234 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.600      0.234 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.220      1.220  R        clock network delay " "     1.220      1.220  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190     -0.030           clock pessimism removed " "     1.190     -0.030           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190      0.000           clock uncertainty " "     1.190      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.190      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.600 " "Data Arrival Time  :     1.600" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.190 " "Data Required Time :     1.190" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.410  " "Slack              :     0.410 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934522 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934522 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.539 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.539" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934541 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.539  " "Path #1: Removal slack is 0.539 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.799      2.799  R        clock network delay " "     2.799      2.799  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.799      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     2.799      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.799      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     2.799      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.173      0.374 RR    IC  inst\|mm_interconnect_0\|convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]\|clrn " "     3.173      0.374 RR    IC  inst\|mm_interconnect_0\|convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.383      0.210 RF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\] " "     3.383      0.210 RF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.294      3.294  R        clock network delay " "     3.294      3.294  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.844     -0.450           clock pessimism removed " "     2.844     -0.450           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.844      0.000           clock uncertainty " "     2.844      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.844      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\] " "     2.844      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.383 " "Data Arrival Time  :     3.383" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.844 " "Data Required Time :     2.844" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.539  " "Slack              :     0.539 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038934541 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934541 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501038934542 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|niosii_core\|cpu\|the_soc_design_niosII_core_cpu_nios2_oci\|the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|soc_design_niosII_core_cpu_nios2_oci:the_soc_design_niosII_core_cpu_nios2_oci\|soc_design_niosII_core_cpu_nios2_ocimem:the_soc_design_niosII_core_cpu_nios2_ocimem\|soc_design_niosII_core_cpu_ociram_sp_ram_module:soc_design_niosII_core_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038934904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038934904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038934904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst\|system_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038934904 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst\|system_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501038934904 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934904 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038934990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.867 " "Worst-case setup slack is 5.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.867               0.000 system_pll_outclk0_clk  " "    5.867               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.594               0.000 altera_reserved_tck  " "   14.594               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.051 " "Worst-case hold slack is 0.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 altera_reserved_tck  " "    0.051               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 system_pll_outclk0_clk  " "    0.122               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.008 " "Worst-case recovery slack is 7.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.008               0.000 system_pll_outclk0_clk  " "    7.008               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.615               0.000 altera_reserved_tck  " "   15.615               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.365 " "Worst-case removal slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 altera_reserved_tck  " "    0.365               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 system_pll_outclk0_clk  " "    0.489               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 fraction_clock  " "    1.000               0.000 fraction_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.893               0.000 system_pll_outclk0_clk  " "    3.893               0.000 system_pll_outclk0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 ref_clk  " "    9.286               0.000 ref_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.398               0.000 altera_reserved_tck  " "   15.398               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501038935399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935399 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038935429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038935429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038935429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038935429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038935429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.232 ns " "Worst Case Available Settling Time: 9.232 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038935429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038935429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038935429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038935429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038935429 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501038935429 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935429 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.867 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.867" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935503 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.867  " "Path #1: Setup slack is 5.867 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\] " "From Node    : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|burstcount_register_lint\[3\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|burstcount_register_lint\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.379      3.379  R        clock network delay " "     3.379      3.379  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.379      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\] " "     3.379      0.000     uTco  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|d_address_tag_field\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.379      0.000 RR  CELL  inst\|niosii_core\|cpu\|d_address_tag_field\[2\]\|q " "     3.379      0.000 RR  CELL  inst\|niosii_core\|cpu\|d_address_tag_field\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.904      0.525 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|datae " "     3.904      0.525 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.011      0.107 RR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|combout " "     4.011      0.107 RR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|uav_address\[13\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.116      0.105 RR    IC  inst\|mm_interconnect_0\|router\|Equal1~0\|datac " "     4.116      0.105 RR    IC  inst\|mm_interconnect_0\|router\|Equal1~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.325      0.209 RF  CELL  inst\|mm_interconnect_0\|router\|Equal1~0\|combout " "     4.325      0.209 RF  CELL  inst\|mm_interconnect_0\|router\|Equal1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.834      0.509 FF    IC  inst\|mm_interconnect_0\|router\|Equal5~1\|dataa " "     4.834      0.509 FF    IC  inst\|mm_interconnect_0\|router\|Equal5~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.059      0.225 FF  CELL  inst\|mm_interconnect_0\|router\|Equal5~1\|combout " "     5.059      0.225 FF  CELL  inst\|mm_interconnect_0\|router\|Equal5~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.239      0.180 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|datac " "     5.239      0.180 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.398      0.159 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|combout " "     5.398      0.159 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_limiter\|Equal0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.519      0.121 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|dataa " "     5.519      0.121 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.748      0.229 RF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|combout " "     5.748      0.229 RF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_agent\|av_waitrequest~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.266      0.518 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[22\]~0\|dataf " "     6.266      0.518 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[22\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.308      0.042 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[22\]~0\|combout " "     6.308      0.042 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[22\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.961      0.653 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint\[3\]\|ena " "     6.961      0.653 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|burstcount_register_lint\[3\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.185      0.224 FF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|burstcount_register_lint\[3\] " "     7.185      0.224 FF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|burstcount_register_lint\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.725      2.725  R        clock network delay " "    12.725      2.725  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.132      0.407           clock pessimism removed " "    13.132      0.407           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.052     -0.080           clock uncertainty " "    13.052     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.052      0.000     uTsu  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|burstcount_register_lint\[3\] " "    13.052      0.000     uTsu  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|burstcount_register_lint\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.185 " "Data Arrival Time  :     7.185" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.052 " "Data Required Time :    13.052" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.867  " "Slack              :     5.867 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935503 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935503 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.594 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.594" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935508 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935508 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.594  " "Path #1: Setup slack is 14.594 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      1.205  R        clock network delay " "     1.205      1.205  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\] " "     1.205      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]\|q " "     1.205      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.802      0.597 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datab " "     1.802      0.597 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.012      0.210 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     2.012      0.210 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.112      0.100 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datae " "     2.112      0.100 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.222      0.110 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     2.222      0.110 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.894      0.672 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab " "     2.894      0.672 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.110      0.216 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout " "     3.110      0.216 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.110      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     3.110      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.235      0.125 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     3.235      0.125 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.092      1.426  F        clock network delay " "    18.092      1.426  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.109      0.017           clock pessimism removed " "    18.109      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.829     -0.280           clock uncertainty " "    17.829     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.829      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    17.829      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.235 " "Data Arrival Time  :     3.235" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.829 " "Data Required Time :    17.829" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.594  " "Slack              :    14.594 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935509 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935509 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.051 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.051" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935514 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.051  " "Path #1: Hold slack is 0.051 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "From Node    : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.054      1.054  R        clock network delay " "     1.054      1.054  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.054      0.000     uTco  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "     1.054      0.000     uTco  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.054      0.000 FF  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|q " "     1.054      0.000 FF  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.156      0.102 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|datae " "     1.156      0.102 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.222      0.066 FR  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|combout " "     1.222      0.066 FR  CELL  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.222      0.000 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|d " "     1.222      0.000 RR    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|state\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.246      0.024 RR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "     1.246      0.024 RR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.278      1.278  R        clock network delay " "     1.278      1.278  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.195     -0.083           clock pessimism removed " "     1.195     -0.083           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.195      0.000           clock uncertainty " "     1.195      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.195      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state " "     1.195      0.000      uTh  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.246 " "Data Arrival Time  :     1.246" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.195 " "Data Required Time :     1.195" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.051  " "Slack              :     0.051 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935514 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935514 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.122 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.122" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935583 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935583 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.122  " "Path #1: Hold slack is 0.122 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "From Node    : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.926      2.926  R        clock network delay " "     2.926      2.926  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.926      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     2.926      0.000     uTco  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.926      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|q " "     2.926      0.000 FF  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.024      0.098 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|dataf " "     3.024      0.098 FF    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.057      0.033 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|sumout " "     3.057      0.033 FR  CELL  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|Add0~61\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.057      0.000 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|d " "     3.057      0.000 RR    IC  inst\|mm_interconnect_0\|niosii_core_data_master_translator\|address_register\[16\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.081      0.024 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     3.081      0.024 RR  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.386      3.386  R        clock network delay " "     3.386      3.386  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.959     -0.427           clock pessimism removed " "     2.959     -0.427           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.959      0.000           clock uncertainty " "     2.959      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.959      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\] " "     2.959      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:niosii_core_data_master_translator\|address_register\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.081 " "Data Arrival Time  :     3.081" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.959 " "Data Required Time :     2.959" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.122  " "Slack              :     0.122 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935584 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935584 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.008 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.008" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935603 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.008  " "Path #1: Recovery slack is 7.008 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\] " "To Node      : soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.161      3.161  R        clock network delay " "     3.161      3.161  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.161      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.161      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.161      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.161      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.164      1.003 FF    IC  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf " "     4.164      1.003 FF    IC  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.205      0.041 FF  CELL  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout " "     4.205      0.041 FF  CELL  inst\|niosii_core\|cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.012      1.807 FF    IC  inst\|niosii_core\|cpu\|M_pc_plus_one\[22\]\|clrn " "     6.012      1.807 FF    IC  inst\|niosii_core\|cpu\|M_pc_plus_one\[22\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.230      0.218 FR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\] " "     6.230      0.218 FR  CELL  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.911      2.911  R        clock network delay " "    12.911      2.911  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.318      0.407           clock pessimism removed " "    13.318      0.407           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.238     -0.080           clock uncertainty " "    13.238     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.238      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\] " "    13.238      0.000     uTsu  soc_design:inst\|soc_design_niosII_core:niosii_core\|soc_design_niosII_core_cpu:cpu\|M_pc_plus_one\[22\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.230 " "Data Arrival Time  :     6.230" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.238 " "Data Required Time :    13.238" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.008  " "Slack              :     7.008 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935603 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935603 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.615 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.615" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935605 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.615  " "Path #1: Recovery slack is 15.615 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tdo " "To Node      : soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.203      1.203  R        clock network delay " "     1.203      1.203  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.203      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.203      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.203      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.203      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.500      1.297 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|tdo\|clrn " "     2.500      1.297 FF    IC  inst\|jtag\|soc_design_JTAG_alt_jtag_atlantic\|tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.716      0.216 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tdo " "     2.716      0.216 FR  CELL  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.594      1.928  F        clock network delay " "    18.594      1.928  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.611      0.017           clock pessimism removed " "    18.611      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.331     -0.280           clock uncertainty " "    18.331     -0.280           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.331      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tdo " "    18.331      0.000     uTsu  soc_design:inst\|soc_design_JTAG:jtag\|alt_jtag_atlantic:soc_design_JTAG_alt_jtag_atlantic\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.716 " "Data Arrival Time  :     2.716" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.331 " "Data Required Time :    18.331" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.615  " "Slack              :    15.615 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935605 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935605 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.365 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.365" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935608 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.365  " "Path #1: Removal slack is 0.365 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.844      0.844  R        clock network delay " "     0.844      0.844  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.844      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     0.844      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.844      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     0.844      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.220      0.376 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     1.220      0.376 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.442      0.222 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.442      0.222 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.107      1.107  R        clock network delay " "     1.107      1.107  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.077     -0.030           clock pessimism removed " "     1.077     -0.030           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.077      0.000           clock uncertainty " "     1.077      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.077      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.077      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.442 " "Data Arrival Time  :     1.442" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.077 " "Data Required Time :     1.077" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.365  " "Slack              :     0.365 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935608 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935608 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.489 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.489" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\] " "-to_clock \[get_clocks \{system_pll_outclk0_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935625 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935625 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.489  " "Path #1: Removal slack is 0.489 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\] " "To Node      : soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_pll_outclk0_clk " "Launch Clock : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_pll_outclk0_clk " "Latch Clock  : system_pll_outclk0_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.711      2.711  R        clock network delay " "     2.711      2.711  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.711      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     2.711      0.000     uTco  soc_design:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.711      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     2.711      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.043      0.332 RR    IC  inst\|mm_interconnect_0\|convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]\|clrn " "     3.043      0.332 RR    IC  inst\|mm_interconnect_0\|convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.239      0.196 RF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\] " "     3.239      0.196 RF  CELL  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.171      3.171  R        clock network delay " "     3.171      3.171  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.750     -0.421           clock pessimism removed " "     2.750     -0.421           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.750      0.000           clock uncertainty " "     2.750      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.750      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\] " "     2.750      0.000      uTh  soc_design:inst\|soc_design_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:convolution_slave_avs_s0_agent_rsp_fifo\|mem\[0\]\[73\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.239 " "Data Arrival Time  :     3.239" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.750 " "Data Required Time :     2.750" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.489  " "Slack              :     0.489 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1501038935626 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038935626 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038936873 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038936874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1633 " "Peak virtual memory: 1633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501038936962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 26 11:15:36 2017 " "Processing ended: Wed Jul 26 11:15:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501038936962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501038936962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501038936962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501038936962 ""}
