Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Tue Nov 12 16:01:56 2024
| Host             : eecs-digital-28 running 64-bit Ubuntu 24.04.1 LTS
| Command          : report_power -file obj/post_route_power.rpt
| Design           : top_level
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.312        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.240        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 83.5         |
| Junction Temperature (C) | 26.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.006 |        9 |       --- |             --- |
| Slice Logic    |     0.003 |     1262 |       --- |             --- |
|   LUT as Logic |     0.003 |      297 |     32600 |            0.91 |
|   Register     |    <0.001 |      726 |     65200 |            1.11 |
|   CARRY4       |    <0.001 |       30 |      8150 |            0.37 |
|   Others       |     0.000 |       64 |       --- |             --- |
| Signals        |     0.005 |     1191 |       --- |             --- |
| Block RAM      |     0.015 |        6 |        75 |            8.00 |
| MMCM           |     0.104 |        1 |         5 |           20.00 |
| PLL            |     0.101 |        1 |         5 |           20.00 |
| DSPs           |    <0.001 |        3 |       120 |            2.50 |
| I/O            |     0.006 |       22 |       210 |           10.48 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.312 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.044 |       0.034 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.123 |       0.111 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------+-----------------+
| Clock              | Domain                           | Constraint (ns) |
+--------------------+----------------------------------+-----------------+
| clk_100_cw_fast    | wizard_migcam/clk_100_cw_fast    |            10.0 |
| clk_camera_cw_fast | wizard_migcam/clk_camera_cw_fast |             5.0 |
| clk_pixel_cw_hdmi  | wizard_hdmi/clk_pixel_cw_hdmi    |            13.5 |
| clk_xc_cw_fast     | wizard_migcam/clk_xc_cw_fast     |            40.0 |
| clkfbout_cw_fast   | wizard_migcam/clkfbout_cw_fast   |            10.0 |
| clkfbout_cw_hdmi   | wizard_hdmi/clkfbout_cw_hdmi     |            50.0 |
| gclk               | clk_100mhz                       |            10.0 |
+--------------------+----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| top_level                        |     0.240 |
|   blur                           |     0.015 |
|     m_lbuff                      |     0.011 |
|       genblk1[0].line_buffer_ram |     0.002 |
|       genblk1[1].line_buffer_ram |     0.002 |
|       genblk1[2].line_buffer_ram |     0.002 |
|       genblk1[3].line_buffer_ram |     0.002 |
|     mblur                        |     0.005 |
|   cdc_fifo                       |     0.004 |
|     U0                           |     0.004 |
|       inst_fifo_gen              |     0.004 |
|   cdc_fifo_2                     |     0.005 |
|     U0                           |     0.005 |
|       inst_fifo_gen              |     0.005 |
|   rgbtoycrcb_m                   |     0.001 |
|   wizard_hdmi                    |     0.104 |
|   wizard_migcam                  |     0.102 |
+----------------------------------+-----------+


