0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,1673452946,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v,1673452946,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/MEM/cp0_reg.v,,confreg,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v,1673452946,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v,,soc_lite_top,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,1735716129,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1735716129,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,1735716133,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1735716149,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/EX/alu.v,,inst_ram,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v,1673452946,verilog,,,,tb_top,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/EX/alu.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/alu_decoder.v,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/defines/aludefines.vh,alu,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/EX/branch_judge.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/ID/branch_predict.v,,branch_judge,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/EX/div_radix2.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/PIPE/ex_mem.v,,div_radix2,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/EX/my_mul.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/mycpu_top.v,,mul_booth2,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/ID/branch_predict.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/defines/defines.vh,branch_predict,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/ID/imm_ext.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/utils/inst_ascii_decoder.v,,imm_ext,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/ID/jump_predict.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/main_decoder.v,,jump_predict,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/ID/regfile.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/CO-lab-material-CQU-2022/vivado/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v,,regfile,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/IF/pc_ctrl.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/IF/pc_reg.v,,pc_ctrl,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/IF/pc_reg.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/ID/regfile.v,,pc_reg,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/MEM/cp0_reg.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/datapath.v,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/defines/defines.vh,cp0_reg,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/MEM/exception.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/hazard.v,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/defines/defines.vh,exception,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/MEM/hilo_reg.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/PIPE/id_ex.v,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/defines/defines.vh,hilo_reg,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/MEM/mem_ctrl.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/PIPE/mem_wb.v,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/defines/defines.vh,mem_ctrl,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/PIPE/ex_mem.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/MEM/exception.v,,ex_mem,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/PIPE/id_ex.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/PIPE/if_id.v,,id_ex,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/PIPE/if_id.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/ID/imm_ext.v,,if_id,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/PIPE/mem_wb.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/mmu.v,,mem_wb,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/alu_decoder.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/EX/branch_judge.v,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/defines/aludefines.vh;C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/defines/defines.vh,alu_decoder,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/datapath.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/EX/div_radix2.v,,datapath,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/defines/aludefines.vh,1620540613,verilog,,,,,,,,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/defines/defines.vh,1620540613,verilog,,,,,,,,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/hazard.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/MEM/hilo_reg.v,,hazard,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/main_decoder.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/MEM/mem_ctrl.v,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/defines/defines.vh,main_decoder,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/mmu.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/utils/mux4.v,,mmu,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/mycpu_top.v,1735717102,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/IF/pc_ctrl.v,,mycpu_top,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/utils/inst_ascii_decoder.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/ID/jump_predict.v,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/defines/defines.vh,inst_ascii_decoder,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/utils/mux4.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/utils/mux8.v,,mux4,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/utils/mux8.v,1620540613,verilog,,C:/Users/═шлы▓Е/Desktop/М▓О█/PiplineMIPS-master/src/PipelineMIPS-sram/EX/my_mul.v,,mux8,,,../../../../../../../../../../PiplineMIPS-master/src/PipelineMIPS-sram/defines;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
