53       
0 top.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/top.sv
0 CPU.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/CPU.sv
0 instruction_pkg.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/instruction_pkg.sv
0 Controller.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/Controller.sv
0 CSR_Unit.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/CSR_Unit.sv
0 Decoder.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/Decoder.sv
0 Imm_Extension.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/Imm_Extension.sv
0 JB_target_gen.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/JB_target_gen.sv
0 LD_Filter.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/LD_Filter.sv
0 MUL.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/MUL.sv
0 Mux2to1.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/Mux2to1.sv
0 Mux3to1.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/Mux3to1.sv
0 Mux4to1.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/Mux4to1.sv
0 Program_Counter_reg.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/Program_Counter_reg.sv
0 Register_File.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/Register_File.sv
0 ALU.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/ALU.sv
0 FP_calculator.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/FP_calculator.sv
0 IF_ID_reg.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/IF_ID_reg.sv
0 ID_EX_reg.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/ID_EX_reg.sv
0 EX_MEM_reg.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/EX_MEM_reg.sv
0 MEM_WB_reg.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/MEM_WB_reg.sv
0 Branch_History_Buffer.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/Branch_History_Buffer.sv
0 SRAM_wrapper.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/SRAM_wrapper.sv
0 /SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv
0 /SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv.e
0 ./SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv
0 /usr/cad/synopsys/vcs/cur/etc/systemverilog/./SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv
0 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/./SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv
0 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI/./SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv
0 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include/./SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv
35
+define+prog1
+incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim
+itf+/usr/cad/synopsys/vcs/cur/linux64/lib/vcsdp_lite.tab
+notimingcheck
+prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1
+vcsd1
+vpi
-Mamsrun=
-Masflags=
-Mcc=gcc
-Mcfl= -pipe -fPIC -O -I/usr/cad/synopsys/vcs/cur/include
-Mcplusplus=g++
-Mcrt0=
-Mcrtn=
-Mcsrc=
-Mexternalobj=
-Mldflags= -rdynamic
-Mobjects= /usr/cad/synopsys/vcs/cur/linux64/lib/libvirsim.so /usr/cad/synopsys/vcs/cur/linux64/lib/liberrorinf.so /usr/cad/synopsys/vcs/cur/linux64/lib/libsnpsmalloc.so /usr/cad/synopsys/vcs/cur/linux64/lib/libvfs.so
-Mout=simv
-Msaverestoreobj=/usr/cad/synopsys/vcs/cur/linux64/lib/vcs_save_restore_new.o
-Msyslibs=/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a -ldl
-Mvcsaceobjs=
-Mxcflags= -pipe -fPIC -I/usr/cad/synopsys/vcs/cur/include
-Mxllcflags=
-P
-Xvcs_run_simv=1
-debug_access+all
-fsdb
-full64
-gen_obj
-picarchive
-sverilog
/usr/cad/synopsys/vcs/cur/linux64/bin/vcs1
/usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/verdi.tab
/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv
76
mraarch=linux_64
installdir=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice
XLOCALEDIR=/usr/cad/synopsys/icc2/2020.09-sp3/etc/locale
XDG_SESSION_ID=1986
XDG_RUNTIME_DIR=/run/user/4864
VMR_MODE_FLAG=64
VERDI_HOME=/usr/cad/synopsys/verdi/cur
VENDOR=unknown
VC_STATIC_HOME=/usr/cad/synopsys/vc_formal/cur/
VCS_PYTHON3=/usr/cad/synopsys/vcs/cur/linux64/bin/Python-3.6.1/bin/python3
VCS_PATHMAP_PRELOAD_DONE=1
VCS_MX_HOME_INTERNAL=1
VCS_MODE_FLAG=64
VCS_HOME=/usr/cad/synopsys/vcs/cur
VCS_EXEC_DONE=1
VCS_DEPTH=0
VCS_ARG_ADDED_FOR_TMP=1
VCS_ARCH=linux64
UNAME=/bin/uname
TOOL_HOME=/usr/cad/synopsys/vcs/cur/linux64
TMIARCH=RH_64
SYN_MAN_DIR=/usr/cad/synopsys/star-rcxt/2023.12-sp2//starrc/man
SYNTHESIS=/usr/cad/synopsys/synthesis/cur
SYNOPSYS_SYSTYPE=LINUX64_L31el
SYNOPSYS_NCX_ROOT=/usr/cad/synopsys/star-rcxt/2023.12-sp2/
SYNOPSYS_LC_ROOT=/usr/cad/synopsys/lc/cur/bin
SYNOPSYS=/usr/cad/synopsys/synthesis/cur/
SSH_TTY=/dev/pts/15
SSH_CONNECTION=140.116.49.120 50304 192.168.200.12 22
SSH_CLIENT=140.116.49.120 50304 22
SPAPI_AHDL_INCLUDE=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/include
SNPS_VCS_PYTHON3=/usr/cad/synopsys/vcs/cur/linux64/bin/Python-3.6.1/bin/python3
SNPS_VCS_CLANG_PATH=/usr/cad/synopsys/vcs/cur/linux64/clang
SNPS_PLATFORM=linux64
SNPS_INTERNAL_VCS_LINUX_OS=linux
SNPS_64=1
SHLIB_PATH=/usr/cad/synopsys/verdi/cur/etc/lib/libstdc++/LINUX64/:
SELINUX_USE_CURRENT_RANGE=
SELINUX_ROLE_REQUESTED=
SELINUX_LEVEL_REQUESTED=
SCRNAME=vcs
SCRIPT_NAME=vcs
REMOTEHOST=pcroom.ee.ncku.edu.tw
QT_PLUGIN_PATH=/usr/lib64/kde4/plugins:/usr/lib/kde4/plugins
QT_GRAPHICSSYSTEM_CHECKED=1
QTLIB=/usr/lib64/qt-3.3/lib
QTINC=/usr/lib64/qt-3.3/include
QTDIR=/usr/lib64/qt-3.3
OVA_UUM=0
OSTYPE=linux
MGC_TMPDIR=/tmp
MGC_LOCATION_MAP=NO_MAP
MGC_HOME=/usr/cad/mentor/calibre/aoi_cal_2019.2_26.18/
MFLAGS=
MAKELEVEL=1
MAKEFLAGS=
Laker_TCL_ToolBox=1
Laker_TCL_L3=1
LESSOPEN=||/usr/bin/lesspipe.sh %s
LC_ALL=C
KDEDIRS=/usr
ICV_HOME_DIR=/usr/cad/synopsys/icvalidator/2021.06-sp2
HSP_SIGMA_AMP=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/linux64/python/Omega/Omega
HSP_HOME=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice
HSP_GCC_VERSION=7.3.0
HSP_GCC=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/GNU/linux64/gcc/bin/gcc -m64 
HOSTTYPE=x86_64-linux
GROUP=lphp
EUCLIDE_HOME=/usr/cad/synopsys/euclide/2023.03-sp2/
CMIARCH=RH_64
CDS_Netlisting_Mode=Analog
CDS_LOAD_ENV=CSF
CDS_AUTO_64BIT=ALL
CDSHOME=/usr/cad/cadence/IC/IC51.41.151
CDPL_HOME=/usr/cad/synopsys/hspice/2020.03-sp2-2/hspice/cdpl
CALIBRE_HOME=/usr/cad/mentor/calibre/aoi_cal_2019.2_26.18/
0
0
27
1758716491 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/./SRAM/TS1N16ADFPCLLLVTA512X45M4SWSHOD.sv
1758716491 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/SRAM_wrapper.sv
1759285490 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/Branch_History_Buffer.sv
1758777486 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/MEM_WB_reg.sv
1759237628 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/EX_MEM_reg.sv
1758773868 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/ID_EX_reg.sv
1759234361 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/IF_ID_reg.sv
1758719219 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/FP_calculator.sv
1758867415 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/ALU.sv
1758773050 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/Register_File.sv
1758770848 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/Program_Counter_reg.sv
1758866942 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/Mux4to1.sv
1758777556 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/Mux3to1.sv
1758773183 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/Mux2to1.sv
1758777536 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/MUL.sv
1758866942 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/LD_Filter.sv
1759285279 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/JB_target_gen.sv
1758772583 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/Imm_Extension.sv
1758771943 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/Decoder.sv
1758776086 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/CSR_Unit.sv
1759285398 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/Controller.sv
1758772547 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/instruction_pkg.sv
1759285356 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/CPU.sv
1758719616 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/top.sv
1758783614 /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv
1693225683 /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/verdi.tab
1701102734 /usr/cad/synopsys/vcs/cur/linux64/lib/vcsdp_lite.tab
4
1701104330 /usr/cad/synopsys/vcs/cur/linux64/lib/libvirsim.so
1701103518 /usr/cad/synopsys/vcs/cur/linux64/lib/liberrorinf.so
1701103440 /usr/cad/synopsys/vcs/cur/linux64/lib/libsnpsmalloc.so
1701103511 /usr/cad/synopsys/vcs/cur/linux64/lib/libvfs.so
1759285501 simv.daidir
-1 partitionlib
