#include <ATen/native/TensorAdvancedIndexing.h>

#include <ATen/ATen.h>
#include <ATen/Dispatch.h>
#include <ATen/native/TensorIterator.h>
#include <ATen/native/cuda/Loops.cuh>
#include <ATen/core/Array.h>
#include <ATen/ExpandUtils.h>
#include <thrust/scan.h>
#include <thrust/execution_policy.h>
#include <thrust/device_ptr.h>

namespace at { namespace native {

template <typename func_t>
void gpu_index_kernel(TensorIterator& iter, IntArrayRef index_size, IntArrayRef index_stride, const func_t& f) {
  int num_indices = index_size.size();
  AT_ASSERT(num_indices == index_stride.size());
  AT_ASSERT(num_indices == iter.ntensors() - 2);

  if (iter.numel() == 0) {
    return;
  }

  if (!iter.can_use_32bit_indexing()) {
    for (auto& sub_iter : iter.with_32bit_indexing()) {
      gpu_index_kernel(sub_iter, index_size, index_stride, f);
    }
    return;
  }

  auto sizes = at::detail::Array<int64_t, 25>(0);
  auto strides = at::detail::Array<int64_t, 25>(0);
  auto index_ptrs = at::detail::Array<char*, 25>(nullptr);
  for (int i = 0; i < num_indices; i++) {
    sizes[i] = index_size[i];
    strides[i] = index_stride[i];
    index_ptrs[i] = (char*)iter.data_ptr(i + 2);
  }

  char* out_ptr = (char*)iter.data_ptr(0);
  char* in_ptr = (char*)iter.data_ptr(1);

  auto offset_calc = make_offset_calculator<3>(iter);
  legacy::launch_kernel<launch_size_nd, launch_bound2>(iter.numel(), [=]__device__(int idx) {
    auto offsets = offset_calc.get(idx);
    char* out_data = out_ptr + offsets[0];
    char* in_data = in_ptr + offsets[1];

    int64_t offset = 0;
    #pragma unroll
    for (int i = 0; i < num_indices; i++) {
      int64_t index = *(int64_t*)(index_ptrs[i] + offsets[2]);
      CUDA_KERNEL_ASSERT(index >= -sizes[i] && index < sizes[i] && "index out of bounds");
      if (index < 0) {
        index += sizes[i];
      }
      offset += index * strides[i];
    }

    f(out_data, in_data, offset);
  });
}

// The kernels are templated on an opaque, self-aligned type of the correct
// size to avoid redundant kernels for different types of the same size.
template <int N> struct alignas(N) OpaqueType { char data[N]; };


template <typename scalar_t>
void index_kernel_impl(TensorIterator& iter, IntArrayRef index_size, IntArrayRef index_stride) {
  gpu_index_kernel(iter, index_size, index_stride, []C10_DEVICE(char* out_data, char* in_data, int64_t offset) {
    *(scalar_t*)out_data = *(scalar_t*)(in_data + offset);
  });
}

template <typename scalar_t>
void index_put_kernel_impl(TensorIterator& iter, IntArrayRef index_size, IntArrayRef index_stride) {
  gpu_index_kernel(iter, index_size, index_stride, []C10_DEVICE(char* out_data, char* in_data, int64_t offset) {
    *(scalar_t*)(out_data + offset) = *(scalar_t*)in_data;
  });
}

static void index_kernel(TensorIterator& iter, IntArrayRef index_size, IntArrayRef index_stride) {
  AT_DISPATCH_ALL_TYPES_AND_COMPLEX_AND3(at::ScalarType::Half, at::ScalarType::Bool, at::ScalarType::BFloat16, iter.dtype(), "index_cuda", [&] {
    using dtype = OpaqueType<sizeof(scalar_t)>;
    index_kernel_impl<dtype>(iter, index_size, index_stride);
  });
}


static void index_put_kernel(TensorIterator& iter, IntArrayRef index_size, IntArrayRef index_stride, bool accumulate) {
  AT_ASSERTM(!accumulate, "index_put does not support accumulate=true");
  AT_DISPATCH_ALL_TYPES_AND_COMPLEX_AND3(at::ScalarType::Half, at::ScalarType::Bool, at::ScalarType::BFloat16, iter.dtype(), "index_put", [&] {
    using dtype = OpaqueType<sizeof(scalar_t)>;
    index_put_kernel_impl<dtype>(iter, index_size, index_stride);
  });
}

template<typename scalar_t, typename mask_t>
__global__ void masked_select_out_cuda_kernel(
  scalar_t* result_ptr,
  scalar_t* self_ptr,
  mask_t* mask_ptr,
  int64_t* mask_inclusive_scan_ptr,
  int64_t num_input_elements
) {
  mask_t mask[thread_work_size];
  int64_t base_index = block_work_size * blockIdx.x;
  int remaining = std::min<int64_t>(num_input_elements - base_index, block_work_size);

  // load data into registers
  int thread_idx = threadIdx.x;
  #pragma unroll
  for(int i = 0; i < thread_work_size; i++) {
    if (thread_idx >= remaining) {
      break;
    }
    int64_t input_idx = thread_idx + base_index;
    mask[i] = mask_ptr[input_idx];
    thread_idx += num_threads;
  }

  // compute and store
  thread_idx = threadIdx.x;
  #pragma unroll
  for(int i = 0; i < thread_work_size; i++) {
    if (thread_idx >= remaining) {
      break;
    }
    if (mask[i]) {
      int64_t input_idx = thread_idx + base_index;
      int64_t result_idx = mask_inclusive_scan_ptr[input_idx] - 1;
      result_ptr[result_idx] = self_ptr[input_idx];
    }
    thread_idx += num_threads;
  }
}

static Tensor & masked_select_out_cuda_impl(Tensor & result, const Tensor & self, const Tensor & mask) {
  if (mask.dtype() == at::ScalarType::Byte) {
    // TODO: would be much better to put this warning inside AT_WARN(), but for
    //    some reason using the __FILE__ macro in nvcc causes the message to be
    //    displayed incorrectly
    c10::Warning::warn(
      {"", "IndexKernel.cu", static_cast<uint32_t>(__LINE__)},
      "masked_select received a mask with dtype torch.uint8, this behavior is now deprecated, "
      "please use a mask with dtype torch.bool instead."
    );
  }

  NoNamesGuard guard;

  TORCH_CHECK(mask.scalar_type() == ScalarType::Byte || mask.scalar_type() == ScalarType::Bool,
              "masked_select: expected BoolTensor or ByteTensor for mask");
  TORCH_CHECK(self.scalar_type() == result.scalar_type(),
              "masked_select(): self and result must have the same scalar type");

  Tensor _mask, _self;
  std::tie(_mask, _self) = expand_outplace(mask, self);

  auto shape = _self.sizes().vec();
  int64_t num_input_elements = _self.flatten().size(0);
  Tensor mask_inclusive_scan = at::empty(shape, self.options().dtype(at::kLong)).copy_(_mask);

  auto stream = at::cuda::getCurrentCUDAStream();
  auto policy = thrust::cuda::par.on(stream);
  thrust::inclusive_scan(
    policy,
    thrust::device_ptr<int64_t>(mask_inclusive_scan.data_ptr<int64_t>()),
    thrust::device_ptr<int64_t>(mask_inclusive_scan.data_ptr<int64_t>() + num_input_elements),
    thrust::device_ptr<int64_t>(mask_inclusive_scan.data_ptr<int64_t>())
  );

  int64_t num_output_elements = mask_inclusive_scan.flatten()[num_input_elements-1].item().toLong();

  result.resize_({num_output_elements});
  if (num_output_elements == 0) {
    return result;
  }

  AT_DISPATCH_ALL_TYPES_AND3(
    at::ScalarType::Half,
    at::ScalarType::Bool,
    at::ScalarType::BFloat16,
    _self.scalar_type(),
    "masked_select",
    [&] {
      if (num_input_elements == 0) {
        return;
      }
      scalar_t* result_ptr = result.data_ptr<scalar_t>();
      scalar_t* self_ptr = _self.data_ptr<scalar_t>();
      int64_t* mask_inclusive_scan_ptr = mask_inclusive_scan.data_ptr<int64_t>();
      auto stream = at::cuda::getCurrentCUDAStream();
      int64_t grid = (_self.numel() + block_work_size - 1) / block_work_size;
      if (_mask.dtype() == ScalarType::Bool) {
        masked_select_out_cuda_kernel<scalar_t, bool> <<<grid, num_threads, 0, stream>>>(
          result_ptr,
          self_ptr,
          _mask.data_ptr<bool>(),
          mask_inclusive_scan_ptr,
          num_input_elements
        );
      } else {
        masked_select_out_cuda_kernel<scalar_t, uint8_t> <<<grid, num_threads, 0, stream>>>(
          result_ptr,
          self_ptr,
          _mask.data_ptr<uint8_t>(),
          mask_inclusive_scan_ptr,
          num_input_elements
        );
      }
    }
  );

  return result;
}

Tensor masked_select_cuda(const Tensor & self, const Tensor & mask) {
  namedinference::compute_broadcast_outnames(self, mask);
  Tensor result = at::empty({0}, self.options());
  return masked_select_out_cuda_impl(result, self, mask);
}

Tensor & masked_select_out_cuda(Tensor & result, const Tensor & self, const Tensor & mask) {
  namedinference::compute_broadcast_outnames(self, mask);
  return masked_select_out_cuda_impl(result, self, mask);
}

REGISTER_DISPATCH(index_stub, &index_kernel);
REGISTER_DISPATCH(index_put_stub, &index_put_kernel);

}} // namespace at::native
