Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 17 11:45:05 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_TEST_timing_summary_routed.rpt -pb uart_TEST_timing_summary_routed.pb -rpx uart_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_TEST
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.528        0.000                      0                  103        0.144        0.000                      0                  103        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.528        0.000                      0                  103        0.144        0.000                      0                  103        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.528ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 U_TX/U_BR_GEN/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_BR_GEN/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.913ns (54.867%)  route 1.574ns (45.133%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.627     5.148    U_TX/U_BR_GEN/CLK
    SLICE_X0Y18          FDCE                                         r  U_TX/U_BR_GEN/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  U_TX/U_BR_GEN/counter_reg_reg[5]/Q
                         net (fo=2, routed)           0.746     6.313    U_TX/U_BR_GEN/counter_reg[5]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.144 r  U_TX/U_BR_GEN/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.144    U_TX/U_BR_GEN/counter_next0_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.258 r  U_TX/U_BR_GEN/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.258    U_TX/U_BR_GEN/counter_next0_carry__1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.480 r  U_TX/U_BR_GEN/counter_next0_carry__2/O[0]
                         net (fo=1, routed)           0.828     8.308    U_TX/U_BR_GEN/data0[13]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.327     8.635 r  U_TX/U_BR_GEN/counter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.635    U_TX/U_BR_GEN/counter_next[13]
    SLICE_X0Y19          FDCE                                         r  U_TX/U_BR_GEN/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_TX/U_BR_GEN/CLK
    SLICE_X0Y19          FDCE                                         r  U_TX/U_BR_GEN/counter_reg_reg[13]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.075    15.163    U_TX/U_BR_GEN/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 U_TX/U_BR_GEN/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_BR_GEN/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 1.799ns (53.456%)  route 1.566ns (46.544%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.627     5.148    U_TX/U_BR_GEN/CLK
    SLICE_X0Y18          FDCE                                         r  U_TX/U_BR_GEN/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  U_TX/U_BR_GEN/counter_reg_reg[5]/Q
                         net (fo=2, routed)           0.746     6.313    U_TX/U_BR_GEN/counter_reg[5]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.144 r  U_TX/U_BR_GEN/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.144    U_TX/U_BR_GEN/counter_next0_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.366 r  U_TX/U_BR_GEN/counter_next0_carry__1/O[0]
                         net (fo=1, routed)           0.821     8.187    U_TX/U_BR_GEN/data0[9]
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.327     8.514 r  U_TX/U_BR_GEN/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.514    U_TX/U_BR_GEN/counter_next[9]
    SLICE_X0Y18          FDCE                                         r  U_TX/U_BR_GEN/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.509    14.850    U_TX/U_BR_GEN/CLK
    SLICE_X0Y18          FDCE                                         r  U_TX/U_BR_GEN/counter_reg_reg[9]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)        0.075    15.188    U_TX/U_BR_GEN/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 U_TX/U_BR_GEN/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_BR_GEN/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 1.887ns (57.452%)  route 1.397ns (42.548%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.627     5.148    U_TX/U_BR_GEN/CLK
    SLICE_X0Y18          FDCE                                         r  U_TX/U_BR_GEN/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  U_TX/U_BR_GEN/counter_reg_reg[5]/Q
                         net (fo=2, routed)           0.746     6.313    U_TX/U_BR_GEN/counter_reg[5]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.144 r  U_TX/U_BR_GEN/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.144    U_TX/U_BR_GEN/counter_next0_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.478 r  U_TX/U_BR_GEN/counter_next0_carry__1/O[1]
                         net (fo=1, routed)           0.652     8.130    U_TX/U_BR_GEN/data0[10]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.303     8.433 r  U_TX/U_BR_GEN/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.433    U_TX/U_BR_GEN/counter_next[10]
    SLICE_X0Y19          FDCE                                         r  U_TX/U_BR_GEN/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_TX/U_BR_GEN/CLK
    SLICE_X0Y19          FDCE                                         r  U_TX/U_BR_GEN/counter_reg_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.029    15.117    U_TX/U_BR_GEN/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.710ns  (required time - arrival time)
  Source:                 U_TX/U_BR_GEN/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_BR_GEN/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 1.897ns (57.406%)  route 1.408ns (42.594%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.627     5.148    U_TX/U_BR_GEN/CLK
    SLICE_X0Y18          FDCE                                         r  U_TX/U_BR_GEN/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  U_TX/U_BR_GEN/counter_reg_reg[5]/Q
                         net (fo=2, routed)           0.746     6.313    U_TX/U_BR_GEN/counter_reg[5]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.144 r  U_TX/U_BR_GEN/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.144    U_TX/U_BR_GEN/counter_next0_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.457 r  U_TX/U_BR_GEN/counter_next0_carry__1/O[3]
                         net (fo=1, routed)           0.662     8.119    U_TX/U_BR_GEN/data0[12]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.334     8.453 r  U_TX/U_BR_GEN/counter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.453    U_TX/U_BR_GEN/counter_next[12]
    SLICE_X0Y19          FDCE                                         r  U_TX/U_BR_GEN/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_TX/U_BR_GEN/CLK
    SLICE_X0Y19          FDCE                                         r  U_TX/U_BR_GEN/counter_reg_reg[12]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.075    15.163    U_TX/U_BR_GEN/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.710    

Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 U_Button/q_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button/dff_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 0.828ns (25.952%)  route 2.362ns (74.048%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.622     5.143    U_Button/CLK
    SLICE_X5Y20          FDRE                                         r  U_Button/q_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456     5.599 r  U_Button/q_reg_reg[47]/Q
                         net (fo=2, routed)           1.111     6.710    U_Button/q_next[48]
    SLICE_X5Y20          LUT6 (Prop_lut6_I3_O)        0.124     6.834 r  U_Button/dff_reg[0]_i_10/O
                         net (fo=1, routed)           0.946     7.780    U_Button/dff_reg[0]_i_10_n_0
    SLICE_X6Y20          LUT6 (Prop_lut6_I2_O)        0.124     7.904 r  U_Button/dff_reg[0]_i_5/O
                         net (fo=1, routed)           0.306     8.210    U_Button/dff_reg[0]_i_5_n_0
    SLICE_X3Y20          LUT4 (Prop_lut4_I3_O)        0.124     8.334 r  U_Button/dff_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.334    U_Button/w_debounce_out
    SLICE_X3Y20          FDRE                                         r  U_Button/dff_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_Button/CLK
    SLICE_X3Y20          FDRE                                         r  U_Button/dff_reg_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)        0.029    15.103    U_Button/dff_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  6.769    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 U_TX/U_BR_GEN/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_BR_GEN/counter_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 1.791ns (58.956%)  route 1.247ns (41.043%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.627     5.148    U_TX/U_BR_GEN/CLK
    SLICE_X0Y18          FDCE                                         r  U_TX/U_BR_GEN/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  U_TX/U_BR_GEN/counter_reg_reg[5]/Q
                         net (fo=2, routed)           0.746     6.313    U_TX/U_BR_GEN/counter_reg[5]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.144 r  U_TX/U_BR_GEN/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.144    U_TX/U_BR_GEN/counter_next0_carry__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.383 r  U_TX/U_BR_GEN/counter_next0_carry__1/O[2]
                         net (fo=1, routed)           0.501     7.884    U_TX/U_BR_GEN/data0[11]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.302     8.186 r  U_TX/U_BR_GEN/counter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.186    U_TX/U_BR_GEN/counter_next[11]
    SLICE_X0Y19          FDCE                                         r  U_TX/U_BR_GEN/counter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.508    14.849    U_TX/U_BR_GEN/CLK
    SLICE_X0Y19          FDCE                                         r  U_TX/U_BR_GEN/counter_reg_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDCE (Setup_fdce_C_D)        0.031    15.119    U_TX/U_BR_GEN/counter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 U_TX/U_TXD/bit_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TXD/tx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.133ns (40.595%)  route 1.658ns (59.405%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.624     5.145    U_TX/U_TXD/CLK
    SLICE_X2Y21          FDCE                                         r  U_TX/U_TXD/bit_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U_TX/U_TXD/bit_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           0.699     6.322    U_TX/U_TXD/bit_cnt_reg[2]
    SLICE_X2Y21          LUT3 (Prop_lut3_I2_O)        0.327     6.649 r  U_TX/U_TXD/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.620     7.268    U_TX/U_TXD/FSM_sequential_state[0]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.328     7.596 r  U_TX/U_TXD/bit_cnt_reg[2]_i_1/O
                         net (fo=10, routed)          0.340     7.936    U_TX/U_TXD/bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y21          FDCE                                         r  U_TX/U_TXD/tx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_TX/U_TXD/CLK
    SLICE_X3Y21          FDCE                                         r  U_TX/U_TXD/tx_data_reg_reg[0]/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y21          FDCE (Setup_fdce_C_CE)      -0.205    14.883    U_TX/U_TXD/tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  6.947    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 U_TX/U_TXD/bit_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TXD/tx_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.133ns (40.595%)  route 1.658ns (59.405%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.624     5.145    U_TX/U_TXD/CLK
    SLICE_X2Y21          FDCE                                         r  U_TX/U_TXD/bit_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U_TX/U_TXD/bit_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           0.699     6.322    U_TX/U_TXD/bit_cnt_reg[2]
    SLICE_X2Y21          LUT3 (Prop_lut3_I2_O)        0.327     6.649 r  U_TX/U_TXD/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.620     7.268    U_TX/U_TXD/FSM_sequential_state[0]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.328     7.596 r  U_TX/U_TXD/bit_cnt_reg[2]_i_1/O
                         net (fo=10, routed)          0.340     7.936    U_TX/U_TXD/bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y21          FDCE                                         r  U_TX/U_TXD/tx_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_TX/U_TXD/CLK
    SLICE_X3Y21          FDCE                                         r  U_TX/U_TXD/tx_data_reg_reg[1]/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y21          FDCE (Setup_fdce_C_CE)      -0.205    14.883    U_TX/U_TXD/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  6.947    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 U_TX/U_TXD/bit_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TXD/tx_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.133ns (40.595%)  route 1.658ns (59.405%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.624     5.145    U_TX/U_TXD/CLK
    SLICE_X2Y21          FDCE                                         r  U_TX/U_TXD/bit_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U_TX/U_TXD/bit_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           0.699     6.322    U_TX/U_TXD/bit_cnt_reg[2]
    SLICE_X2Y21          LUT3 (Prop_lut3_I2_O)        0.327     6.649 r  U_TX/U_TXD/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.620     7.268    U_TX/U_TXD/FSM_sequential_state[0]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.328     7.596 r  U_TX/U_TXD/bit_cnt_reg[2]_i_1/O
                         net (fo=10, routed)          0.340     7.936    U_TX/U_TXD/bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y21          FDCE                                         r  U_TX/U_TXD/tx_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_TX/U_TXD/CLK
    SLICE_X3Y21          FDCE                                         r  U_TX/U_TXD/tx_data_reg_reg[2]/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y21          FDCE (Setup_fdce_C_CE)      -0.205    14.883    U_TX/U_TXD/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  6.947    

Slack (MET) :             6.947ns  (required time - arrival time)
  Source:                 U_TX/U_TXD/bit_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TXD/tx_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 1.133ns (40.595%)  route 1.658ns (59.405%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.624     5.145    U_TX/U_TXD/CLK
    SLICE_X2Y21          FDCE                                         r  U_TX/U_TXD/bit_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     5.623 f  U_TX/U_TXD/bit_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           0.699     6.322    U_TX/U_TXD/bit_cnt_reg[2]
    SLICE_X2Y21          LUT3 (Prop_lut3_I2_O)        0.327     6.649 r  U_TX/U_TXD/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.620     7.268    U_TX/U_TXD/FSM_sequential_state[0]_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I2_O)        0.328     7.596 r  U_TX/U_TXD/bit_cnt_reg[2]_i_1/O
                         net (fo=10, routed)          0.340     7.936    U_TX/U_TXD/bit_cnt_reg[2]_i_1_n_0
    SLICE_X3Y21          FDCE                                         r  U_TX/U_TXD/tx_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.507    14.848    U_TX/U_TXD/CLK
    SLICE_X3Y21          FDCE                                         r  U_TX/U_TXD/tx_data_reg_reg[3]/C
                         clock pessimism              0.275    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y21          FDCE (Setup_fdce_C_CE)      -0.205    14.883    U_TX/U_TXD/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  6.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_Button/dff_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button/dff_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    U_Button/CLK
    SLICE_X3Y20          FDRE                                         r  U_Button/dff_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  U_Button/dff_reg_reg[0]/Q
                         net (fo=3, routed)           0.078     1.688    U_Button/Q[0]
    SLICE_X3Y20          FDRE                                         r  U_Button/dff_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     1.982    U_Button/CLK
    SLICE_X3Y20          FDRE                                         r  U_Button/dff_reg_reg[1]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.075     1.544    U_Button/dff_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_Button/dff_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TXD/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.185%)  route 0.113ns (37.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    U_Button/CLK
    SLICE_X3Y20          FDRE                                         r  U_Button/dff_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  U_Button/dff_reg_reg[0]/Q
                         net (fo=3, routed)           0.113     1.723    U_TX/U_TXD/Q[0]
    SLICE_X2Y20          LUT6 (Prop_lut6_I3_O)        0.045     1.768 r  U_TX/U_TXD/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.768    U_TX/U_TXD/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y20          FDCE                                         r  U_TX/U_TXD/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     1.982    U_TX/U_TXD/CLK
    SLICE_X2Y20          FDCE                                         r  U_TX/U_TXD/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.121     1.603    U_TX/U_TXD/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_Button/q_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button/q_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.585     1.468    U_Button/CLK
    SLICE_X4Y19          FDRE                                         r  U_Button/q_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U_Button/q_reg_reg[13]/Q
                         net (fo=2, routed)           0.121     1.730    U_Button/q_next[14]
    SLICE_X4Y19          FDRE                                         r  U_Button/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.854     1.981    U_Button/CLK
    SLICE_X4Y19          FDRE                                         r  U_Button/q_reg_reg[14]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.075     1.543    U_Button/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_Button/q_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button/q_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.908%)  route 0.119ns (42.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.585     1.468    U_Button/CLK
    SLICE_X6Y19          FDRE                                         r  U_Button/q_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  U_Button/q_reg_reg[28]/Q
                         net (fo=2, routed)           0.119     1.751    U_Button/q_next[29]
    SLICE_X6Y20          FDRE                                         r  U_Button/q_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.853     1.980    U_Button/CLK
    SLICE_X6Y20          FDRE                                         r  U_Button/q_reg_reg[29]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.075     1.556    U_Button/q_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_Button/q_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button/q_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.583     1.466    U_Button/CLK
    SLICE_X7Y21          FDRE                                         r  U_Button/q_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U_Button/q_reg_reg[41]/Q
                         net (fo=2, routed)           0.127     1.734    U_Button/q_next[42]
    SLICE_X6Y21          FDRE                                         r  U_Button/q_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.852     1.979    U_Button/CLK
    SLICE_X6Y21          FDRE                                         r  U_Button/q_reg_reg[42]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.059     1.538    U_Button/q_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_Button/q_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button/q_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.586     1.469    U_Button/CLK
    SLICE_X3Y20          FDRE                                         r  U_Button/q_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  U_Button/q_reg_reg[61]/Q
                         net (fo=2, routed)           0.127     1.737    U_Button/q_next[62]
    SLICE_X3Y20          FDRE                                         r  U_Button/q_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.855     1.982    U_Button/CLK
    SLICE_X3Y20          FDRE                                         r  U_Button/q_reg_reg[62]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.071     1.540    U_Button/q_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_Button/q_reg_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button/q_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.584     1.467    U_Button/CLK
    SLICE_X4Y20          FDRE                                         r  U_Button/q_reg_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U_Button/q_reg_reg[55]/Q
                         net (fo=2, routed)           0.132     1.740    U_Button/q_next[56]
    SLICE_X4Y20          FDRE                                         r  U_Button/q_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.853     1.980    U_Button/CLK
    SLICE_X4Y20          FDRE                                         r  U_Button/q_reg_reg[56]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X4Y20          FDRE (Hold_fdre_C_D)         0.075     1.542    U_Button/q_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U_Button/q_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button/q_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.584     1.467    U_Button/CLK
    SLICE_X5Y20          FDRE                                         r  U_Button/q_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U_Button/q_reg_reg[46]/Q
                         net (fo=2, routed)           0.113     1.721    U_Button/q_next[47]
    SLICE_X5Y20          FDRE                                         r  U_Button/q_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.853     1.980    U_Button/CLK
    SLICE_X5Y20          FDRE                                         r  U_Button/q_reg_reg[47]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.047     1.514    U_Button/q_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U_Button/q_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Button/q_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.585     1.468    U_Button/CLK
    SLICE_X5Y19          FDRE                                         r  U_Button/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U_Button/q_reg_reg[16]/Q
                         net (fo=2, routed)           0.113     1.722    U_Button/q_next[17]
    SLICE_X5Y19          FDRE                                         r  U_Button/q_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.854     1.981    U_Button/CLK
    SLICE_X5Y19          FDRE                                         r  U_Button/q_reg_reg[17]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.047     1.515    U_Button/q_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_TX/U_TXD/tx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TXD/tx_data_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.585     1.468    U_TX/U_TXD/CLK
    SLICE_X3Y21          FDCE                                         r  U_TX/U_TXD/tx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_TX/U_TXD/tx_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.136     1.745    U_TX/U_TXD/tx_data_reg_reg_n_0_[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I0_O)        0.045     1.790 r  U_TX/U_TXD/tx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    U_TX/U_TXD/tx_data_next[0]
    SLICE_X3Y21          FDCE                                         r  U_TX/U_TXD/tx_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.854     1.981    U_TX/U_TXD/CLK
    SLICE_X3Y21          FDCE                                         r  U_TX/U_TXD/tx_data_reg_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.092     1.560    U_TX/U_TXD/tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    U_Button/dff_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    U_Button/dff_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    U_Button/q_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19    U_Button/q_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19    U_Button/q_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19    U_Button/q_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19    U_Button/q_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19    U_Button/q_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y19    U_Button/q_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    U_Button/dff_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    U_Button/dff_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    U_Button/q_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    U_Button/q_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    U_Button/q_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    U_Button/q_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    U_Button/q_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    U_Button/q_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    U_Button/q_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y19    U_Button/q_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    U_Button/q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    U_TX/U_BR_GEN/counter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    U_TX/U_BR_GEN/counter_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    U_TX/U_BR_GEN/counter_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    U_Button/dff_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    U_Button/dff_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    U_Button/q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    U_Button/q_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    U_Button/q_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y19    U_Button/q_reg_reg[11]/C



