Bit,Field Mnemonic,Type,"Reset Value",Description,"Error Class"
00:07,Reserved,RO,0,Reserved.,Fatal
8,"MRG TMB Allocation Error",RW1CHS,0,"A token attempted to overwrite and allocate over a valid TMB entry.",Fatal
9,"MRG TMB Response Invalid Error",RW1CHS,0,A TCE response was received for an invalid TMB entry.,Fatal
10,"MRG TMB Response Ready Error",RW1CHS,0,"An unsolicited TCE response was received for a TMB entry that was not waiting for a response.",Fatal
11,"MRG MMIO Queue Overflow Error",RW1CHS,0,An MMIO related queue overflowed.,Fatal
12,"MRG MMIO Queue Underflow Error",RW1CHS,0,An MMIO related queue underflowed.,Fatal
13,"MRG MMIO Internal Parity Error",RW1CHS,0,An MMIO internal resource had a parity error.,Fatal
14,"MRG DMA Queue Overflow Error",RW1CHS,0,A DMA related queue overflowed.,Fatal
15,"MRG DMA Queue Underflow Error",RW1CHS,0,A DMA related queue underflowed.,Fatal
16,"MRG DMA Internal Parity Error",RW1CHS,0,A DMA internal resource had a parity error.,Fatal
17,"MRG Migration Register Table Target Page Less Than Source Page Error",RW1CHS,0,"The referenced Migration Register Table entry for a memory migrate operation contained a target page size less than the source page size of the original operation.","ER (SINGLE)"
18,"MRG Migration Register Table Valid Entry Error",RW1CHS,0,"The referenced Migration Register Table entry for a memory migrate operation has the “Valid” bit (bit[0]) cleared to zero, signaling an invalid/uninitiated entry.","ER (SINGLE)"
19,Reserved,RW1CHS,0,"Reserved, but implemented for future use.",Fatal
20,s_bad_addr_e_q,RW1CHS,0,"RXE_MRG local error, internal register bad address error.",Fatal
21,s_req_size_align_e_q,RW1CHS,0,"RXE_MRG local error, internal register read / write access to a register had incorrect size or address alignment.",Fatal
22,RRB Parity Error,RW1CHS,0,An internal parity error was detected in the RRB logic.,Fatal
23,"RRB request Size/Alignment Error",RW1CHS,0,"A request to the Remote Register Block (RRB) for this macro had bad size or address alignment.",INF
24,DSP AIB TX Timeout Error,RW1CHS,0,A pending transaction timeout expired waiting for AIB credits.,Fatal
25,"Reserved (vA4.1) Discontiguous Byte Enable Write and Page Migration Error (vA4.2)",RW1CHS,0,"PHB4 received a PCIe Discontiguous Byte Enable Writes to an IO page that is enabled for page migration in its TCE entry.",Fatal
26,"DSP AIB TX CMD Credit Parity Error",RW1CHS,0,Parity Error on the AIB TX command credit return bus.,Fatal
27,Reserved,RW1CHS,0,"Reserved, but implemented for future use.",Fatal
28,"DSP AIB TX DAT Credit Parity Error",RW1CHS,0,Parity Error on the AIB TX data credit return bus.,Fatal
29,Reserved,RW1CHS,0,"Reserved, but implemented for future use.",Fatal
30,"DSP Command Credit Overflow Error",RW1CHS,0,The internal command credit counters overflowed.,Fatal
31,"DSP Command Credit Underflow Error",RW1CHS,0,The internal command credit counters underflowed.,Fatal
32,"DSP Command Credit Parity Error",RW1CHS,0,The internal command credit counters had a parity error.,Fatal
33,"DSP Data Credit Overflow Error",RW1CHS,0,The internal data credit counters overflowed.,Fatal
34,"DSP Data Credit Underflow Error",RW1CHS,0,The internal data credit counters underflowed.,Fatal
35,"DSP Data Credit Parity Error",RW1CHS,0,The internal data credit counters had a parity error.,Fatal
36,"DSP Completion State Machine One-Hot Error",RW1CHS,0,The state machine was found in multiple/invalid states.,Fatal
37,"DSP Write Thread State Machine One-Hot Error",RW1CHS,0,The state machine was found in multiple/invalid states.,Fatal
38,"DSP DMA Secure Address Error (vA4.2)",RW1CHS,0,"This is the 'fail-safe' check for a Secure Address violation in a DMA read or write request before it is issued to the AIB bus. Refer to the UV - Secure Address Exclude CMP/MSK Register on page 295.",Fatal
39,"DSP MSI Interrupt Notification Secure Address Error (vA4.2)",RW1CHS,0,"This error checks that the interrupt notification address is within the secure range when the secure check is enabled. If the address is not in the secure range it will flag this error. Refer to the interrupt notification registers on page 110. Refer to the secure control registers on page 295.",Fatal
40,"DSP TREQ ECC Correctable Error",RW1CHS,0,ECC correctable error detected in the TREQ queue.,INF
41,"DSP TREQ ECC Uncorrectable Error",RW1CHS,0,ECC uncorrectable error detected in the TREQ queue.,Fatal
42,"DSP MMIO Queue Overflow Error",RW1CHS,0,An MMIO related queue overflowed.,Fatal
43,"DSP MMIO Queue Underflow Error",RW1CHS,0,An MMIO related queue underflowed.,Fatal
44,"DSP MMIO Internal Parity Error",RW1CHS,0,An MMIO internal resource had a parity error.,Fatal
45,"DSP DMA Queue Overflow Error",RW1CHS,0,A DMA related queue overflowed.,Fatal
46,"DSP DMA Queue Underflow Error",RW1CHS,0,A DMA related queue underflowed.,Fatal
47,"DSP DMA Internal Parity Error",RW1CHS,0,A DMA internal resource had a parity error.,Fatal
48,"DSP Read Thread State Machine One-Hot Error",RW1CHS,0,The state machine was found in multiple/invalid states.,Fatal
49,"DSP Table State Machine One-Hot Error",RW1CHS,0,The state machine was found in multiple/invalid states.,Fatal
50,"DSP NBW State Machine One-Hot Error",RW1CHS,0,"The state machine was found in multiple/invalid states. Active in x16 builds only.",Fatal
51,"DSP TSM PEST BAR Disabled Error",RW1CHS,0,"The error reporting logic attempted to access the PEST BAR when it was disabled.",Fatal
52:55,Reserved,RW1CHS,0,"Reserved, but implemented for future use.",Fatal
56,IPD ECC Correctable Error,RW1CHS,0,A correctable ECC error was detected in the array.,INF
57,"IPD ECC Uncorrectable Error",RW1CHS,0,An uncorrectable ECC error was detected in array.,Fatal
58,"ICPLD ECC Correctable Error",RW1CHS,0,A correctable ECC error was detected in the array.,INF
59,"ICPLD ECC Uncorrectable Error",RW1CHS,0,An uncorrectable ECC error was detected in array.,Fatal
60,"NBWD ECC Correctable Error",RW1CHS,0,"A correctable ECC error was detected in the Non-Blocking Write data array. Active in x16 builds only.",INF
61,"NBWD ECC Uncorrectable Error",RW1CHS,0,"An uncorrectable ECC error was detected in the Non-Blocking Write data array. Active in x16 builds only",Fatal
62,Reserved,RW1CHS,0,"Reserved, but implemented for future use.",Fatal
63,"pb_etu_ai_rx_raise_fence (rising edge)",RW1CHS,0,"PB logic above the PHB4 asserted its raise fence signal. This error is also routed to the LEM FIR. This can be used for debug in conjunction with the LEM WOF to test if the PB logic asserted its fence before other PHB4 errors. The PHB4 logic detects the error as a rising edge of the PB signal. The error will not reassert if the PB signal remains constant.",Fatal
