// Seed: 3901293236
module module_0 ();
  logic [7:0][-1] id_1;
  logic id_2;
  wire id_3, id_4;
  assign id_1 = id_1;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd89
) (
    input uwire _id_0,
    input tri0  id_1,
    input wand  id_2
);
  wire [id_0 : id_0] id_4, id_5;
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_5[1 : -1];
  ;
  module_0 modCall_1 ();
endmodule
