Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Dec 18 22:05:52 2021
| Host         : DESKTOP-VV69JL5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 217 register/latch pins with no clock driven by root clock pin: I_clk_100M (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: I_num[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: I_num[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: sc_inst/clk_1ms_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 509 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.315        0.000                      0                 2262        0.167        0.000                      0                 2262        3.000        0.000                       0                   341  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_25m/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_25m    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25m    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_25m/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_25m         22.315        0.000                      0                 2262        0.167        0.000                      0                 2262       19.500        0.000                       0                   337  
  clkfbout_clk_25m                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_25m/inst/clk_in1
  To Clock:  clk_25m/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_25m/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25m
  To Clock:  clk_out1_clk_25m

Setup :            0  Failing Endpoints,  Worst Slack       22.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.315ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        16.948ns  (logic 6.334ns (37.374%)  route 10.614ns (62.626%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 41.530 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.603     1.603    vga_inst/clk_out1
    SLICE_X53Y74         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDCE (Prop_fdce_C_Q)         0.456     2.059 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.019     3.079    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.124     3.203 r  vga_inst/O_pixel_y2_carry_i_7/O
                         net (fo=19, routed)          0.512     3.715    vga_inst/O_pixel_y2_carry_i_7_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150     3.865 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=5, routed)           0.339     4.203    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.328     4.531 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.533     5.064    vga_inst/W_pixel_y[0]
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  vga_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.188    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_2[1]
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.738 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.738    pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.072 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.843     6.916    vga_inst/O_pos_c_reg[1][4]
    SLICE_X50Y75         LUT6 (Prop_lut6_I0_O)        0.303     7.219 f  vga_inst/O_read_addr_i_23/O
                         net (fo=2, routed)           0.754     7.972    vga_inst/O_read_addr_i_23_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124     8.096 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.537     8.633    pctrl_inst/A[8]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      3.841    12.474 r  pctrl_inst/O_read_addr/P[10]
                         net (fo=57, routed)          6.077    18.551    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.530    41.530    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.530    
                         clock uncertainty           -0.098    41.432    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.866    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                         -18.551    
  -------------------------------------------------------------------
                         slack                                 22.315    

Slack (MET) :             22.400ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        16.863ns  (logic 6.334ns (37.562%)  route 10.529ns (62.438%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 41.530 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.603     1.603    vga_inst/clk_out1
    SLICE_X53Y74         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDCE (Prop_fdce_C_Q)         0.456     2.059 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.019     3.079    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.124     3.203 r  vga_inst/O_pixel_y2_carry_i_7/O
                         net (fo=19, routed)          0.512     3.715    vga_inst/O_pixel_y2_carry_i_7_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150     3.865 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=5, routed)           0.339     4.203    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.328     4.531 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.533     5.064    vga_inst/W_pixel_y[0]
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  vga_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.188    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_2[1]
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.738 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.738    pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.072 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.843     6.916    vga_inst/O_pos_c_reg[1][4]
    SLICE_X50Y75         LUT6 (Prop_lut6_I0_O)        0.303     7.219 f  vga_inst/O_read_addr_i_23/O
                         net (fo=2, routed)           0.754     7.972    vga_inst/O_read_addr_i_23_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124     8.096 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.537     8.633    pctrl_inst/A[8]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841    12.474 r  pctrl_inst/O_read_addr/P[8]
                         net (fo=57, routed)          5.992    18.466    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.530    41.530    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.530    
                         clock uncertainty           -0.098    41.432    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    40.866    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                         -18.466    
  -------------------------------------------------------------------
                         slack                                 22.400    

Slack (MET) :             22.452ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        17.110ns  (logic 6.458ns (37.744%)  route 10.652ns (62.256%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 41.698 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.603     1.603    vga_inst/clk_out1
    SLICE_X53Y74         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDCE (Prop_fdce_C_Q)         0.456     2.059 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.019     3.079    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.124     3.203 r  vga_inst/O_pixel_y2_carry_i_7/O
                         net (fo=19, routed)          0.512     3.715    vga_inst/O_pixel_y2_carry_i_7_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150     3.865 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=5, routed)           0.339     4.203    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.328     4.531 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.533     5.064    vga_inst/W_pixel_y[0]
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  vga_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.188    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_2[1]
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.738 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.738    pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.072 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.843     6.916    vga_inst/O_pos_c_reg[1][4]
    SLICE_X50Y75         LUT6 (Prop_lut6_I0_O)        0.303     7.219 f  vga_inst/O_read_addr_i_23/O
                         net (fo=2, routed)           0.754     7.972    vga_inst/O_read_addr_i_23_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124     8.096 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.537     8.633    pctrl_inst/A[8]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      3.841    12.474 r  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          5.222    17.697    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[14]
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.821 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37/O
                         net (fo=1, routed)           0.893    18.713    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__37_n_0
    RAMB36_X1Y6          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.698    41.698    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.706    
                         clock uncertainty           -0.098    41.609    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.166    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.166    
                         arrival time                         -18.713    
  -------------------------------------------------------------------
                         slack                                 22.452    

Slack (MET) :             22.494ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        17.075ns  (logic 6.458ns (37.822%)  route 10.617ns (62.178%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 41.704 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.603     1.603    vga_inst/clk_out1
    SLICE_X53Y74         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDCE (Prop_fdce_C_Q)         0.456     2.059 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.019     3.079    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.124     3.203 r  vga_inst/O_pixel_y2_carry_i_7/O
                         net (fo=19, routed)          0.512     3.715    vga_inst/O_pixel_y2_carry_i_7_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150     3.865 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=5, routed)           0.339     4.203    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.328     4.531 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.533     5.064    vga_inst/W_pixel_y[0]
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  vga_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.188    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_2[1]
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.738 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.738    pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.072 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.843     6.916    vga_inst/O_pos_c_reg[1][4]
    SLICE_X50Y75         LUT6 (Prop_lut6_I0_O)        0.303     7.219 f  vga_inst/O_read_addr_i_23/O
                         net (fo=2, routed)           0.754     7.972    vga_inst/O_read_addr_i_23_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124     8.096 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.537     8.633    pctrl_inst/A[8]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      3.841    12.474 r  pctrl_inst/O_read_addr/P[14]
                         net (fo=58, routed)          5.226    17.701    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addrb[14]
    SLICE_X62Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.825 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40/O
                         net (fo=1, routed)           0.853    18.678    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__40_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.704    41.704    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.712    
                         clock uncertainty           -0.098    41.615    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    41.172    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.172    
                         arrival time                         -18.678    
  -------------------------------------------------------------------
                         slack                                 22.494    

Slack (MET) :             22.538ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        16.725ns  (logic 6.334ns (37.872%)  route 10.391ns (62.128%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 41.530 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.603     1.603    vga_inst/clk_out1
    SLICE_X53Y74         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDCE (Prop_fdce_C_Q)         0.456     2.059 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.019     3.079    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.124     3.203 r  vga_inst/O_pixel_y2_carry_i_7/O
                         net (fo=19, routed)          0.512     3.715    vga_inst/O_pixel_y2_carry_i_7_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150     3.865 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=5, routed)           0.339     4.203    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.328     4.531 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.533     5.064    vga_inst/W_pixel_y[0]
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  vga_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.188    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_2[1]
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.738 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.738    pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.072 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.843     6.916    vga_inst/O_pos_c_reg[1][4]
    SLICE_X50Y75         LUT6 (Prop_lut6_I0_O)        0.303     7.219 f  vga_inst/O_read_addr_i_23/O
                         net (fo=2, routed)           0.754     7.972    vga_inst/O_read_addr_i_23_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124     8.096 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.537     8.633    pctrl_inst/A[8]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841    12.474 r  pctrl_inst/O_read_addr/P[9]
                         net (fo=57, routed)          5.854    18.328    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.530    41.530    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.530    
                         clock uncertainty           -0.098    41.432    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.866    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                         -18.328    
  -------------------------------------------------------------------
                         slack                                 22.538    

Slack (MET) :             22.568ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        16.695ns  (logic 6.334ns (37.939%)  route 10.361ns (62.061%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 41.530 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.603     1.603    vga_inst/clk_out1
    SLICE_X53Y74         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDCE (Prop_fdce_C_Q)         0.456     2.059 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.019     3.079    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.124     3.203 r  vga_inst/O_pixel_y2_carry_i_7/O
                         net (fo=19, routed)          0.512     3.715    vga_inst/O_pixel_y2_carry_i_7_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150     3.865 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=5, routed)           0.339     4.203    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.328     4.531 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.533     5.064    vga_inst/W_pixel_y[0]
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  vga_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.188    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_2[1]
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.738 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.738    pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.072 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.843     6.916    vga_inst/O_pos_c_reg[1][4]
    SLICE_X50Y75         LUT6 (Prop_lut6_I0_O)        0.303     7.219 f  vga_inst/O_read_addr_i_23/O
                         net (fo=2, routed)           0.754     7.972    vga_inst/O_read_addr_i_23_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124     8.096 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.537     8.633    pctrl_inst/A[8]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      3.841    12.474 r  pctrl_inst/O_read_addr/P[1]
                         net (fo=57, routed)          5.824    18.299    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.530    41.530    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.530    
                         clock uncertainty           -0.098    41.432    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    40.866    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                         -18.299    
  -------------------------------------------------------------------
                         slack                                 22.568    

Slack (MET) :             22.636ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        16.627ns  (logic 6.334ns (38.094%)  route 10.293ns (61.906%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 41.530 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.603     1.603    vga_inst/clk_out1
    SLICE_X53Y74         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDCE (Prop_fdce_C_Q)         0.456     2.059 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.019     3.079    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.124     3.203 r  vga_inst/O_pixel_y2_carry_i_7/O
                         net (fo=19, routed)          0.512     3.715    vga_inst/O_pixel_y2_carry_i_7_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150     3.865 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=5, routed)           0.339     4.203    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.328     4.531 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.533     5.064    vga_inst/W_pixel_y[0]
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  vga_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.188    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_2[1]
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.738 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.738    pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.072 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.843     6.916    vga_inst/O_pos_c_reg[1][4]
    SLICE_X50Y75         LUT6 (Prop_lut6_I0_O)        0.303     7.219 f  vga_inst/O_read_addr_i_23/O
                         net (fo=2, routed)           0.754     7.972    vga_inst/O_read_addr_i_23_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124     8.096 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.537     8.633    pctrl_inst/A[8]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    12.474 r  pctrl_inst/O_read_addr/P[2]
                         net (fo=57, routed)          5.756    18.231    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.530    41.530    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.530    
                         clock uncertainty           -0.098    41.432    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    40.866    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                         -18.231    
  -------------------------------------------------------------------
                         slack                                 22.636    

Slack (MET) :             22.641ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        16.622ns  (logic 6.334ns (38.106%)  route 10.288ns (61.894%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 41.530 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.603     1.603    vga_inst/clk_out1
    SLICE_X53Y74         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDCE (Prop_fdce_C_Q)         0.456     2.059 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.019     3.079    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.124     3.203 r  vga_inst/O_pixel_y2_carry_i_7/O
                         net (fo=19, routed)          0.512     3.715    vga_inst/O_pixel_y2_carry_i_7_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150     3.865 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=5, routed)           0.339     4.203    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.328     4.531 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.533     5.064    vga_inst/W_pixel_y[0]
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  vga_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.188    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_2[1]
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.738 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.738    pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.072 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.843     6.916    vga_inst/O_pos_c_reg[1][4]
    SLICE_X50Y75         LUT6 (Prop_lut6_I0_O)        0.303     7.219 f  vga_inst/O_read_addr_i_23/O
                         net (fo=2, routed)           0.754     7.972    vga_inst/O_read_addr_i_23_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124     8.096 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.537     8.633    pctrl_inst/A[8]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      3.841    12.474 r  pctrl_inst/O_read_addr/P[3]
                         net (fo=57, routed)          5.751    18.226    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.530    41.530    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.530    
                         clock uncertainty           -0.098    41.432    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    40.866    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                         -18.226    
  -------------------------------------------------------------------
                         slack                                 22.641    

Slack (MET) :             22.659ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        16.610ns  (logic 6.334ns (38.134%)  route 10.276ns (61.866%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 41.536 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.603     1.603    vga_inst/clk_out1
    SLICE_X53Y74         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDCE (Prop_fdce_C_Q)         0.456     2.059 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.019     3.079    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.124     3.203 r  vga_inst/O_pixel_y2_carry_i_7/O
                         net (fo=19, routed)          0.512     3.715    vga_inst/O_pixel_y2_carry_i_7_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150     3.865 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=5, routed)           0.339     4.203    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.328     4.531 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.533     5.064    vga_inst/W_pixel_y[0]
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  vga_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.188    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_2[1]
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.738 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.738    pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.072 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.843     6.916    vga_inst/O_pos_c_reg[1][4]
    SLICE_X50Y75         LUT6 (Prop_lut6_I0_O)        0.303     7.219 f  vga_inst/O_read_addr_i_23/O
                         net (fo=2, routed)           0.754     7.972    vga_inst/O_read_addr_i_23_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124     8.096 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.537     8.633    pctrl_inst/A[8]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      3.841    12.474 r  pctrl_inst/O_read_addr/P[10]
                         net (fo=57, routed)          5.739    18.213    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y24         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.536    41.536    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clkb
    RAMB36_X0Y24         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.536    
                         clock uncertainty           -0.098    41.438    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    40.872    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.872    
                         arrival time                         -18.213    
  -------------------------------------------------------------------
                         slack                                 22.659    

Slack (MET) :             22.661ns  (required time - arrival time)
  Source:                 vga_inst/R_v_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25m rise@40.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        16.602ns  (logic 6.334ns (38.151%)  route 10.268ns (61.849%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=1 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 41.530 - 40.000 ) 
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.807     1.807    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.603     1.603    vga_inst/clk_out1
    SLICE_X53Y74         FDCE                                         r  vga_inst/R_v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y74         FDCE (Prop_fdce_C_Q)         0.456     2.059 r  vga_inst/R_v_cnt_reg[2]/Q
                         net (fo=19, routed)          1.019     3.079    vga_inst/R_v_cnt_reg_n_0_[2]
    SLICE_X50Y72         LUT6 (Prop_lut6_I4_O)        0.124     3.203 r  vga_inst/O_pixel_y2_carry_i_7/O
                         net (fo=19, routed)          0.512     3.715    vga_inst/O_pixel_y2_carry_i_7_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.150     3.865 f  vga_inst/O_pixel_y2_carry_i_6/O
                         net (fo=5, routed)           0.339     4.203    vga_inst/O_pixel_y2_carry_i_6_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I0_O)        0.328     4.531 r  vga_inst/O_pixel_y2_carry_i_1/O
                         net (fo=8, routed)           0.533     5.064    vga_inst/W_pixel_y[0]
    SLICE_X49Y72         LUT2 (Prop_lut2_I0_O)        0.124     5.188 r  vga_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     5.188    pctrl_inst/ptran_inst/R_v_cnt_reg[9]_2[1]
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.738 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.738    pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.072 r  pctrl_inst/ptran_inst/O_pixel_y2_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.843     6.916    vga_inst/O_pos_c_reg[1][4]
    SLICE_X50Y75         LUT6 (Prop_lut6_I0_O)        0.303     7.219 f  vga_inst/O_read_addr_i_23/O
                         net (fo=2, routed)           0.754     7.972    vga_inst/O_read_addr_i_23_n_0
    SLICE_X55Y72         LUT2 (Prop_lut2_I1_O)        0.124     8.096 r  vga_inst/O_read_addr_i_2/O
                         net (fo=1, routed)           0.537     8.633    pctrl_inst/A[8]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[8]_P[11])
                                                      3.841    12.474 r  pctrl_inst/O_read_addr/P[11]
                         net (fo=58, routed)          5.731    18.206    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.680    41.680    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.986 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.909    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         1.530    41.530    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    41.530    
                         clock uncertainty           -0.098    41.432    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.866    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.866    
                         arrival time                         -18.206    
  -------------------------------------------------------------------
                         slack                                 22.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.771%)  route 0.289ns (67.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.558     0.558    imc_inst/clk_out1
    SLICE_X61Y82         FDCE                                         r  imc_inst/R_write_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  imc_inst/R_write_addr_reg[10]/Q
                         net (fo=59, routed)          0.289     0.988    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y16         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.872     0.872    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.638    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.821    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga_inst/R_h_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_h_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.189ns (57.861%)  route 0.138ns (42.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.552     0.552    vga_inst/clk_out1
    SLICE_X55Y71         FDCE                                         r  vga_inst/R_h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  vga_inst/R_h_cnt_reg[0]/Q
                         net (fo=10, routed)          0.138     0.830    vga_inst/R_h_cnt_reg_n_0_[0]
    SLICE_X54Y71         LUT5 (Prop_lut5_I1_O)        0.048     0.878 r  vga_inst/R_h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.878    vga_inst/R_h_cnt[4]_i_1_n_0
    SLICE_X54Y71         FDCE                                         r  vga_inst/R_h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.820     0.820    vga_inst/clk_out1
    SLICE_X54Y71         FDCE                                         r  vga_inst/R_h_cnt_reg[4]/C
                         clock pessimism             -0.255     0.565    
    SLICE_X54Y71         FDCE (Hold_fdce_C_D)         0.133     0.698    vga_inst/R_h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_inst/R_h_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_inst/R_h_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.552     0.552    vga_inst/clk_out1
    SLICE_X55Y71         FDCE                                         r  vga_inst/R_h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  vga_inst/R_h_cnt_reg[0]/Q
                         net (fo=10, routed)          0.134     0.826    vga_inst/R_h_cnt_reg_n_0_[0]
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.045     0.871 r  vga_inst/R_h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.871    vga_inst/R_h_cnt[3]
    SLICE_X54Y71         FDCE                                         r  vga_inst/R_h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.820     0.820    vga_inst/clk_out1
    SLICE_X54Y71         FDCE                                         r  vga_inst/R_h_cnt_reg[3]/C
                         clock pessimism             -0.255     0.565    
    SLICE_X54Y71         FDCE (Hold_fdce_C_D)         0.120     0.685    vga_inst/R_h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.564     0.564    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y88         FDRE                                         r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.115     0.819    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X64Y88         FDRE                                         r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.836     0.836    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y88         FDRE                                         r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.272     0.564    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.066     0.630    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.958%)  route 0.314ns (69.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.556     0.556    imc_inst/clk_out1
    SLICE_X61Y80         FDCE                                         r  imc_inst/R_write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  imc_inst/R_write_addr_reg[1]/Q
                         net (fo=59, routed)          0.314     1.011    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y16         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.872     0.872    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.638    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.821    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.141ns (24.965%)  route 0.424ns (75.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.552     0.552    rx_inst/clk_out1
    SLICE_X59Y76         FDRE                                         r  rx_inst/RxD_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  rx_inst/RxD_data_reg[6]/Q
                         net (fo=58, routed)          0.424     1.116    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y28         RAMB18E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.864     0.864    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/clka
    RAMB18_X1Y28         RAMB18E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.630    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.926    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 imc_inst/R_write_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.720%)  route 0.318ns (69.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.557     0.557    imc_inst/clk_out1
    SLICE_X61Y81         FDCE                                         r  imc_inst/R_write_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  imc_inst/R_write_addr_reg[5]/Q
                         net (fo=59, routed)          0.318     1.016    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y16         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.872     0.872    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.638    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.821    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.564     0.564    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y88         FDRE                                         r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.125     0.829    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X64Y88         FDRE                                         r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.836     0.836    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X64Y88         FDRE                                         r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.272     0.564    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.070     0.634    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rx_inst/Filter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rx_inst/RxD_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.552     0.552    rx_inst/clk_out1
    SLICE_X54Y78         FDRE                                         r  rx_inst/Filter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.148     0.700 r  rx_inst/Filter_cnt_reg[1]/Q
                         net (fo=3, routed)           0.071     0.771    rx_inst/tickgen/Filter_cnt_reg[1]
    SLICE_X54Y78         LUT4 (Prop_lut4_I1_O)        0.098     0.869 r  rx_inst/tickgen/RxD_bit_i_1/O
                         net (fo=1, routed)           0.000     0.869    rx_inst/tickgen_n_3
    SLICE_X54Y78         FDRE                                         r  rx_inst/RxD_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.820     0.820    rx_inst/clk_out1
    SLICE_X54Y78         FDRE                                         r  rx_inst/RxD_bit_reg/C
                         clock pessimism             -0.268     0.552    
    SLICE_X54Y78         FDRE (Hold_fdre_C_D)         0.121     0.673    rx_inst/RxD_bit_reg
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rx_inst/RxD_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25m rise@0.000ns - clk_out1_clk_25m rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.164ns (28.244%)  route 0.417ns (71.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.622     0.622    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.552     0.552    rx_inst/clk_out1
    SLICE_X60Y76         FDRE                                         r  rx_inst/RxD_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  rx_inst/RxD_data_reg[2]/Q
                         net (fo=58, routed)          0.417     1.132    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y16         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  I_clk_100M_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.896     0.896    clk_25m/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  clk_25m/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    clk_25m/inst/clk_out1_clk_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_25m/inst/clkout1_buf/O
                         net (fo=335, routed)         0.872     0.872    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.638    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.934    imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25m
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25m/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y18     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y18     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y18     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y18     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     imc_inst/img_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y83     ass_down/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y83     ass_down/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y83     ass_down/count_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y83     ass_down/count_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y84     ass_right/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y84     ass_right/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y84     ass_right/count_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y84     ass_right/count_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y84     ass_right/t1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y84     ass_right/t_locked1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y81     ass_down/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y83     ass_down/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y77     rx_inst/FSM_sequential_RxD_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y76     rx_inst/FSM_sequential_RxD_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y76     rx_inst/FSM_sequential_RxD_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y77     rx_inst/FSM_sequential_RxD_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y83     ass_down/count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y84     ass_down/count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y84     ass_down/count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y84     ass_down/count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25m
  To Clock:  clkfbout_clk_25m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25m
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_25m/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_25m/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_25m/inst/mmcm_adv_inst/CLKFBOUT



