// Seed: 1575428959
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_24;
  assign id_4 = 1 ==? 1;
  always @(id_13 or posedge 1) id_24 <= 1;
  wire id_25;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire   id_1
);
  wire id_3 = id_3;
  wire id_4;
  integer id_5;
  module_0(
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_3,
      id_5,
      id_4,
      id_5,
      id_3,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_3,
      id_5,
      id_5,
      id_4,
      id_3
  );
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ;
endmodule
