{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 23:49:59 2023 " "Info: Processing started: Tue May 23 23:49:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga_display -c vga_display " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga_display -c vga_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Info: Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "vga_display.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/vga_display/vga_display.vhd" 7 -1 0 } } { "d:/quarii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quarii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_counter:counter_rtl_0\|dffs\[0\] register lpm_counter:counter_rtl_0\|dffs\[0\] 76.92 MHz 13.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 76.92 MHz between source register \"lpm_counter:counter_rtl_0\|dffs\[0\]\" and destination register \"lpm_counter:counter_rtl_0\|dffs\[0\]\" (period= 13.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:counter_rtl_0\|dffs\[0\] 1 REG LC1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1; Fanout = 8; REG Node = 'lpm_counter:counter_rtl_0\|dffs\[0\]'" {  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:counter_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 8.000 ns lpm_counter:counter_rtl_0\|dffs\[0\] 2 REG LC1 8 " "Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC1; Fanout = 8; REG Node = 'lpm_counter:counter_rtl_0\|dffs\[0\]'" {  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { lpm_counter:counter_rtl_0|dffs[0] lpm_counter:counter_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 100.00 % ) " "Info: Total cell delay = 8.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { lpm_counter:counter_rtl_0|dffs[0] lpm_counter:counter_rtl_0|dffs[0] } "NODE_NAME" } } { "d:/quarii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quarii/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { lpm_counter:counter_rtl_0|dffs[0] {} lpm_counter:counter_rtl_0|dffs[0] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns clk 1 CLK PIN_83 10 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga_display.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/vga_display/vga_display.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns lpm_counter:counter_rtl_0\|dffs\[0\] 2 REG LC1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC1; Fanout = 8; REG Node = 'lpm_counter:counter_rtl_0\|dffs\[0\]'" {  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { clk lpm_counter:counter_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { clk lpm_counter:counter_rtl_0|dffs[0] } "NODE_NAME" } } { "d:/quarii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quarii/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { clk {} clk~out {} lpm_counter:counter_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns clk 1 CLK PIN_83 10 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga_display.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/vga_display/vga_display.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns lpm_counter:counter_rtl_0\|dffs\[0\] 2 REG LC1 8 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC1; Fanout = 8; REG Node = 'lpm_counter:counter_rtl_0\|dffs\[0\]'" {  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { clk lpm_counter:counter_rtl_0|dffs[0] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { clk lpm_counter:counter_rtl_0|dffs[0] } "NODE_NAME" } } { "d:/quarii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quarii/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { clk {} clk~out {} lpm_counter:counter_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { clk lpm_counter:counter_rtl_0|dffs[0] } "NODE_NAME" } } { "d:/quarii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quarii/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { clk {} clk~out {} lpm_counter:counter_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { lpm_counter:counter_rtl_0|dffs[0] lpm_counter:counter_rtl_0|dffs[0] } "NODE_NAME" } } { "d:/quarii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quarii/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { lpm_counter:counter_rtl_0|dffs[0] {} lpm_counter:counter_rtl_0|dffs[0] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } } { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { clk lpm_counter:counter_rtl_0|dffs[0] } "NODE_NAME" } } { "d:/quarii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quarii/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { clk {} clk~out {} lpm_counter:counter_rtl_0|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk vga_blue lpm_counter:counter_rtl_0\|dffs\[4\] 17.000 ns register " "Info: tco from clock \"clk\" to destination pin \"vga_blue\" through register \"lpm_counter:counter_rtl_0\|dffs\[4\]\" is 17.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns clk 1 CLK PIN_83 10 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 10; CLK Node = 'clk'" {  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "vga_display.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/vga_display/vga_display.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns lpm_counter:counter_rtl_0\|dffs\[4\] 2 REG LC9 6 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC9; Fanout = 6; REG Node = 'lpm_counter:counter_rtl_0\|dffs\[4\]'" {  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { clk lpm_counter:counter_rtl_0|dffs[4] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { clk lpm_counter:counter_rtl_0|dffs[4] } "NODE_NAME" } } { "d:/quarii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quarii/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { clk {} clk~out {} lpm_counter:counter_rtl_0|dffs[4] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.000 ns + Longest register pin " "Info: + Longest register to pin delay is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:counter_rtl_0\|dffs\[4\] 1 REG LC9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC9; Fanout = 6; REG Node = 'lpm_counter:counter_rtl_0\|dffs\[4\]'" {  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:counter_rtl_0|dffs[4] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/quarii/quartus/libraries/megafunctions/lpm_counter.tdf" 269 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns vga_blue~6 2 COMB LC8 1 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC8; Fanout = 1; COMB Node = 'vga_blue~6'" {  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { lpm_counter:counter_rtl_0|dffs[4] vga_blue~6 } "NODE_NAME" } } { "vga_display.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/vga_display/vga_display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 13.000 ns vga_blue 3 PIN PIN_9 0 " "Info: 3: + IC(0.000 ns) + CELL(4.000 ns) = 13.000 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'vga_blue'" {  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { vga_blue~6 vga_blue } "NODE_NAME" } } { "vga_display.vhd" "" { Text "C:/Users/…Ú‘≠Â∞/Desktop/FuckDataLogic/vga_display/vga_display.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 84.62 % ) " "Info: Total cell delay = 11.000 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 2.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { lpm_counter:counter_rtl_0|dffs[4] vga_blue~6 vga_blue } "NODE_NAME" } } { "d:/quarii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quarii/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { lpm_counter:counter_rtl_0|dffs[4] {} vga_blue~6 {} vga_blue {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { clk lpm_counter:counter_rtl_0|dffs[4] } "NODE_NAME" } } { "d:/quarii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quarii/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { clk {} clk~out {} lpm_counter:counter_rtl_0|dffs[4] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } } { "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quarii/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { lpm_counter:counter_rtl_0|dffs[4] vga_blue~6 vga_blue } "NODE_NAME" } } { "d:/quarii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quarii/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { lpm_counter:counter_rtl_0|dffs[4] {} vga_blue~6 {} vga_blue {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 23:50:00 2023 " "Info: Processing ended: Tue May 23 23:50:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
