# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Jan 31 2020 15:13:19

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|\spi0/spi_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:R)
		5.2::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:F)
		5.3::Critical Path Report for (top|\spi0/spi_clk:F vs. top|\spi0/spi_clk:F)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: SOUT
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: DEBUG_6
			6.2.2::Path details for port: DEBUG_8
			6.2.3::Path details for port: DEBUG_9
			6.2.4::Path details for port: SCK
			6.2.5::Path details for port: SDAT
			6.2.6::Path details for port: SEN
		6.3::PI to PO Path Details
			6.3.1::Path details for port: DEBUG_5
			6.3.2::Path details for port: SLM_CLK
		6.4::Hold Times Path Details
			6.4.1::Path details for port: SOUT
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: DEBUG_6
			6.5.2::Path details for port: DEBUG_8
			6.5.3::Path details for port: DEBUG_9
			6.5.4::Path details for port: SCK
			6.5.5::Path details for port: SDAT
			6.5.6::Path details for port: SEN
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: DEBUG_5
			6.6.2::Path details for port: SLM_CLK
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|\spi0/spi_clk  | Frequency: 167.74 MHz  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|\spi0/spi_clk  top|\spi0/spi_clk  1e+006           994684      500000           497019      1e+006           998029      N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                       Setup Times  Clock Reference:Phase  
---------  -------------------------------  -----------  ---------------------  
SOUT       spi0.spi_clk_76_LC_19_9_2/lcout  3830         top|\spi0/spi_clk:R    


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                       Clock to Out  Clock Reference:Phase  
---------  -------------------------------  ------------  ---------------------  
DEBUG_6    spi0.spi_clk_76_LC_19_9_2/lcout  11457         top|\spi0/spi_clk:R    
DEBUG_6    spi0.spi_clk_76_LC_19_9_2/lcout  8146          top|\spi0/spi_clk:F    
DEBUG_8    spi0.spi_clk_76_LC_19_9_2/lcout  8925          top|\spi0/spi_clk:F    
DEBUG_9    spi0.spi_clk_76_LC_19_9_2/lcout  8413          top|\spi0/spi_clk:R    
SCK        spi0.spi_clk_76_LC_19_9_2/lcout  12817         top|\spi0/spi_clk:R    
SCK        spi0.spi_clk_76_LC_19_9_2/lcout  9507          top|\spi0/spi_clk:F    
SDAT       spi0.spi_clk_76_LC_19_9_2/lcout  9521          top|\spi0/spi_clk:F    
SEN        spi0.spi_clk_76_LC_19_9_2/lcout  9219          top|\spi0/spi_clk:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
SOUT               DEBUG_5             9038        
ICE_SYSCLK         SLM_CLK             18955       


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                       Hold Times  Clock Reference:Phase  
---------  -------------------------------  ----------  ---------------------  
SOUT       spi0.spi_clk_76_LC_19_9_2/lcout  -3296       top|\spi0/spi_clk:R    


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                       Minimum Clock to Out  Clock Reference:Phase  
---------  -------------------------------  --------------------  ---------------------  
DEBUG_6    spi0.spi_clk_76_LC_19_9_2/lcout  7874                  top|\spi0/spi_clk:R    
DEBUG_6    spi0.spi_clk_76_LC_19_9_2/lcout  8146                  top|\spi0/spi_clk:F    
DEBUG_8    spi0.spi_clk_76_LC_19_9_2/lcout  8555                  top|\spi0/spi_clk:F    
DEBUG_9    spi0.spi_clk_76_LC_19_9_2/lcout  8085                  top|\spi0/spi_clk:R    
SCK        spi0.spi_clk_76_LC_19_9_2/lcout  9158                  top|\spi0/spi_clk:R    
SCK        spi0.spi_clk_76_LC_19_9_2/lcout  9507                  top|\spi0/spi_clk:F    
SDAT       spi0.spi_clk_76_LC_19_9_2/lcout  9109                  top|\spi0/spi_clk:F    
SEN        spi0.spi_clk_76_LC_19_9_2/lcout  8821                  top|\spi0/spi_clk:R    


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
SOUT               DEBUG_5             8660                
ICE_SYSCLK         SLM_CLK             17826               

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for top|\spi0/spi_clk
***********************************************
Clock: top|\spi0/spi_clk
Frequency: 167.74 MHz | Target: 1.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i6_LC_15_8_0/in0
Capture Clock    : spi0.tx_shift_reg_i6_LC_15_8_0/clk
Setup Constraint : 500000p
Path slack       : 497019p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   2279
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1399/I                                   Odrv4                          0              2869  497019  RISE       1
I__1399/O                                   Odrv4                        351              3219  497019  RISE       1
I__1403/I                                   Span4Mux_h                     0              3219  497019  RISE       1
I__1403/O                                   Span4Mux_h                   302              3521  497019  RISE       1
I__1417/I                                   LocalMux                       0              3521  497019  RISE       1
I__1417/O                                   LocalMux                     330              3850  497019  RISE       1
I__1422/I                                   InMux                          0              3850  497019  RISE       1
I__1422/O                                   InMux                        259              4110  497019  RISE       1
spi0.tx_shift_reg_i6_LC_15_8_0/in0          LogicCell40_SEQ_MODE_1000      0              4110  497019  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i6_LC_15_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i7_LC_16_9_2/in3
Capture Clock    : spi0.t_FSM_i7_LC_16_9_2/clk
Setup Constraint : 1000000p
Path slack       : 994683p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000715

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1783/I                              LocalMux                       0              5442  994684  RISE       1
I__1783/O                              LocalMux                     330              5772  994684  RISE       1
I__1787/I                              InMux                          0              5772  994684  RISE       1
I__1787/O                              InMux                        259              6032  994684  RISE       1
spi0.t_FSM_i7_LC_16_9_2/in3            LogicCell40_SEQ_MODE_1010      0              6032  994684  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i7_LC_16_9_2/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1


5.2::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:F)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i6_LC_15_8_0/in0
Capture Clock    : spi0.tx_shift_reg_i6_LC_15_8_0/clk
Setup Constraint : 500000p
Path slack       : 497019p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   2279
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1399/I                                   Odrv4                          0              2869  497019  RISE       1
I__1399/O                                   Odrv4                        351              3219  497019  RISE       1
I__1403/I                                   Span4Mux_h                     0              3219  497019  RISE       1
I__1403/O                                   Span4Mux_h                   302              3521  497019  RISE       1
I__1417/I                                   LocalMux                       0              3521  497019  RISE       1
I__1417/O                                   LocalMux                     330              3850  497019  RISE       1
I__1422/I                                   InMux                          0              3850  497019  RISE       1
I__1422/O                                   InMux                        259              4110  497019  RISE       1
spi0.tx_shift_reg_i6_LC_15_8_0/in0          LogicCell40_SEQ_MODE_1000      0              4110  497019  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i6_LC_15_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1


5.3::Critical Path Report for (top|\spi0/spi_clk:F vs. top|\spi0/spi_clk:F)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i14_LC_15_8_3/lcout
Path End         : spi0.tx_shift_reg_i15_LC_15_9_0/in0
Capture Clock    : spi0.tx_shift_reg_i15_LC_15_9_0/clk
Setup Constraint : 1000000p
Path slack       : 998029p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000757

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i14_LC_15_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i14_LC_15_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998029  RISE       1
I__1292/I                              LocalMux                       0              2139  998029  RISE       1
I__1292/O                              LocalMux                     330              2469  998029  RISE       1
I__1293/I                              InMux                          0              2469  998029  RISE       1
I__1293/O                              InMux                        259              2728  998029  RISE       1
spi0.tx_shift_reg_i15_LC_15_9_0/in0    LogicCell40_SEQ_MODE_1000      0              2728  998029  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2471/I                            Odrv4                          0                 0  FALL       1
I__2471/O                            Odrv4                        372               372  FALL       1
I__2478/I                            Span4Mux_h                     0               372  FALL       1
I__2478/O                            Span4Mux_h                   316               687  FALL       1
I__2489/I                            LocalMux                       0               687  FALL       1
I__2489/O                            LocalMux                     309               996  FALL       1
I__2501/I                            ClkMux                         0               996  FALL       1
I__2501/O                            ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i15C/I          INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i15C/O          INV                            0              1227  RISE       1
spi0.tx_shift_reg_i15_LC_15_9_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: SOUT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SOUT
Clock Port        : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference   : top|\spi0/spi_clk:R
Setup Time        : 3830


Data Path Delay                4349
+ Setup Time                    470
- Capture Clock Path Delay     -989
---------------------------- ------
Setup to Clock                 3830

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
SOUT                               top                        0      0                  RISE  1       
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                     590    590                RISE  1       
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__2126/I                          Odrv12                     0      1207               RISE  1       
I__2126/O                          Odrv12                     491    1698               RISE  1       
I__2127/I                          Span12Mux_v                0      1698               RISE  1       
I__2127/O                          Span12Mux_v                491    2189               RISE  1       
I__2128/I                          Span12Mux_h                0      2189               RISE  1       
I__2128/O                          Span12Mux_h                491    2680               RISE  1       
I__2130/I                          Sp12to4                    0      2680               RISE  1       
I__2130/O                          Sp12to4                    428    3108               RISE  1       
I__2132/I                          Span4Mux_h                 0      3108               RISE  1       
I__2132/O                          Span4Mux_h                 302    3409               RISE  1       
I__2134/I                          Span4Mux_v                 0      3409               RISE  1       
I__2134/O                          Span4Mux_v                 351    3760               RISE  1       
I__2136/I                          LocalMux                   0      3760               RISE  1       
I__2136/O                          LocalMux                   330    4090               RISE  1       
I__2138/I                          InMux                      0      4090               RISE  1       
I__2138/O                          InMux                      259    4349               RISE  1       
spi0.rx__5_i1_LC_18_8_5/in0        LogicCell40_SEQ_MODE_1000  0      4349               RISE  1       

Capture Clock Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2472/I                        Odrv4                      0      0                  RISE  1       
I__2472/O                        Odrv4                      351    351                RISE  1       
I__2480/I                        LocalMux                   0      351                RISE  1       
I__2480/O                        LocalMux                   330    680                RISE  1       
I__2492/I                        ClkMux                     0      680                RISE  1       
I__2492/O                        ClkMux                     309    989                RISE  1       
spi0.rx__5_i1_LC_18_8_5/clk      LogicCell40_SEQ_MODE_1000  0      989                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: DEBUG_6   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_6
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 11457


Launch Clock Path Delay        1290
+ Clock To Q Delay              540
+ Data Path Delay              9626
---------------------------- ------
Clock To Out Delay            11457

Launch Clock Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2471/I                        Odrv4                      0      0                  RISE  1       
I__2471/O                        Odrv4                      351    351                RISE  1       
I__2478/I                        Span4Mux_h                 0      351                RISE  1       
I__2478/O                        Span4Mux_h                 302    652                RISE  1       
I__2488/I                        LocalMux                   0      652                RISE  1       
I__2488/O                        LocalMux                   330    982                RISE  1       
I__2500/I                        ClkMux                     0      982                RISE  1       
I__2500/O                        ClkMux                     309    1290               RISE  1       
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010  0      1290               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.state_reg_i1_LC_17_9_1/lcout                         LogicCell40_SEQ_MODE_1010  540    1831               RISE  31      
I__2377/I                                                 Odrv12                     0      1831               RISE  1       
I__2377/O                                                 Odrv12                     491    2321               RISE  1       
I__2404/I                                                 LocalMux                   0      2321               RISE  1       
I__2404/O                                                 LocalMux                   330    2651               RISE  1       
I__2414/I                                                 InMux                      0      2651               RISE  1       
I__2414/O                                                 InMux                      259    2911               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_19_9_7/in3    LogicCell40_SEQ_MODE_0000  0      2911               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_19_9_7/lcout  LogicCell40_SEQ_MODE_0000  316    3226               RISE  2       
I__2601/I                                                 Odrv12                     0      3226               RISE  1       
I__2601/O                                                 Odrv12                     491    3717               RISE  1       
I__2603/I                                                 LocalMux                   0      3717               RISE  1       
I__2603/O                                                 LocalMux                   330    4047               RISE  1       
I__2604/I                                                 InMux                      0      4047               RISE  1       
I__2604/O                                                 InMux                      259    4306               RISE  1       
spi0.i2_3_lut_LC_19_6_3/in3                               LogicCell40_SEQ_MODE_0000  0      4306               RISE  1       
spi0.i2_3_lut_LC_19_6_3/lcout                             LogicCell40_SEQ_MODE_0000  288    4594               FALL  2       
I__2229/I                                                 Odrv12                     0      4594               FALL  1       
I__2229/O                                                 Odrv12                     540    5134               FALL  1       
I__2230/I                                                 Span12Mux_s9_h             0      5134               FALL  1       
I__2230/O                                                 Span12Mux_s9_h             435    5569               FALL  1       
I__2232/I                                                 Sp12to4                    0      5569               FALL  1       
I__2232/O                                                 Sp12to4                    449    6018               FALL  1       
I__2234/I                                                 IoSpan4Mux                 0      6018               FALL  1       
I__2234/O                                                 IoSpan4Mux                 323    6340               FALL  1       
I__2236/I                                                 LocalMux                   0      6340               FALL  1       
I__2236/O                                                 LocalMux                   309    6649               FALL  1       
I__2238/I                                                 IoInMux                    0      6649               FALL  1       
I__2238/O                                                 IoInMux                    217    6866               FALL  1       
DEBUG_6_pad_preio/DOUT0                                   PRE_IO_PIN_TYPE_011001     0      6866               FALL  1       
DEBUG_6_pad_preio/PADOUT                                  PRE_IO_PIN_TYPE_011001     2237   9103               FALL  1       
DEBUG_6_pad_iopad/DIN                                     IO_PAD                     0      9103               FALL  1       
DEBUG_6_pad_iopad/PACKAGEPIN:out                          IO_PAD                     2353   11457              FALL  1       
DEBUG_6                                                   top                        0      11457              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_6
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 8146


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8146
---------------------------- ------
Clock To Out Delay             8146

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout   LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2472/I                         Odrv4                      0      0                  FALL  1       
I__2472/O                         Odrv4                      372    372                FALL  1       
I__2481/I                         LocalMux                   0      372                FALL  1       
I__2481/O                         LocalMux                   309    680                FALL  1       
I__2493/I                         InMux                      0      680                FALL  1       
I__2493/O                         InMux                      217    898                FALL  1       
spi0.i2_3_lut_LC_19_6_3/in0       LogicCell40_SEQ_MODE_0000  0      898                FALL  1       
spi0.i2_3_lut_LC_19_6_3/lcout     LogicCell40_SEQ_MODE_0000  386    1283               FALL  2       
I__2229/I                         Odrv12                     0      1283               FALL  1       
I__2229/O                         Odrv12                     540    1823               FALL  1       
I__2230/I                         Span12Mux_s9_h             0      1823               FALL  1       
I__2230/O                         Span12Mux_s9_h             435    2258               FALL  1       
I__2232/I                         Sp12to4                    0      2258               FALL  1       
I__2232/O                         Sp12to4                    449    2707               FALL  1       
I__2234/I                         IoSpan4Mux                 0      2707               FALL  1       
I__2234/O                         IoSpan4Mux                 323    3030               FALL  1       
I__2236/I                         LocalMux                   0      3030               FALL  1       
I__2236/O                         LocalMux                   309    3338               FALL  1       
I__2238/I                         IoInMux                    0      3338               FALL  1       
I__2238/O                         IoInMux                    217    3556               FALL  1       
DEBUG_6_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3556               FALL  1       
DEBUG_6_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5793               FALL  1       
DEBUG_6_pad_iopad/DIN             IO_PAD                     0      5793               FALL  1       
DEBUG_6_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   8146               FALL  1       
DEBUG_6                           top                        0      8146               FALL  1       

6.2.2::Path details for port: DEBUG_8   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_8
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 8925


Launch Clock Path Delay        1227
+ Clock To Q Delay              540
+ Data Path Delay              7158
---------------------------- ------
Clock To Out Delay             8925

Launch Clock Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2471/I                            Odrv4                      0      0                  FALL  1       
I__2471/O                            Odrv4                      372    372                FALL  1       
I__2478/I                            Span4Mux_h                 0      372                FALL  1       
I__2478/O                            Span4Mux_h                 316    687                FALL  1       
I__2489/I                            LocalMux                   0      687                FALL  1       
I__2489/O                            LocalMux                   309    996                FALL  1       
I__2501/I                            ClkMux                     0      996                FALL  1       
I__2501/O                            ClkMux                     231    1227               FALL  1       
INVspi0.tx_shift_reg_i15C/I          INV                        0      1227               FALL  1       
INVspi0.tx_shift_reg_i15C/O          INV                        0      1227               RISE  1       
spi0.tx_shift_reg_i15_LC_15_9_0/clk  LogicCell40_SEQ_MODE_1000  0      1227               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.tx_shift_reg_i15_LC_15_9_0/lcout  LogicCell40_SEQ_MODE_1000  540    1767               FALL  2       
I__1273/I                              Odrv12                     0      1767               FALL  1       
I__1273/O                              Odrv12                     540    2307               FALL  1       
I__1274/I                              Span12Mux_v                0      2307               FALL  1       
I__1274/O                              Span12Mux_v                540    2847               FALL  1       
I__1276/I                              Sp12to4                    0      2847               FALL  1       
I__1276/O                              Sp12to4                    449    3296               FALL  1       
I__1278/I                              Span4Mux_s0_v              0      3296               FALL  1       
I__1278/O                              Span4Mux_s0_v              189    3486               FALL  1       
I__1280/I                              IoSpan4Mux                 0      3486               FALL  1       
I__1280/O                              IoSpan4Mux                 323    3808               FALL  1       
I__1282/I                              LocalMux                   0      3808               FALL  1       
I__1282/O                              LocalMux                   309    4117               FALL  1       
I__1284/I                              IoInMux                    0      4117               FALL  1       
I__1284/O                              IoInMux                    217    4334               FALL  1       
DEBUG_8_pad_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      4334               FALL  1       
DEBUG_8_pad_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2237   6572               FALL  1       
DEBUG_8_pad_iopad/DIN                  IO_PAD                     0      6572               FALL  1       
DEBUG_8_pad_iopad/PACKAGEPIN:out       IO_PAD                     2353   8925               FALL  1       
DEBUG_8                                top                        0      8925               FALL  1       

6.2.3::Path details for port: DEBUG_9   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_9
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 8413


Launch Clock Path Delay         989
+ Clock To Q Delay              540
+ Data Path Delay              6884
---------------------------- ------
Clock To Out Delay             8413

Launch Clock Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2472/I                        Odrv4                      0      0                  RISE  1       
I__2472/O                        Odrv4                      351    351                RISE  1       
I__2482/I                        LocalMux                   0      351                RISE  1       
I__2482/O                        LocalMux                   330    680                RISE  1       
I__2494/I                        ClkMux                     0      680                RISE  1       
I__2494/O                        ClkMux                     309    989                RISE  1       
spi0.CS_81_LC_18_6_0/clk         LogicCell40_SEQ_MODE_1011  0      989                RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.CS_81_LC_18_6_0/lcout        LogicCell40_SEQ_MODE_1011  540    1529               FALL  3       
I__2244/I                         Odrv4                      0      1529               FALL  1       
I__2244/O                         Odrv4                      372    1901               FALL  1       
I__2247/I                         Span4Mux_h                 0      1901               FALL  1       
I__2247/O                         Span4Mux_h                 316    2216               FALL  1       
I__2249/I                         Span4Mux_v                 0      2216               FALL  1       
I__2249/O                         Span4Mux_v                 372    2588               FALL  1       
I__2251/I                         Span4Mux_v                 0      2588               FALL  1       
I__2251/O                         Span4Mux_v                 372    2960               FALL  1       
I__2253/I                         Span4Mux_s3_v              0      2960               FALL  1       
I__2253/O                         Span4Mux_s3_v              337    3296               FALL  1       
I__2255/I                         LocalMux                   0      3296               FALL  1       
I__2255/O                         LocalMux                   309    3605               FALL  1       
I__2257/I                         IoInMux                    0      3605               FALL  1       
I__2257/O                         IoInMux                    217    3822               FALL  1       
DEBUG_9_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3822               FALL  1       
DEBUG_9_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6060               FALL  1       
DEBUG_9_pad_iopad/DIN             IO_PAD                     0      6060               FALL  1       
DEBUG_9_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   8413               FALL  1       
DEBUG_9                           top                        0      8413               FALL  1       

6.2.4::Path details for port: SCK       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 12817


Launch Clock Path Delay        1290
+ Clock To Q Delay              540
+ Data Path Delay             10986
---------------------------- ------
Clock To Out Delay            12817

Launch Clock Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2471/I                        Odrv4                      0      0                  RISE  1       
I__2471/O                        Odrv4                      351    351                RISE  1       
I__2478/I                        Span4Mux_h                 0      351                RISE  1       
I__2478/O                        Span4Mux_h                 302    652                RISE  1       
I__2488/I                        LocalMux                   0      652                RISE  1       
I__2488/O                        LocalMux                   330    982                RISE  1       
I__2500/I                        ClkMux                     0      982                RISE  1       
I__2500/O                        ClkMux                     309    1290               RISE  1       
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010  0      1290               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.state_reg_i1_LC_17_9_1/lcout                         LogicCell40_SEQ_MODE_1010  540    1831               RISE  31      
I__2377/I                                                 Odrv12                     0      1831               RISE  1       
I__2377/O                                                 Odrv12                     491    2321               RISE  1       
I__2404/I                                                 LocalMux                   0      2321               RISE  1       
I__2404/O                                                 LocalMux                   330    2651               RISE  1       
I__2414/I                                                 InMux                      0      2651               RISE  1       
I__2414/O                                                 InMux                      259    2911               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_19_9_7/in3    LogicCell40_SEQ_MODE_0000  0      2911               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_LC_19_9_7/lcout  LogicCell40_SEQ_MODE_0000  316    3226               RISE  2       
I__2601/I                                                 Odrv12                     0      3226               RISE  1       
I__2601/O                                                 Odrv12                     491    3717               RISE  1       
I__2603/I                                                 LocalMux                   0      3717               RISE  1       
I__2603/O                                                 LocalMux                   330    4047               RISE  1       
I__2604/I                                                 InMux                      0      4047               RISE  1       
I__2604/O                                                 InMux                      259    4306               RISE  1       
spi0.i2_3_lut_LC_19_6_3/in3                               LogicCell40_SEQ_MODE_0000  0      4306               RISE  1       
spi0.i2_3_lut_LC_19_6_3/lcout                             LogicCell40_SEQ_MODE_0000  288    4594               FALL  2       
I__2229/I                                                 Odrv12                     0      4594               FALL  1       
I__2229/O                                                 Odrv12                     540    5134               FALL  1       
I__2231/I                                                 Span12Mux_h                0      5134               FALL  1       
I__2231/O                                                 Span12Mux_h                540    5674               FALL  1       
I__2233/I                                                 Span12Mux_v                0      5674               FALL  1       
I__2233/O                                                 Span12Mux_v                540    6214               FALL  1       
I__2235/I                                                 Span12Mux_s10_h            0      6214               FALL  1       
I__2235/O                                                 Span12Mux_s10_h            470    6684               FALL  1       
I__2237/I                                                 Sp12to4                    0      6684               FALL  1       
I__2237/O                                                 Sp12to4                    449    7133               FALL  1       
I__2239/I                                                 Span4Mux_v                 0      7133               FALL  1       
I__2239/O                                                 Span4Mux_v                 372    7504               FALL  1       
I__2240/I                                                 Span4Mux_s1_v              0      7504               FALL  1       
I__2240/O                                                 Span4Mux_s1_v              196    7701               FALL  1       
I__2241/I                                                 LocalMux                   0      7701               FALL  1       
I__2241/O                                                 LocalMux                   309    8009               FALL  1       
I__2242/I                                                 IoInMux                    0      8009               FALL  1       
I__2242/O                                                 IoInMux                    217    8227               FALL  1       
SCK_pad_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      8227               FALL  1       
SCK_pad_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     2237   10464              FALL  1       
SCK_pad_iopad/DIN                                         IO_PAD                     0      10464              FALL  1       
SCK_pad_iopad/PACKAGEPIN:out                              IO_PAD                     2353   12817              FALL  1       
SCK                                                       top                        0      12817              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 9507


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              9507
---------------------------- ------
Clock To Out Delay             9507

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2472/I                        Odrv4                      0      0                  FALL  1       
I__2472/O                        Odrv4                      372    372                FALL  1       
I__2481/I                        LocalMux                   0      372                FALL  1       
I__2481/O                        LocalMux                   309    680                FALL  1       
I__2493/I                        InMux                      0      680                FALL  1       
I__2493/O                        InMux                      217    898                FALL  1       
spi0.i2_3_lut_LC_19_6_3/in0      LogicCell40_SEQ_MODE_0000  0      898                FALL  1       
spi0.i2_3_lut_LC_19_6_3/lcout    LogicCell40_SEQ_MODE_0000  386    1283               FALL  2       
I__2229/I                        Odrv12                     0      1283               FALL  1       
I__2229/O                        Odrv12                     540    1823               FALL  1       
I__2231/I                        Span12Mux_h                0      1823               FALL  1       
I__2231/O                        Span12Mux_h                540    2364               FALL  1       
I__2233/I                        Span12Mux_v                0      2364               FALL  1       
I__2233/O                        Span12Mux_v                540    2904               FALL  1       
I__2235/I                        Span12Mux_s10_h            0      2904               FALL  1       
I__2235/O                        Span12Mux_s10_h            470    3373               FALL  1       
I__2237/I                        Sp12to4                    0      3373               FALL  1       
I__2237/O                        Sp12to4                    449    3822               FALL  1       
I__2239/I                        Span4Mux_v                 0      3822               FALL  1       
I__2239/O                        Span4Mux_v                 372    4194               FALL  1       
I__2240/I                        Span4Mux_s1_v              0      4194               FALL  1       
I__2240/O                        Span4Mux_s1_v              196    4390               FALL  1       
I__2241/I                        LocalMux                   0      4390               FALL  1       
I__2241/O                        LocalMux                   309    4699               FALL  1       
I__2242/I                        IoInMux                    0      4699               FALL  1       
I__2242/O                        IoInMux                    217    4916               FALL  1       
SCK_pad_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      4916               FALL  1       
SCK_pad_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2237   7154               FALL  1       
SCK_pad_iopad/DIN                IO_PAD                     0      7154               FALL  1       
SCK_pad_iopad/PACKAGEPIN:out     IO_PAD                     2353   9507               FALL  1       
SCK                              top                        0      9507               FALL  1       

6.2.5::Path details for port: SDAT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDAT
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 9521


Launch Clock Path Delay        1227
+ Clock To Q Delay              540
+ Data Path Delay              7754
---------------------------- ------
Clock To Out Delay             9521

Launch Clock Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2471/I                            Odrv4                      0      0                  FALL  1       
I__2471/O                            Odrv4                      372    372                FALL  1       
I__2478/I                            Span4Mux_h                 0      372                FALL  1       
I__2478/O                            Span4Mux_h                 316    687                FALL  1       
I__2489/I                            LocalMux                   0      687                FALL  1       
I__2489/O                            LocalMux                   309    996                FALL  1       
I__2501/I                            ClkMux                     0      996                FALL  1       
I__2501/O                            ClkMux                     231    1227               FALL  1       
INVspi0.tx_shift_reg_i15C/I          INV                        0      1227               FALL  1       
INVspi0.tx_shift_reg_i15C/O          INV                        0      1227               RISE  1       
spi0.tx_shift_reg_i15_LC_15_9_0/clk  LogicCell40_SEQ_MODE_1000  0      1227               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.tx_shift_reg_i15_LC_15_9_0/lcout  LogicCell40_SEQ_MODE_1000  540    1767               FALL  2       
I__1273/I                              Odrv12                     0      1767               FALL  1       
I__1273/O                              Odrv12                     540    2307               FALL  1       
I__1275/I                              Span12Mux_v                0      2307               FALL  1       
I__1275/O                              Span12Mux_v                540    2847               FALL  1       
I__1277/I                              Span12Mux_h                0      2847               FALL  1       
I__1277/O                              Span12Mux_h                540    3387               FALL  1       
I__1279/I                              Sp12to4                    0      3387               FALL  1       
I__1279/O                              Sp12to4                    449    3836               FALL  1       
I__1281/I                              Span4Mux_v                 0      3836               FALL  1       
I__1281/O                              Span4Mux_v                 372    4208               FALL  1       
I__1283/I                              Span4Mux_s1_v              0      4208               FALL  1       
I__1283/O                              Span4Mux_s1_v              196    4404               FALL  1       
I__1285/I                              LocalMux                   0      4404               FALL  1       
I__1285/O                              LocalMux                   309    4713               FALL  1       
I__1286/I                              IoInMux                    0      4713               FALL  1       
I__1286/O                              IoInMux                    217    4930               FALL  1       
SDAT_pad_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      4930               FALL  1       
SDAT_pad_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   7168               FALL  1       
SDAT_pad_iopad/DIN                     IO_PAD                     0      7168               FALL  1       
SDAT_pad_iopad/PACKAGEPIN:out          IO_PAD                     2353   9521               FALL  1       
SDAT                                   top                        0      9521               FALL  1       

6.2.6::Path details for port: SEN       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEN
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 9219


Launch Clock Path Delay         989
+ Clock To Q Delay              540
+ Data Path Delay              7690
---------------------------- ------
Clock To Out Delay             9219

Launch Clock Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2472/I                        Odrv4                      0      0                  RISE  1       
I__2472/O                        Odrv4                      351    351                RISE  1       
I__2482/I                        LocalMux                   0      351                RISE  1       
I__2482/O                        LocalMux                   330    680                RISE  1       
I__2494/I                        ClkMux                     0      680                RISE  1       
I__2494/O                        ClkMux                     309    989                RISE  1       
spi0.CS_81_LC_18_6_0/clk         LogicCell40_SEQ_MODE_1011  0      989                RISE  1       

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.CS_81_LC_18_6_0/lcout    LogicCell40_SEQ_MODE_1011  540    1529               FALL  3       
I__2245/I                     Odrv12                     0      1529               FALL  1       
I__2245/O                     Odrv12                     540    2069               FALL  1       
I__2248/I                     Span12Mux_v                0      2069               FALL  1       
I__2248/O                     Span12Mux_v                540    2609               FALL  1       
I__2250/I                     Span12Mux_h                0      2609               FALL  1       
I__2250/O                     Span12Mux_h                540    3149               FALL  1       
I__2252/I                     Sp12to4                    0      3149               FALL  1       
I__2252/O                     Sp12to4                    449    3598               FALL  1       
I__2254/I                     Span4Mux_h                 0      3598               FALL  1       
I__2254/O                     Span4Mux_h                 316    3914               FALL  1       
I__2256/I                     Span4Mux_s0_v              0      3914               FALL  1       
I__2256/O                     Span4Mux_s0_v              189    4103               FALL  1       
I__2258/I                     LocalMux                   0      4103               FALL  1       
I__2258/O                     LocalMux                   309    4411               FALL  1       
I__2259/I                     IoInMux                    0      4411               FALL  1       
I__2259/O                     IoInMux                    217    4629               FALL  1       
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4629               FALL  1       
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6866               FALL  1       
SEN_pad_iopad/DIN             IO_PAD                     0      6866               FALL  1       
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   9219               FALL  1       
SEN                           top                        0      9219               FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: DEBUG_5   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DEBUG_5
Input Port       : SOUT
Pad to Pad Delay : 9038

Pad to Pad Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SOUT                               top                     0      0                  RISE  1       
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                  590    590                RISE  1       
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    1053               FALL  1       
I__2126/I                          Odrv12                  0      1053               FALL  1       
I__2126/O                          Odrv12                  540    1593               FALL  1       
I__2127/I                          Span12Mux_v             0      1593               FALL  1       
I__2127/O                          Span12Mux_v             540    2133               FALL  1       
I__2129/I                          Span12Mux_v             0      2133               FALL  1       
I__2129/O                          Span12Mux_v             540    2673               FALL  1       
I__2131/I                          Span12Mux_h             0      2673               FALL  1       
I__2131/O                          Span12Mux_h             540    3213               FALL  1       
I__2133/I                          Span12Mux_h             0      3213               FALL  1       
I__2133/O                          Span12Mux_h             540    3753               FALL  1       
I__2135/I                          Span12Mux_s2_h          0      3753               FALL  1       
I__2135/O                          Span12Mux_s2_h          168    3921               FALL  1       
I__2137/I                          LocalMux                0      3921               FALL  1       
I__2137/O                          LocalMux                309    4230               FALL  1       
I__2139/I                          IoInMux                 0      4230               FALL  1       
I__2139/O                          IoInMux                 217    4447               FALL  1       
DEBUG_5_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      4447               FALL  1       
DEBUG_5_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2237   6685               FALL  1       
DEBUG_5_pad_iopad/DIN              IO_PAD                  0      6685               FALL  1       
DEBUG_5_pad_iopad/PACKAGEPIN:out   IO_PAD                  2353   9038               FALL  1       
DEBUG_5                            top                     0      9038               FALL  1       

6.3.2::Path details for port: SLM_CLK   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : SLM_CLK
Input Port       : ICE_SYSCLK
Pad to Pad Delay : 18955

Pad to Pad Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
ICE_SYSCLK                                          top                                 0      0                  RISE  1       
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                  IO_PAD                              0      0                  RISE  1       
ICE_SYSCLK_pad_iopad/DOUT                           IO_PAD                              590    590                RISE  1       
ICE_SYSCLK_pad_preio/PADIN                          PRE_IO_PIN_TYPE_000001              0      590                RISE  1       
ICE_SYSCLK_pad_preio/DIN0                           PRE_IO_PIN_TYPE_000001              617    1207               RISE  1       
I__444/I                                            Odrv12                              0      1207               RISE  1       
I__444/O                                            Odrv12                              491    1698               RISE  1       
I__445/I                                            Span12Mux_v                         0      1698               RISE  1       
I__445/O                                            Span12Mux_v                         491    2189               RISE  1       
I__446/I                                            Span12Mux_h                         0      2189               RISE  1       
I__446/O                                            Span12Mux_h                         491    2680               RISE  1       
I__447/I                                            Sp12to4                             0      2680               RISE  1       
I__447/O                                            Sp12to4                             428    3108               RISE  1       
I__448/I                                            Span4Mux_s3_v                       0      3108               RISE  1       
I__448/O                                            Span4Mux_s3_v                       316    3423               RISE  1       
I__449/I                                            LocalMux                            0      3423               RISE  1       
I__449/O                                            LocalMux                            330    3753               RISE  1       
I__450/I                                            IoInMux                             0      3753               RISE  1       
I__450/O                                            IoInMux                             259    4013               RISE  1       
clock_inst.pll_config/REFERENCECLK                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4013               RISE  1       
clock_inst.pll_config/PLLOUTGLOBAL                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   7028               RISE  1       
I__465/I                                            GlobalMux                           0      7028               RISE  1       
I__465/O                                            GlobalMux                           154    7183               RISE  1       
I__466/I                                            Glb2LocalMux                        0      7183               RISE  1       
I__466/O                                            Glb2LocalMux                        449    7632               RISE  1       
I__467/I                                            LocalMux                            0      7632               RISE  1       
I__467/O                                            LocalMux                            330    7961               RISE  1       
I__468/I                                            InMux                               0      7961               RISE  1       
I__468/O                                            InMux                               259    8221               RISE  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_5_5_3/in3    LogicCell40_SEQ_MODE_0000           0      8221               RISE  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_0000           316    8536               RISE  1       
I__458/I                                            Odrv4                               0      8536               RISE  1       
I__458/O                                            Odrv4                               351    8887               RISE  1       
I__459/I                                            Span4Mux_v                          0      8887               RISE  1       
I__459/O                                            Span4Mux_v                          351    9238               RISE  1       
I__460/I                                            Span4Mux_h                          0      9238               RISE  1       
I__460/O                                            Span4Mux_h                          302    9539               RISE  1       
I__461/I                                            Span4Mux_s3_h                       0      9539               RISE  1       
I__461/O                                            Span4Mux_s3_h                       231    9771               RISE  1       
I__462/I                                            IoSpan4Mux                          0      9771               RISE  1       
I__462/O                                            IoSpan4Mux                          288    10058              RISE  1       
I__463/I                                            LocalMux                            0      10058              RISE  1       
I__463/O                                            LocalMux                            330    10388              RISE  1       
I__464/I                                            IoInMux                             0      10388              RISE  1       
I__464/O                                            IoInMux                             259    10647              RISE  1       
clk_gb/USERSIGNALTOGLOBALBUFFER                     ICE_GB                              0      10647              RISE  1       
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                              617    11264              RISE  175     
I__2780/I                                           gio2CtrlBuf                         0      11264              RISE  1       
I__2780/O                                           gio2CtrlBuf                         0      11264              RISE  1       
I__2781/I                                           GlobalMux                           0      11264              RISE  1       
I__2781/O                                           GlobalMux                           154    11419              RISE  1       
I__2832/I                                           Glb2LocalMux                        0      11419              RISE  1       
I__2832/O                                           Glb2LocalMux                        449    11868              RISE  1       
I__2841/I                                           LocalMux                            0      11868              RISE  1       
I__2841/O                                           LocalMux                            330    12197              RISE  1       
I__2842/I                                           InMux                               0      12197              RISE  1       
I__2842/O                                           InMux                               259    12457              RISE  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_4/in0      LogicCell40_SEQ_MODE_0000           0      12457              RISE  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_4/lcout    LogicCell40_SEQ_MODE_0000           449    12906              RISE  1       
I__2775/I                                           Odrv4                               0      12906              RISE  1       
I__2775/O                                           Odrv4                               351    13256              RISE  1       
I__2776/I                                           Span4Mux_s3_h                       0      13256              RISE  1       
I__2776/O                                           Span4Mux_s3_h                       231    13488              RISE  1       
I__2777/I                                           IoSpan4Mux                          0      13488              RISE  1       
I__2777/O                                           IoSpan4Mux                          288    13775              RISE  1       
I__2778/I                                           LocalMux                            0      13775              RISE  1       
I__2778/O                                           LocalMux                            330    14105              RISE  1       
I__2779/I                                           IoInMux                             0      14105              RISE  1       
I__2779/O                                           IoInMux                             259    14364              RISE  1       
SLM_CLK_pad_preio/DOUT0                             PRE_IO_PIN_TYPE_011001              0      14364              RISE  1       
SLM_CLK_pad_preio/PADOUT                            PRE_IO_PIN_TYPE_011001              2237   16602              FALL  1       
SLM_CLK_pad_iopad/DIN                               IO_PAD                              0      16602              FALL  1       
SLM_CLK_pad_iopad/PACKAGEPIN:out                    IO_PAD                              2353   18955              FALL  1       
SLM_CLK                                             top                                 0      18955              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: SOUT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SOUT
Clock Port        : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference   : top|\spi0/spi_clk:R
Hold Time         : -3296


Capture Clock Path Delay        989
+ Hold  Time                      0
- Data Path Delay             -4285
---------------------------- ------
Hold Time                     -3296

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
SOUT                               top                        0      0                  FALL  1       
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                     540    540                FALL  1       
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__2126/I                          Odrv12                     0      1003               FALL  1       
I__2126/O                          Odrv12                     540    1543               FALL  1       
I__2127/I                          Span12Mux_v                0      1543               FALL  1       
I__2127/O                          Span12Mux_v                540    2083               FALL  1       
I__2128/I                          Span12Mux_h                0      2083               FALL  1       
I__2128/O                          Span12Mux_h                540    2623               FALL  1       
I__2130/I                          Sp12to4                    0      2623               FALL  1       
I__2130/O                          Sp12to4                    449    3072               FALL  1       
I__2132/I                          Span4Mux_h                 0      3072               FALL  1       
I__2132/O                          Span4Mux_h                 316    3387               FALL  1       
I__2134/I                          Span4Mux_v                 0      3387               FALL  1       
I__2134/O                          Span4Mux_v                 372    3759               FALL  1       
I__2136/I                          LocalMux                   0      3759               FALL  1       
I__2136/O                          LocalMux                   309    4068               FALL  1       
I__2138/I                          InMux                      0      4068               FALL  1       
I__2138/O                          InMux                      217    4285               FALL  1       
spi0.rx__5_i1_LC_18_8_5/in0        LogicCell40_SEQ_MODE_1000  0      4285               FALL  1       

Capture Clock Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2472/I                        Odrv4                      0      0                  RISE  1       
I__2472/O                        Odrv4                      351    351                RISE  1       
I__2480/I                        LocalMux                   0      351                RISE  1       
I__2480/O                        LocalMux                   330    680                RISE  1       
I__2492/I                        ClkMux                     0      680                RISE  1       
I__2492/O                        ClkMux                     309    989                RISE  1       
spi0.rx__5_i1_LC_18_8_5/clk      LogicCell40_SEQ_MODE_1000  0      989                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: DEBUG_6   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_6
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 7874


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              7874
---------------------------- ------
Clock To Out Delay             7874

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout   LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2472/I                         Odrv4                      0      0                  RISE  1       
I__2472/O                         Odrv4                      351    351                RISE  1       
I__2481/I                         LocalMux                   0      351                RISE  1       
I__2481/O                         LocalMux                   330    680                RISE  1       
I__2493/I                         InMux                      0      680                RISE  1       
I__2493/O                         InMux                      259    940                RISE  1       
spi0.i2_3_lut_LC_19_6_3/in0       LogicCell40_SEQ_MODE_0000  0      940                RISE  1       
spi0.i2_3_lut_LC_19_6_3/lcout     LogicCell40_SEQ_MODE_0000  449    1389               RISE  2       
I__2229/I                         Odrv12                     0      1389               RISE  1       
I__2229/O                         Odrv12                     491    1880               RISE  1       
I__2230/I                         Span12Mux_s9_h             0      1880               RISE  1       
I__2230/O                         Span12Mux_s9_h             393    2272               RISE  1       
I__2232/I                         Sp12to4                    0      2272               RISE  1       
I__2232/O                         Sp12to4                    428    2700               RISE  1       
I__2234/I                         IoSpan4Mux                 0      2700               RISE  1       
I__2234/O                         IoSpan4Mux                 288    2988               RISE  1       
I__2236/I                         LocalMux                   0      2988               RISE  1       
I__2236/O                         LocalMux                   330    3317               RISE  1       
I__2238/I                         IoInMux                    0      3317               RISE  1       
I__2238/O                         IoInMux                    259    3577               RISE  1       
DEBUG_6_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3577               RISE  1       
DEBUG_6_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5583               RISE  1       
DEBUG_6_pad_iopad/DIN             IO_PAD                     0      5583               RISE  1       
DEBUG_6_pad_iopad/PACKAGEPIN:out  IO_PAD                     2292   7874               RISE  1       
DEBUG_6                           top                        0      7874               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_6
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 8146


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8146
---------------------------- ------
Clock To Out Delay             8146

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout   LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2472/I                         Odrv4                      0      0                  FALL  1       
I__2472/O                         Odrv4                      372    372                FALL  1       
I__2481/I                         LocalMux                   0      372                FALL  1       
I__2481/O                         LocalMux                   309    680                FALL  1       
I__2493/I                         InMux                      0      680                FALL  1       
I__2493/O                         InMux                      217    898                FALL  1       
spi0.i2_3_lut_LC_19_6_3/in0       LogicCell40_SEQ_MODE_0000  0      898                FALL  1       
spi0.i2_3_lut_LC_19_6_3/lcout     LogicCell40_SEQ_MODE_0000  386    1283               FALL  2       
I__2229/I                         Odrv12                     0      1283               FALL  1       
I__2229/O                         Odrv12                     540    1823               FALL  1       
I__2230/I                         Span12Mux_s9_h             0      1823               FALL  1       
I__2230/O                         Span12Mux_s9_h             435    2258               FALL  1       
I__2232/I                         Sp12to4                    0      2258               FALL  1       
I__2232/O                         Sp12to4                    449    2707               FALL  1       
I__2234/I                         IoSpan4Mux                 0      2707               FALL  1       
I__2234/O                         IoSpan4Mux                 323    3030               FALL  1       
I__2236/I                         LocalMux                   0      3030               FALL  1       
I__2236/O                         LocalMux                   309    3338               FALL  1       
I__2238/I                         IoInMux                    0      3338               FALL  1       
I__2238/O                         IoInMux                    217    3556               FALL  1       
DEBUG_6_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3556               FALL  1       
DEBUG_6_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5793               FALL  1       
DEBUG_6_pad_iopad/DIN             IO_PAD                     0      5793               FALL  1       
DEBUG_6_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   8146               FALL  1       
DEBUG_6                           top                        0      8146               FALL  1       

6.5.2::Path details for port: DEBUG_8   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_8
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 8555


Launch Clock Path Delay        1227
+ Clock To Q Delay              540
+ Data Path Delay              6788
---------------------------- ------
Clock To Out Delay             8555

Launch Clock Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2471/I                            Odrv4                      0      0                  FALL  1       
I__2471/O                            Odrv4                      372    372                FALL  1       
I__2478/I                            Span4Mux_h                 0      372                FALL  1       
I__2478/O                            Span4Mux_h                 316    687                FALL  1       
I__2489/I                            LocalMux                   0      687                FALL  1       
I__2489/O                            LocalMux                   309    996                FALL  1       
I__2501/I                            ClkMux                     0      996                FALL  1       
I__2501/O                            ClkMux                     231    1227               FALL  1       
INVspi0.tx_shift_reg_i15C/I          INV                        0      1227               FALL  1       
INVspi0.tx_shift_reg_i15C/O          INV                        0      1227               RISE  1       
spi0.tx_shift_reg_i15_LC_15_9_0/clk  LogicCell40_SEQ_MODE_1000  0      1227               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.tx_shift_reg_i15_LC_15_9_0/lcout  LogicCell40_SEQ_MODE_1000  540    1767               RISE  2       
I__1273/I                              Odrv12                     0      1767               RISE  1       
I__1273/O                              Odrv12                     491    2258               RISE  1       
I__1274/I                              Span12Mux_v                0      2258               RISE  1       
I__1274/O                              Span12Mux_v                491    2749               RISE  1       
I__1276/I                              Sp12to4                    0      2749               RISE  1       
I__1276/O                              Sp12to4                    428    3177               RISE  1       
I__1278/I                              Span4Mux_s0_v              0      3177               RISE  1       
I__1278/O                              Span4Mux_s0_v              203    3380               RISE  1       
I__1280/I                              IoSpan4Mux                 0      3380               RISE  1       
I__1280/O                              IoSpan4Mux                 288    3668               RISE  1       
I__1282/I                              LocalMux                   0      3668               RISE  1       
I__1282/O                              LocalMux                   330    3998               RISE  1       
I__1284/I                              IoInMux                    0      3998               RISE  1       
I__1284/O                              IoInMux                    259    4257               RISE  1       
DEBUG_8_pad_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      4257               RISE  1       
DEBUG_8_pad_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   6263               RISE  1       
DEBUG_8_pad_iopad/DIN                  IO_PAD                     0      6263               RISE  1       
DEBUG_8_pad_iopad/PACKAGEPIN:out       IO_PAD                     2292   8555               RISE  1       
DEBUG_8                                top                        0      8555               RISE  1       

6.5.3::Path details for port: DEBUG_9   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_9
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 8085


Launch Clock Path Delay         989
+ Clock To Q Delay              540
+ Data Path Delay              6556
---------------------------- ------
Clock To Out Delay             8085

Launch Clock Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2472/I                        Odrv4                      0      0                  RISE  1       
I__2472/O                        Odrv4                      351    351                RISE  1       
I__2482/I                        LocalMux                   0      351                RISE  1       
I__2482/O                        LocalMux                   330    680                RISE  1       
I__2494/I                        ClkMux                     0      680                RISE  1       
I__2494/O                        ClkMux                     309    989                RISE  1       
spi0.CS_81_LC_18_6_0/clk         LogicCell40_SEQ_MODE_1011  0      989                RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.CS_81_LC_18_6_0/lcout        LogicCell40_SEQ_MODE_1011  540    1529               RISE  3       
I__2244/I                         Odrv4                      0      1529               RISE  1       
I__2244/O                         Odrv4                      351    1880               RISE  1       
I__2247/I                         Span4Mux_h                 0      1880               RISE  1       
I__2247/O                         Span4Mux_h                 302    2181               RISE  1       
I__2249/I                         Span4Mux_v                 0      2181               RISE  1       
I__2249/O                         Span4Mux_v                 351    2532               RISE  1       
I__2251/I                         Span4Mux_v                 0      2532               RISE  1       
I__2251/O                         Span4Mux_v                 351    2883               RISE  1       
I__2253/I                         Span4Mux_s3_v              0      2883               RISE  1       
I__2253/O                         Span4Mux_s3_v              316    3198               RISE  1       
I__2255/I                         LocalMux                   0      3198               RISE  1       
I__2255/O                         LocalMux                   330    3528               RISE  1       
I__2257/I                         IoInMux                    0      3528               RISE  1       
I__2257/O                         IoInMux                    259    3787               RISE  1       
DEBUG_9_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3787               RISE  1       
DEBUG_9_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5793               RISE  1       
DEBUG_9_pad_iopad/DIN             IO_PAD                     0      5793               RISE  1       
DEBUG_9_pad_iopad/PACKAGEPIN:out  IO_PAD                     2292   8085               RISE  1       
DEBUG_9                           top                        0      8085               RISE  1       

6.5.4::Path details for port: SCK       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 9158


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              9158
---------------------------- ------
Clock To Out Delay             9158

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2472/I                        Odrv4                      0      0                  RISE  1       
I__2472/O                        Odrv4                      351    351                RISE  1       
I__2481/I                        LocalMux                   0      351                RISE  1       
I__2481/O                        LocalMux                   330    680                RISE  1       
I__2493/I                        InMux                      0      680                RISE  1       
I__2493/O                        InMux                      259    940                RISE  1       
spi0.i2_3_lut_LC_19_6_3/in0      LogicCell40_SEQ_MODE_0000  0      940                RISE  1       
spi0.i2_3_lut_LC_19_6_3/lcout    LogicCell40_SEQ_MODE_0000  449    1389               RISE  2       
I__2229/I                        Odrv12                     0      1389               RISE  1       
I__2229/O                        Odrv12                     491    1880               RISE  1       
I__2231/I                        Span12Mux_h                0      1880               RISE  1       
I__2231/O                        Span12Mux_h                491    2371               RISE  1       
I__2233/I                        Span12Mux_v                0      2371               RISE  1       
I__2233/O                        Span12Mux_v                491    2861               RISE  1       
I__2235/I                        Span12Mux_s10_h            0      2861               RISE  1       
I__2235/O                        Span12Mux_s10_h            428    3289               RISE  1       
I__2237/I                        Sp12to4                    0      3289               RISE  1       
I__2237/O                        Sp12to4                    428    3717               RISE  1       
I__2239/I                        Span4Mux_v                 0      3717               RISE  1       
I__2239/O                        Span4Mux_v                 351    4068               RISE  1       
I__2240/I                        Span4Mux_s1_v              0      4068               RISE  1       
I__2240/O                        Span4Mux_s1_v              203    4271               RISE  1       
I__2241/I                        LocalMux                   0      4271               RISE  1       
I__2241/O                        LocalMux                   330    4601               RISE  1       
I__2242/I                        IoInMux                    0      4601               RISE  1       
I__2242/O                        IoInMux                    259    4860               RISE  1       
SCK_pad_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      4860               RISE  1       
SCK_pad_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2006   6866               RISE  1       
SCK_pad_iopad/DIN                IO_PAD                     0      6866               RISE  1       
SCK_pad_iopad/PACKAGEPIN:out     IO_PAD                     2292   9158               RISE  1       
SCK                              top                        0      9158               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 9507


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              9507
---------------------------- ------
Clock To Out Delay             9507

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2472/I                        Odrv4                      0      0                  FALL  1       
I__2472/O                        Odrv4                      372    372                FALL  1       
I__2481/I                        LocalMux                   0      372                FALL  1       
I__2481/O                        LocalMux                   309    680                FALL  1       
I__2493/I                        InMux                      0      680                FALL  1       
I__2493/O                        InMux                      217    898                FALL  1       
spi0.i2_3_lut_LC_19_6_3/in0      LogicCell40_SEQ_MODE_0000  0      898                FALL  1       
spi0.i2_3_lut_LC_19_6_3/lcout    LogicCell40_SEQ_MODE_0000  386    1283               FALL  2       
I__2229/I                        Odrv12                     0      1283               FALL  1       
I__2229/O                        Odrv12                     540    1823               FALL  1       
I__2231/I                        Span12Mux_h                0      1823               FALL  1       
I__2231/O                        Span12Mux_h                540    2364               FALL  1       
I__2233/I                        Span12Mux_v                0      2364               FALL  1       
I__2233/O                        Span12Mux_v                540    2904               FALL  1       
I__2235/I                        Span12Mux_s10_h            0      2904               FALL  1       
I__2235/O                        Span12Mux_s10_h            470    3373               FALL  1       
I__2237/I                        Sp12to4                    0      3373               FALL  1       
I__2237/O                        Sp12to4                    449    3822               FALL  1       
I__2239/I                        Span4Mux_v                 0      3822               FALL  1       
I__2239/O                        Span4Mux_v                 372    4194               FALL  1       
I__2240/I                        Span4Mux_s1_v              0      4194               FALL  1       
I__2240/O                        Span4Mux_s1_v              196    4390               FALL  1       
I__2241/I                        LocalMux                   0      4390               FALL  1       
I__2241/O                        LocalMux                   309    4699               FALL  1       
I__2242/I                        IoInMux                    0      4699               FALL  1       
I__2242/O                        IoInMux                    217    4916               FALL  1       
SCK_pad_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      4916               FALL  1       
SCK_pad_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2237   7154               FALL  1       
SCK_pad_iopad/DIN                IO_PAD                     0      7154               FALL  1       
SCK_pad_iopad/PACKAGEPIN:out     IO_PAD                     2353   9507               FALL  1       
SCK                              top                        0      9507               FALL  1       

6.5.5::Path details for port: SDAT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDAT
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 9109


Launch Clock Path Delay        1227
+ Clock To Q Delay              540
+ Data Path Delay              7342
---------------------------- ------
Clock To Out Delay             9109

Launch Clock Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000  0      0                  FALL  45      
I__2471/I                            Odrv4                      0      0                  FALL  1       
I__2471/O                            Odrv4                      372    372                FALL  1       
I__2478/I                            Span4Mux_h                 0      372                FALL  1       
I__2478/O                            Span4Mux_h                 316    687                FALL  1       
I__2489/I                            LocalMux                   0      687                FALL  1       
I__2489/O                            LocalMux                   309    996                FALL  1       
I__2501/I                            ClkMux                     0      996                FALL  1       
I__2501/O                            ClkMux                     231    1227               FALL  1       
INVspi0.tx_shift_reg_i15C/I          INV                        0      1227               FALL  1       
INVspi0.tx_shift_reg_i15C/O          INV                        0      1227               RISE  1       
spi0.tx_shift_reg_i15_LC_15_9_0/clk  LogicCell40_SEQ_MODE_1000  0      1227               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.tx_shift_reg_i15_LC_15_9_0/lcout  LogicCell40_SEQ_MODE_1000  540    1767               RISE  2       
I__1273/I                              Odrv12                     0      1767               RISE  1       
I__1273/O                              Odrv12                     491    2258               RISE  1       
I__1275/I                              Span12Mux_v                0      2258               RISE  1       
I__1275/O                              Span12Mux_v                491    2749               RISE  1       
I__1277/I                              Span12Mux_h                0      2749               RISE  1       
I__1277/O                              Span12Mux_h                491    3240               RISE  1       
I__1279/I                              Sp12to4                    0      3240               RISE  1       
I__1279/O                              Sp12to4                    428    3668               RISE  1       
I__1281/I                              Span4Mux_v                 0      3668               RISE  1       
I__1281/O                              Span4Mux_v                 351    4019               RISE  1       
I__1283/I                              Span4Mux_s1_v              0      4019               RISE  1       
I__1283/O                              Span4Mux_s1_v              203    4222               RISE  1       
I__1285/I                              LocalMux                   0      4222               RISE  1       
I__1285/O                              LocalMux                   330    4552               RISE  1       
I__1286/I                              IoInMux                    0      4552               RISE  1       
I__1286/O                              IoInMux                    259    4811               RISE  1       
SDAT_pad_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      4811               RISE  1       
SDAT_pad_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2006   6817               RISE  1       
SDAT_pad_iopad/DIN                     IO_PAD                     0      6817               RISE  1       
SDAT_pad_iopad/PACKAGEPIN:out          IO_PAD                     2292   9109               RISE  1       
SDAT                                   top                        0      9109               RISE  1       

6.5.6::Path details for port: SEN       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEN
Clock Port         : spi0.spi_clk_76_LC_19_9_2/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 8821


Launch Clock Path Delay         989
+ Clock To Q Delay              540
+ Data Path Delay              7292
---------------------------- ------
Clock To Out Delay             8821

Launch Clock Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  45      
I__2472/I                        Odrv4                      0      0                  RISE  1       
I__2472/O                        Odrv4                      351    351                RISE  1       
I__2482/I                        LocalMux                   0      351                RISE  1       
I__2482/O                        LocalMux                   330    680                RISE  1       
I__2494/I                        ClkMux                     0      680                RISE  1       
I__2494/O                        ClkMux                     309    989                RISE  1       
spi0.CS_81_LC_18_6_0/clk         LogicCell40_SEQ_MODE_1011  0      989                RISE  1       

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.CS_81_LC_18_6_0/lcout    LogicCell40_SEQ_MODE_1011  540    1529               RISE  3       
I__2245/I                     Odrv12                     0      1529               RISE  1       
I__2245/O                     Odrv12                     491    2020               RISE  1       
I__2248/I                     Span12Mux_v                0      2020               RISE  1       
I__2248/O                     Span12Mux_v                491    2511               RISE  1       
I__2250/I                     Span12Mux_h                0      2511               RISE  1       
I__2250/O                     Span12Mux_h                491    3002               RISE  1       
I__2252/I                     Sp12to4                    0      3002               RISE  1       
I__2252/O                     Sp12to4                    428    3430               RISE  1       
I__2254/I                     Span4Mux_h                 0      3430               RISE  1       
I__2254/O                     Span4Mux_h                 302    3731               RISE  1       
I__2256/I                     Span4Mux_s0_v              0      3731               RISE  1       
I__2256/O                     Span4Mux_s0_v              203    3935               RISE  1       
I__2258/I                     LocalMux                   0      3935               RISE  1       
I__2258/O                     LocalMux                   330    4264               RISE  1       
I__2259/I                     IoInMux                    0      4264               RISE  1       
I__2259/O                     IoInMux                    259    4524               RISE  1       
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4524               RISE  1       
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6530               RISE  1       
SEN_pad_iopad/DIN             IO_PAD                     0      6530               RISE  1       
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                     2292   8821               RISE  1       
SEN                           top                        0      8821               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: DEBUG_5   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DEBUG_5
Input Port       : SOUT
Pad to Pad Delay : 8660

Pad to Pad Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SOUT                               top                     0      0                  FALL  1       
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                  540    540                FALL  1       
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1157               RISE  1       
I__2126/I                          Odrv12                  0      1157               RISE  1       
I__2126/O                          Odrv12                  491    1648               RISE  1       
I__2127/I                          Span12Mux_v             0      1648               RISE  1       
I__2127/O                          Span12Mux_v             491    2139               RISE  1       
I__2129/I                          Span12Mux_v             0      2139               RISE  1       
I__2129/O                          Span12Mux_v             491    2630               RISE  1       
I__2131/I                          Span12Mux_h             0      2630               RISE  1       
I__2131/O                          Span12Mux_h             491    3121               RISE  1       
I__2133/I                          Span12Mux_h             0      3121               RISE  1       
I__2133/O                          Span12Mux_h             491    3612               RISE  1       
I__2135/I                          Span12Mux_s2_h          0      3612               RISE  1       
I__2135/O                          Span12Mux_s2_h          161    3773               RISE  1       
I__2137/I                          LocalMux                0      3773               RISE  1       
I__2137/O                          LocalMux                330    4103               RISE  1       
I__2139/I                          IoInMux                 0      4103               RISE  1       
I__2139/O                          IoInMux                 259    4362               RISE  1       
DEBUG_5_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      4362               RISE  1       
DEBUG_5_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2006   6368               RISE  1       
DEBUG_5_pad_iopad/DIN              IO_PAD                  0      6368               RISE  1       
DEBUG_5_pad_iopad/PACKAGEPIN:out   IO_PAD                  2292   8660               RISE  1       
DEBUG_5                            top                     0      8660               RISE  1       

6.6.2::Path details for port: SLM_CLK   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : SLM_CLK
Input Port       : ICE_SYSCLK
Pad to Pad Delay : 17826

Pad to Pad Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
ICE_SYSCLK                                          top                                 0      0                  FALL  1       
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                  IO_PAD                              0      0                  FALL  1       
ICE_SYSCLK_pad_iopad/DOUT                           IO_PAD                              540    540                FALL  1       
ICE_SYSCLK_pad_preio/PADIN                          PRE_IO_PIN_TYPE_000001              0      540                FALL  1       
ICE_SYSCLK_pad_preio/DIN0                           PRE_IO_PIN_TYPE_000001              463    1003               FALL  1       
I__444/I                                            Odrv12                              0      1003               FALL  1       
I__444/O                                            Odrv12                              540    1543               FALL  1       
I__445/I                                            Span12Mux_v                         0      1543               FALL  1       
I__445/O                                            Span12Mux_v                         540    2083               FALL  1       
I__446/I                                            Span12Mux_h                         0      2083               FALL  1       
I__446/O                                            Span12Mux_h                         540    2623               FALL  1       
I__447/I                                            Sp12to4                             0      2623               FALL  1       
I__447/O                                            Sp12to4                             449    3072               FALL  1       
I__448/I                                            Span4Mux_s3_v                       0      3072               FALL  1       
I__448/O                                            Span4Mux_s3_v                       337    3409               FALL  1       
I__449/I                                            LocalMux                            0      3409               FALL  1       
I__449/O                                            LocalMux                            309    3717               FALL  1       
I__450/I                                            IoInMux                             0      3717               FALL  1       
I__450/O                                            IoInMux                             217    3935               FALL  1       
clock_inst.pll_config/REFERENCECLK                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3935               FALL  1       
clock_inst.pll_config/PLLOUTGLOBAL                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2847   6782               FALL  1       
I__465/I                                            GlobalMux                           0      6782               FALL  1       
I__465/O                                            GlobalMux                           77     6859               FALL  1       
I__466/I                                            Glb2LocalMux                        0      6859               FALL  1       
I__466/O                                            Glb2LocalMux                        358    7217               FALL  1       
I__467/I                                            LocalMux                            0      7217               FALL  1       
I__467/O                                            LocalMux                            309    7525               FALL  1       
I__468/I                                            InMux                               0      7525               FALL  1       
I__468/O                                            InMux                               217    7743               FALL  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_5_5_3/in3    LogicCell40_SEQ_MODE_0000           0      7743               FALL  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_0000           288    8030               FALL  1       
I__458/I                                            Odrv4                               0      8030               FALL  1       
I__458/O                                            Odrv4                               372    8402               FALL  1       
I__459/I                                            Span4Mux_v                          0      8402               FALL  1       
I__459/O                                            Span4Mux_v                          372    8774               FALL  1       
I__460/I                                            Span4Mux_h                          0      8774               FALL  1       
I__460/O                                            Span4Mux_h                          316    9089               FALL  1       
I__461/I                                            Span4Mux_s3_h                       0      9089               FALL  1       
I__461/O                                            Span4Mux_s3_h                       231    9321               FALL  1       
I__462/I                                            IoSpan4Mux                          0      9321               FALL  1       
I__462/O                                            IoSpan4Mux                          323    9643               FALL  1       
I__463/I                                            LocalMux                            0      9643               FALL  1       
I__463/O                                            LocalMux                            309    9952               FALL  1       
I__464/I                                            IoInMux                             0      9952               FALL  1       
I__464/O                                            IoInMux                             217    10169              FALL  1       
clk_gb/USERSIGNALTOGLOBALBUFFER                     ICE_GB                              0      10169              FALL  1       
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                              561    10731              FALL  175     
I__2780/I                                           gio2CtrlBuf                         0      10731              FALL  1       
I__2780/O                                           gio2CtrlBuf                         0      10731              FALL  1       
I__2781/I                                           GlobalMux                           0      10731              FALL  1       
I__2781/O                                           GlobalMux                           77     10808              FALL  1       
I__2832/I                                           Glb2LocalMux                        0      10808              FALL  1       
I__2832/O                                           Glb2LocalMux                        358    11165              FALL  1       
I__2841/I                                           LocalMux                            0      11165              FALL  1       
I__2841/O                                           LocalMux                            309    11474              FALL  1       
I__2842/I                                           InMux                               0      11474              FALL  1       
I__2842/O                                           InMux                               217    11691              FALL  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_4/in0      LogicCell40_SEQ_MODE_0000           0      11691              FALL  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_4/lcout    LogicCell40_SEQ_MODE_0000           386    12077              FALL  1       
I__2775/I                                           Odrv4                               0      12077              FALL  1       
I__2775/O                                           Odrv4                               372    12449              FALL  1       
I__2776/I                                           Span4Mux_s3_h                       0      12449              FALL  1       
I__2776/O                                           Span4Mux_s3_h                       231    12680              FALL  1       
I__2777/I                                           IoSpan4Mux                          0      12680              FALL  1       
I__2777/O                                           IoSpan4Mux                          323    13003              FALL  1       
I__2778/I                                           LocalMux                            0      13003              FALL  1       
I__2778/O                                           LocalMux                            309    13312              FALL  1       
I__2779/I                                           IoInMux                             0      13312              FALL  1       
I__2779/O                                           IoInMux                             217    13529              FALL  1       
SLM_CLK_pad_preio/DOUT0                             PRE_IO_PIN_TYPE_011001              0      13529              FALL  1       
SLM_CLK_pad_preio/PADOUT                            PRE_IO_PIN_TYPE_011001              2006   15535              RISE  1       
SLM_CLK_pad_iopad/DIN                               IO_PAD                              0      15535              RISE  1       
SLM_CLK_pad_iopad/PACKAGEPIN:out                    IO_PAD                              2292   17826              RISE  1       
SLM_CLK                                             top                                 0      17826              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i6_LC_15_8_0/in0
Capture Clock    : spi0.tx_shift_reg_i6_LC_15_8_0/clk
Setup Constraint : 500000p
Path slack       : 497019p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   2279
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1399/I                                   Odrv4                          0              2869  497019  RISE       1
I__1399/O                                   Odrv4                        351              3219  497019  RISE       1
I__1403/I                                   Span4Mux_h                     0              3219  497019  RISE       1
I__1403/O                                   Span4Mux_h                   302              3521  497019  RISE       1
I__1417/I                                   LocalMux                       0              3521  497019  RISE       1
I__1417/O                                   LocalMux                     330              3850  497019  RISE       1
I__1422/I                                   InMux                          0              3850  497019  RISE       1
I__1422/O                                   InMux                        259              4110  497019  RISE       1
spi0.tx_shift_reg_i6_LC_15_8_0/in0          LogicCell40_SEQ_MODE_1000      0              4110  497019  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i6_LC_15_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i0_LC_16_7_0/sr
Capture Clock    : spi0.tx_shift_reg_i0_LC_16_7_0/clk
Setup Constraint : 500000p
Path slack       : 497202p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -203
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501080

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   2349
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3878
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529  497202  RISE      13
I__2417/I                          LocalMux                       0              1529  497202  RISE       1
I__2417/O                          LocalMux                     330              1859  497202  RISE       1
I__2424/I                          InMux                          0              1859  497202  RISE       1
I__2424/O                          InMux                        259              2118  497202  RISE       1
spi0.i1_1_lut_LC_17_8_3/in3        LogicCell40_SEQ_MODE_0000      0              2118  497202  RISE       1
spi0.i1_1_lut_LC_17_8_3/lcout      LogicCell40_SEQ_MODE_0000    316              2434  497202  RISE       1
I__1686/I                          Odrv4                          0              2434  497202  RISE       1
I__1686/O                          Odrv4                        351              2784  497202  RISE       1
I__1687/I                          Span4Mux_h                     0              2784  497202  RISE       1
I__1687/O                          Span4Mux_h                   302              3086  497202  RISE       1
I__1688/I                          LocalMux                       0              3086  497202  RISE       1
I__1688/O                          LocalMux                     330              3416  497202  RISE       1
I__1689/I                          SRMux                          0              3416  497202  RISE       1
I__1689/O                          SRMux                        463              3878  497202  RISE       1
spi0.tx_shift_reg_i0_LC_16_7_0/sr  LogicCell40_SEQ_MODE_1000      0              3878  497202  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2473/I                           Odrv4                          0                 0  FALL       1
I__2473/O                           Odrv4                        372               372  FALL       1
I__2484/I                           Span4Mux_v                     0               372  FALL       1
I__2484/O                           Span4Mux_v                   372               743  FALL       1
I__2496/I                           LocalMux                       0               743  FALL       1
I__2496/O                           LocalMux                     309              1052  FALL       1
I__2504/I                           ClkMux                         0              1052  FALL       1
I__2504/O                           ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O          INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_16_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i15_LC_15_9_0/in1
Capture Clock    : spi0.tx_shift_reg_i15_LC_15_9_0/clk
Setup Constraint : 500000p
Path slack       : 497370p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1227
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500828

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3458
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1400/I                                   LocalMux                       0              2869  497370  RISE       1
I__1400/O                                   LocalMux                     330              3198  497370  RISE       1
I__1404/I                                   InMux                          0              3198  497370  RISE       1
I__1404/O                                   InMux                        259              3458  497370  RISE       1
spi0.tx_shift_reg_i15_LC_15_9_0/in1         LogicCell40_SEQ_MODE_1000      0              3458  497370  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2471/I                            Odrv4                          0                 0  FALL       1
I__2471/O                            Odrv4                        372               372  FALL       1
I__2478/I                            Span4Mux_h                     0               372  FALL       1
I__2478/O                            Span4Mux_h                   316               687  FALL       1
I__2489/I                            LocalMux                       0               687  FALL       1
I__2489/O                            LocalMux                     309               996  FALL       1
I__2501/I                            ClkMux                         0               996  FALL       1
I__2501/O                            ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i15C/I          INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i15C/O          INV                            0              1227  RISE       1
spi0.tx_shift_reg_i15_LC_15_9_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i15_LC_15_9_0/in3
Capture Clock    : spi0.tx_shift_reg_i15_LC_15_9_0/clk
Setup Constraint : 500000p
Path slack       : 497630p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1227
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500954

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                            LocalMux                       0              1831  497019  RISE       1
I__2370/O                            LocalMux                     330              2160  497019  RISE       1
I__2381/I                            InMux                          0              2160  497629  RISE       1
I__2381/O                            InMux                        259              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3         LogicCell40_SEQ_MODE_0000      0              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout       LogicCell40_SEQ_MODE_0000    316              2735  497629  RISE      23
I__2082/I                            LocalMux                       0              2735  497629  RISE       1
I__2082/O                            LocalMux                     330              3065  497629  RISE       1
I__2089/I                            InMux                          0              3065  497629  RISE       1
I__2089/O                            InMux                        259              3324  497629  RISE       1
spi0.tx_shift_reg_i15_LC_15_9_0/in3  LogicCell40_SEQ_MODE_1000      0              3324  497629  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2471/I                            Odrv4                          0                 0  FALL       1
I__2471/O                            Odrv4                        372               372  FALL       1
I__2478/I                            Span4Mux_h                     0               372  FALL       1
I__2478/O                            Span4Mux_h                   316               687  FALL       1
I__2489/I                            LocalMux                       0               687  FALL       1
I__2489/O                            LocalMux                     309               996  FALL       1
I__2501/I                            ClkMux                         0               996  FALL       1
I__2501/O                            ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i15C/I          INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i15C/O          INV                            0              1227  RISE       1
spi0.tx_shift_reg_i15_LC_15_9_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_8_3/in0
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_8_3/clk
Setup Constraint : 500000p
Path slack       : 497671p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3458
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1402/I                                   LocalMux                       0              2869  497672  RISE       1
I__1402/O                                   LocalMux                     330              3198  497672  RISE       1
I__1412/I                                   InMux                          0              3198  497672  RISE       1
I__1412/O                                   InMux                        259              3458  497672  RISE       1
spi0.tx_shift_reg_i11_LC_16_8_3/in0         LogicCell40_SEQ_MODE_1000      0              3458  497672  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i11_LC_16_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i8_LC_16_8_7/in0
Capture Clock    : spi0.tx_shift_reg_i8_LC_16_8_7/clk
Setup Constraint : 500000p
Path slack       : 497671p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3458
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1402/I                                   LocalMux                       0              2869  497672  RISE       1
I__1402/O                                   LocalMux                     330              3198  497672  RISE       1
I__1413/I                                   InMux                          0              3198  497672  RISE       1
I__1413/O                                   InMux                        259              3458  497672  RISE       1
spi0.tx_shift_reg_i8_LC_16_8_7/in0          LogicCell40_SEQ_MODE_1000      0              3458  497672  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i8_LC_16_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i12_LC_15_8_2/in1
Capture Clock    : spi0.tx_shift_reg_i12_LC_15_8_2/clk
Setup Constraint : 500000p
Path slack       : 497741p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501199

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3458
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1401/I                                   LocalMux                       0              2869  497742  RISE       1
I__1401/O                                   LocalMux                     330              3198  497742  RISE       1
I__1405/I                                   InMux                          0              3198  497742  RISE       1
I__1405/O                                   InMux                        259              3458  497742  RISE       1
spi0.tx_shift_reg_i12_LC_15_8_2/in1         LogicCell40_SEQ_MODE_1000      0              3458  497742  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i12_LC_15_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i3_LC_15_8_4/in1
Capture Clock    : spi0.tx_shift_reg_i3_LC_15_8_4/clk
Setup Constraint : 500000p
Path slack       : 497741p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501199

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3458
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1401/I                                   LocalMux                       0              2869  497742  RISE       1
I__1401/O                                   LocalMux                     330              3198  497742  RISE       1
I__1406/I                                   InMux                          0              3198  497742  RISE       1
I__1406/O                                   InMux                        259              3458  497742  RISE       1
spi0.tx_shift_reg_i3_LC_15_8_4/in1          LogicCell40_SEQ_MODE_1000      0              3458  497742  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i3_LC_15_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i5_LC_15_8_6/in1
Capture Clock    : spi0.tx_shift_reg_i5_LC_15_8_6/clk
Setup Constraint : 500000p
Path slack       : 497741p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501199

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3458
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1401/I                                   LocalMux                       0              2869  497742  RISE       1
I__1401/O                                   LocalMux                     330              3198  497742  RISE       1
I__1407/I                                   InMux                          0              3198  497742  RISE       1
I__1407/O                                   InMux                        259              3458  497742  RISE       1
spi0.tx_shift_reg_i5_LC_15_8_6/in1          LogicCell40_SEQ_MODE_1000      0              3458  497742  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i5_LC_15_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i13_LC_15_8_1/in2
Capture Clock    : spi0.tx_shift_reg_i13_LC_15_8_1/clk
Setup Constraint : 500000p
Path slack       : 497769p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501227

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3458
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1401/I                                   LocalMux                       0              2869  497742  RISE       1
I__1401/O                                   LocalMux                     330              3198  497742  RISE       1
I__1408/I                                   InMux                          0              3198  497770  RISE       1
I__1408/O                                   InMux                        259              3458  497770  RISE       1
I__1418/I                                   CascadeMux                     0              3458  497770  RISE       1
I__1418/O                                   CascadeMux                     0              3458  497770  RISE       1
spi0.tx_shift_reg_i13_LC_15_8_1/in2         LogicCell40_SEQ_MODE_1000      0              3458  497770  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i13_LC_15_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i14_LC_15_8_3/in2
Capture Clock    : spi0.tx_shift_reg_i14_LC_15_8_3/clk
Setup Constraint : 500000p
Path slack       : 497769p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501227

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3458
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1401/I                                   LocalMux                       0              2869  497742  RISE       1
I__1401/O                                   LocalMux                     330              3198  497742  RISE       1
I__1409/I                                   InMux                          0              3198  497770  RISE       1
I__1409/O                                   InMux                        259              3458  497770  RISE       1
I__1419/I                                   CascadeMux                     0              3458  497770  RISE       1
I__1419/O                                   CascadeMux                     0              3458  497770  RISE       1
spi0.tx_shift_reg_i14_LC_15_8_3/in2         LogicCell40_SEQ_MODE_1000      0              3458  497770  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i14_LC_15_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i2_LC_15_8_5/in2
Capture Clock    : spi0.tx_shift_reg_i2_LC_15_8_5/clk
Setup Constraint : 500000p
Path slack       : 497769p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501227

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3458
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1401/I                                   LocalMux                       0              2869  497742  RISE       1
I__1401/O                                   LocalMux                     330              3198  497742  RISE       1
I__1410/I                                   InMux                          0              3198  497770  RISE       1
I__1410/O                                   InMux                        259              3458  497770  RISE       1
I__1420/I                                   CascadeMux                     0              3458  497770  RISE       1
I__1420/O                                   CascadeMux                     0              3458  497770  RISE       1
spi0.tx_shift_reg_i2_LC_15_8_5/in2          LogicCell40_SEQ_MODE_1000      0              3458  497770  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i2_LC_15_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i4_LC_15_8_7/in2
Capture Clock    : spi0.tx_shift_reg_i4_LC_15_8_7/clk
Setup Constraint : 500000p
Path slack       : 497769p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501227

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3458
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1401/I                                   LocalMux                       0              2869  497742  RISE       1
I__1401/O                                   LocalMux                     330              3198  497742  RISE       1
I__1411/I                                   InMux                          0              3198  497770  RISE       1
I__1411/O                                   InMux                        259              3458  497770  RISE       1
I__1421/I                                   CascadeMux                     0              3458  497770  RISE       1
I__1421/O                                   CascadeMux                     0              3458  497770  RISE       1
spi0.tx_shift_reg_i4_LC_15_8_7/in2          LogicCell40_SEQ_MODE_1000      0              3458  497770  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i4_LC_15_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i1_LC_16_8_2/in0
Capture Clock    : spi0.tx_shift_reg_i1_LC_16_8_2/clk
Setup Constraint : 500000p
Path slack       : 497805p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                           LocalMux                       0              1831  497019  RISE       1
I__2370/O                           LocalMux                     330              2160  497019  RISE       1
I__2381/I                           InMux                          0              2160  497629  RISE       1
I__2381/O                           InMux                        259              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3        LogicCell40_SEQ_MODE_0000      0              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    316              2735  497629  RISE      23
I__2083/I                           LocalMux                       0              2735  497805  RISE       1
I__2083/O                           LocalMux                     330              3065  497805  RISE       1
I__2090/I                           InMux                          0              3065  497805  RISE       1
I__2090/O                           InMux                        259              3324  497805  RISE       1
spi0.tx_shift_reg_i1_LC_16_8_2/in0  LogicCell40_SEQ_MODE_1000      0              3324  497805  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i1_LC_16_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i13_LC_15_8_1/in0
Capture Clock    : spi0.tx_shift_reg_i13_LC_15_8_1/clk
Setup Constraint : 500000p
Path slack       : 497805p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                            LocalMux                       0              1831  497019  RISE       1
I__2370/O                            LocalMux                     330              2160  497019  RISE       1
I__2381/I                            InMux                          0              2160  497629  RISE       1
I__2381/O                            InMux                        259              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3         LogicCell40_SEQ_MODE_0000      0              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout       LogicCell40_SEQ_MODE_0000    316              2735  497629  RISE      23
I__2084/I                            LocalMux                       0              2735  497805  RISE       1
I__2084/O                            LocalMux                     330              3065  497805  RISE       1
I__2095/I                            InMux                          0              3065  497805  RISE       1
I__2095/O                            InMux                        259              3324  497805  RISE       1
spi0.tx_shift_reg_i13_LC_15_8_1/in0  LogicCell40_SEQ_MODE_1000      0              3324  497805  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i13_LC_15_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i5_LC_15_8_6/in0
Capture Clock    : spi0.tx_shift_reg_i5_LC_15_8_6/clk
Setup Constraint : 500000p
Path slack       : 497805p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                           LocalMux                       0              1831  497019  RISE       1
I__2370/O                           LocalMux                     330              2160  497019  RISE       1
I__2381/I                           InMux                          0              2160  497629  RISE       1
I__2381/O                           InMux                        259              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3        LogicCell40_SEQ_MODE_0000      0              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    316              2735  497629  RISE      23
I__2085/I                           LocalMux                       0              2735  497805  RISE       1
I__2085/O                           LocalMux                     330              3065  497805  RISE       1
I__2102/I                           InMux                          0              3065  497805  RISE       1
I__2102/O                           InMux                        259              3324  497805  RISE       1
spi0.tx_shift_reg_i5_LC_15_8_6/in0  LogicCell40_SEQ_MODE_1000      0              3324  497805  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i5_LC_15_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i9_LC_16_8_4/in0
Capture Clock    : spi0.tx_shift_reg_i9_LC_16_8_4/clk
Setup Constraint : 500000p
Path slack       : 497805p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                           LocalMux                       0              1831  497019  RISE       1
I__2370/O                           LocalMux                     330              2160  497019  RISE       1
I__2381/I                           InMux                          0              2160  497629  RISE       1
I__2381/O                           InMux                        259              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3        LogicCell40_SEQ_MODE_0000      0              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    316              2735  497629  RISE      23
I__2083/I                           LocalMux                       0              2735  497805  RISE       1
I__2083/O                           LocalMux                     330              3065  497805  RISE       1
I__2091/I                           InMux                          0              3065  497805  RISE       1
I__2091/O                           InMux                        259              3324  497805  RISE       1
spi0.tx_shift_reg_i9_LC_16_8_4/in0  LogicCell40_SEQ_MODE_1000      0              3324  497805  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i9_LC_16_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i14_LC_15_8_3/in0
Capture Clock    : spi0.tx_shift_reg_i14_LC_15_8_3/clk
Setup Constraint : 500000p
Path slack       : 497805p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                            LocalMux                       0              1831  497019  RISE       1
I__2370/O                            LocalMux                     330              2160  497019  RISE       1
I__2381/I                            InMux                          0              2160  497629  RISE       1
I__2381/O                            InMux                        259              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3         LogicCell40_SEQ_MODE_0000      0              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout       LogicCell40_SEQ_MODE_0000    316              2735  497629  RISE      23
I__2084/I                            LocalMux                       0              2735  497805  RISE       1
I__2084/O                            LocalMux                     330              3065  497805  RISE       1
I__2096/I                            InMux                          0              3065  497805  RISE       1
I__2096/O                            InMux                        259              3324  497805  RISE       1
spi0.tx_shift_reg_i14_LC_15_8_3/in0  LogicCell40_SEQ_MODE_1000      0              3324  497805  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i14_LC_15_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i4_LC_15_8_7/in0
Capture Clock    : spi0.tx_shift_reg_i4_LC_15_8_7/clk
Setup Constraint : 500000p
Path slack       : 497805p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                           LocalMux                       0              1831  497019  RISE       1
I__2370/O                           LocalMux                     330              2160  497019  RISE       1
I__2381/I                           InMux                          0              2160  497629  RISE       1
I__2381/O                           InMux                        259              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3        LogicCell40_SEQ_MODE_0000      0              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    316              2735  497629  RISE      23
I__2084/I                           LocalMux                       0              2735  497805  RISE       1
I__2084/O                           LocalMux                     330              3065  497805  RISE       1
I__2097/I                           InMux                          0              3065  497805  RISE       1
I__2097/O                           InMux                        259              3324  497805  RISE       1
spi0.tx_shift_reg_i4_LC_15_8_7/in0  LogicCell40_SEQ_MODE_1000      0              3324  497805  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i4_LC_15_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_8_6/in3
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_8_6/clk
Setup Constraint : 500000p
Path slack       : 497868p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3458
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1402/I                                   LocalMux                       0              2869  497672  RISE       1
I__1402/O                                   LocalMux                     330              3198  497672  RISE       1
I__1414/I                                   InMux                          0              3198  497868  RISE       1
I__1414/O                                   InMux                        259              3458  497868  RISE       1
spi0.tx_shift_reg_i10_LC_16_8_6/in3         LogicCell40_SEQ_MODE_1000      0              3458  497868  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i10_LC_16_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i1_LC_16_8_2/in3
Capture Clock    : spi0.tx_shift_reg_i1_LC_16_8_2/clk
Setup Constraint : 500000p
Path slack       : 497868p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3458
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1402/I                                   LocalMux                       0              2869  497672  RISE       1
I__1402/O                                   LocalMux                     330              3198  497672  RISE       1
I__1415/I                                   InMux                          0              3198  497868  RISE       1
I__1415/O                                   InMux                        259              3458  497868  RISE       1
spi0.tx_shift_reg_i1_LC_16_8_2/in3          LogicCell40_SEQ_MODE_1000      0              3458  497868  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i1_LC_16_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i9_LC_16_8_4/in3
Capture Clock    : spi0.tx_shift_reg_i9_LC_16_8_4/clk
Setup Constraint : 500000p
Path slack       : 497868p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3458
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    449              2869  497019  RISE      14
I__1402/I                                   LocalMux                       0              2869  497672  RISE       1
I__1402/O                                   LocalMux                     330              3198  497672  RISE       1
I__1416/I                                   InMux                          0              3198  497868  RISE       1
I__1416/O                                   InMux                        259              3458  497868  RISE       1
spi0.tx_shift_reg_i9_LC_16_8_4/in3          LogicCell40_SEQ_MODE_1000      0              3458  497868  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i9_LC_16_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i6_LC_15_8_0/in1
Capture Clock    : spi0.tx_shift_reg_i6_LC_15_8_0/clk
Setup Constraint : 500000p
Path slack       : 497875p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501199

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                           LocalMux                       0              1831  497019  RISE       1
I__2370/O                           LocalMux                     330              2160  497019  RISE       1
I__2381/I                           InMux                          0              2160  497629  RISE       1
I__2381/O                           InMux                        259              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3        LogicCell40_SEQ_MODE_0000      0              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    316              2735  497629  RISE      23
I__2084/I                           LocalMux                       0              2735  497805  RISE       1
I__2084/O                           LocalMux                     330              3065  497805  RISE       1
I__2098/I                           InMux                          0              3065  497875  RISE       1
I__2098/O                           InMux                        259              3324  497875  RISE       1
spi0.tx_shift_reg_i6_LC_15_8_0/in1  LogicCell40_SEQ_MODE_1000      0              3324  497875  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i6_LC_15_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i2_LC_15_8_5/in1
Capture Clock    : spi0.tx_shift_reg_i2_LC_15_8_5/clk
Setup Constraint : 500000p
Path slack       : 497875p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501199

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                           LocalMux                       0              1831  497019  RISE       1
I__2370/O                           LocalMux                     330              2160  497019  RISE       1
I__2381/I                           InMux                          0              2160  497629  RISE       1
I__2381/O                           InMux                        259              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3        LogicCell40_SEQ_MODE_0000      0              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    316              2735  497629  RISE      23
I__2085/I                           LocalMux                       0              2735  497805  RISE       1
I__2085/O                           LocalMux                     330              3065  497805  RISE       1
I__2101/I                           InMux                          0              3065  497875  RISE       1
I__2101/O                           InMux                        259              3324  497875  RISE       1
spi0.tx_shift_reg_i2_LC_15_8_5/in1  LogicCell40_SEQ_MODE_1000      0              3324  497875  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i2_LC_15_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_8_3/in3
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_8_3/clk
Setup Constraint : 500000p
Path slack       : 498002p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                            LocalMux                       0              1831  497019  RISE       1
I__2370/O                            LocalMux                     330              2160  497019  RISE       1
I__2381/I                            InMux                          0              2160  497629  RISE       1
I__2381/O                            InMux                        259              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3         LogicCell40_SEQ_MODE_0000      0              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout       LogicCell40_SEQ_MODE_0000    316              2735  497629  RISE      23
I__2083/I                            LocalMux                       0              2735  497805  RISE       1
I__2083/O                            LocalMux                     330              3065  497805  RISE       1
I__2092/I                            InMux                          0              3065  498001  RISE       1
I__2092/O                            InMux                        259              3324  498001  RISE       1
spi0.tx_shift_reg_i11_LC_16_8_3/in3  LogicCell40_SEQ_MODE_1000      0              3324  498001  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i11_LC_16_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i7_LC_16_8_1/in3
Capture Clock    : spi0.tx_shift_reg_i7_LC_16_8_1/clk
Setup Constraint : 500000p
Path slack       : 498002p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                           LocalMux                       0              1831  497019  RISE       1
I__2370/O                           LocalMux                     330              2160  497019  RISE       1
I__2381/I                           InMux                          0              2160  497629  RISE       1
I__2381/O                           InMux                        259              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3        LogicCell40_SEQ_MODE_0000      0              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    316              2735  497629  RISE      23
I__2083/I                           LocalMux                       0              2735  497805  RISE       1
I__2083/O                           LocalMux                     330              3065  497805  RISE       1
I__2093/I                           InMux                          0              3065  498001  RISE       1
I__2093/O                           InMux                        259              3324  498001  RISE       1
spi0.tx_shift_reg_i7_LC_16_8_1/in3  LogicCell40_SEQ_MODE_1000      0              3324  498001  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i7_LC_16_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i8_LC_16_8_7/in3
Capture Clock    : spi0.tx_shift_reg_i8_LC_16_8_7/clk
Setup Constraint : 500000p
Path slack       : 498002p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                           LocalMux                       0              1831  497019  RISE       1
I__2370/O                           LocalMux                     330              2160  497019  RISE       1
I__2381/I                           InMux                          0              2160  497629  RISE       1
I__2381/O                           InMux                        259              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3        LogicCell40_SEQ_MODE_0000      0              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    316              2735  497629  RISE      23
I__2083/I                           LocalMux                       0              2735  497805  RISE       1
I__2083/O                           LocalMux                     330              3065  497805  RISE       1
I__2094/I                           InMux                          0              3065  498001  RISE       1
I__2094/O                           InMux                        259              3324  498001  RISE       1
spi0.tx_shift_reg_i8_LC_16_8_7/in3  LogicCell40_SEQ_MODE_1000      0              3324  498001  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i8_LC_16_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i12_LC_15_8_2/in3
Capture Clock    : spi0.tx_shift_reg_i12_LC_15_8_2/clk
Setup Constraint : 500000p
Path slack       : 498002p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                            LocalMux                       0              1831  497019  RISE       1
I__2370/O                            LocalMux                     330              2160  497019  RISE       1
I__2381/I                            InMux                          0              2160  497629  RISE       1
I__2381/O                            InMux                        259              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3         LogicCell40_SEQ_MODE_0000      0              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout       LogicCell40_SEQ_MODE_0000    316              2735  497629  RISE      23
I__2084/I                            LocalMux                       0              2735  497805  RISE       1
I__2084/O                            LocalMux                     330              3065  497805  RISE       1
I__2099/I                            InMux                          0              3065  498001  RISE       1
I__2099/O                            InMux                        259              3324  498001  RISE       1
spi0.tx_shift_reg_i12_LC_15_8_2/in3  LogicCell40_SEQ_MODE_1000      0              3324  498001  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i12_LC_15_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i3_LC_15_8_4/in3
Capture Clock    : spi0.tx_shift_reg_i3_LC_15_8_4/clk
Setup Constraint : 500000p
Path slack       : 498002p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                           LocalMux                       0              1831  497019  RISE       1
I__2370/O                           LocalMux                     330              2160  497019  RISE       1
I__2381/I                           InMux                          0              2160  497629  RISE       1
I__2381/O                           InMux                        259              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3        LogicCell40_SEQ_MODE_0000      0              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    316              2735  497629  RISE      23
I__2084/I                           LocalMux                       0              2735  497805  RISE       1
I__2084/O                           LocalMux                     330              3065  497805  RISE       1
I__2100/I                           InMux                          0              3065  498001  RISE       1
I__2100/O                           InMux                        259              3324  498001  RISE       1
spi0.tx_shift_reg_i3_LC_15_8_4/in3  LogicCell40_SEQ_MODE_1000      0              3324  498001  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i3_LC_15_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i0_LC_16_7_0/in3
Capture Clock    : spi0.tx_shift_reg_i0_LC_16_7_0/clk
Setup Constraint : 500000p
Path slack       : 498240p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501010

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2375/I                           Odrv4                          0              1831  498240  RISE       1
I__2375/O                           Odrv4                        351              2181  498240  RISE       1
I__2394/I                           LocalMux                       0              2181  498240  RISE       1
I__2394/O                           LocalMux                     330              2511  498240  RISE       1
I__2410/I                           InMux                          0              2511  498240  RISE       1
I__2410/O                           InMux                        259              2770  498240  RISE       1
spi0.tx_shift_reg_i0_LC_16_7_0/in3  LogicCell40_SEQ_MODE_1000      0              2770  498240  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2473/I                           Odrv4                          0                 0  FALL       1
I__2473/O                           Odrv4                        372               372  FALL       1
I__2484/I                           Span4Mux_v                     0               372  FALL       1
I__2484/O                           Span4Mux_v                   372               743  FALL       1
I__2496/I                           LocalMux                       0               743  FALL       1
I__2496/O                           LocalMux                     309              1052  FALL       1
I__2504/I                           ClkMux                         0              1052  FALL       1
I__2504/O                           ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O          INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_16_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i0_LC_16_7_0/in1
Capture Clock    : spi0.tx_shift_reg_i0_LC_16_7_0/clk
Setup Constraint : 500000p
Path slack       : 498415p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500884

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout   LogicCell40_SEQ_MODE_1010    540              1529  497391  RISE      16
I__2443/I                           Odrv4                          0              1529  498415  RISE       1
I__2443/O                           Odrv4                        351              1880  498415  RISE       1
I__2456/I                           LocalMux                       0              1880  498415  RISE       1
I__2456/O                           LocalMux                     330              2209  498415  RISE       1
I__2462/I                           InMux                          0              2209  498415  RISE       1
I__2462/O                           InMux                        259              2469  498415  RISE       1
spi0.tx_shift_reg_i0_LC_16_7_0/in1  LogicCell40_SEQ_MODE_1000      0              2469  498415  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2473/I                           Odrv4                          0                 0  FALL       1
I__2473/O                           Odrv4                        372               372  FALL       1
I__2484/I                           Span4Mux_v                     0               372  FALL       1
I__2484/O                           Span4Mux_v                   372               743  FALL       1
I__2496/I                           LocalMux                       0               743  FALL       1
I__2496/O                           LocalMux                     309              1052  FALL       1
I__2504/I                           ClkMux                         0              1052  FALL       1
I__2504/O                           ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O          INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_16_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i7_LC_16_8_1/in2
Capture Clock    : spi0.tx_shift_reg_i7_LC_16_8_1/clk
Setup Constraint : 500000p
Path slack       : 498443p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501227

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    953
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2784
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                                   LocalMux                       0              1831  497019  RISE       1
I__2370/O                                   LocalMux                     330              2160  497019  RISE       1
I__2380/I                                   InMux                          0              2160  497019  RISE       1
I__2380/O                                   InMux                        259              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in0    LogicCell40_SEQ_MODE_0000      0              2420  497019  RISE       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/ltout  LogicCell40_SEQ_MODE_0000    365              2784  498443  RISE       1
I__1355/I                                   CascadeMux                     0              2784  498443  RISE       1
I__1355/O                                   CascadeMux                     0              2784  498443  RISE       1
spi0.tx_shift_reg_i7_LC_16_8_1/in2          LogicCell40_SEQ_MODE_1000      0              2784  498443  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i7_LC_16_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_8_6/in2
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_8_6/clk
Setup Constraint : 500000p
Path slack       : 498541p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501227

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    855
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2686
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  497019  RISE      31
I__2370/I                            LocalMux                       0              1831  497019  RISE       1
I__2370/O                            LocalMux                     330              2160  497019  RISE       1
I__2381/I                            InMux                          0              2160  497629  RISE       1
I__2381/O                            InMux                        259              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3         LogicCell40_SEQ_MODE_0000      0              2420  497629  RISE       1
spi0.i19_3_lut_LC_16_8_5/ltout       LogicCell40_SEQ_MODE_0000    267              2686  498541  RISE       1
I__1425/I                            CascadeMux                     0              2686  498541  RISE       1
I__1425/O                            CascadeMux                     0              2686  498541  RISE       1
spi0.tx_shift_reg_i10_LC_16_8_6/in2  LogicCell40_SEQ_MODE_1000      0              2686  498541  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i10_LC_16_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i7_LC_16_9_2/in3
Capture Clock    : spi0.t_FSM_i7_LC_16_9_2/clk
Setup Constraint : 1000000p
Path slack       : 994683p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000715

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1783/I                              LocalMux                       0              5442  994684  RISE       1
I__1783/O                              LocalMux                     330              5772  994684  RISE       1
I__1787/I                              InMux                          0              5772  994684  RISE       1
I__1787/O                              InMux                        259              6032  994684  RISE       1
spi0.t_FSM_i7_LC_16_9_2/in3            LogicCell40_SEQ_MODE_1010      0              6032  994684  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i7_LC_16_9_2/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i10_LC_16_10_7/in0
Capture Clock    : spi0.t_FSM_i10_LC_16_10_7/clk
Setup Constraint : 1000000p
Path slack       : 994789p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1784/I                              LocalMux                       0              5442  994789  RISE       1
I__1784/O                              LocalMux                     330              5772  994789  RISE       1
I__1789/I                              InMux                          0              5772  994789  RISE       1
I__1789/O                              InMux                        259              6032  994789  RISE       1
spi0.t_FSM_i10_LC_16_10_7/in0          LogicCell40_SEQ_MODE_1010      0              6032  994789  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i10_LC_16_10_7/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i2_LC_17_9_2/in0
Capture Clock    : spi0.t_FSM_i2_LC_17_9_2/clk
Setup Constraint : 1000000p
Path slack       : 994789p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1785/I                              LocalMux                       0              5442  994789  RISE       1
I__1785/O                              LocalMux                     330              5772  994789  RISE       1
I__1796/I                              InMux                          0              5772  994789  RISE       1
I__1796/O                              InMux                        259              6032  994789  RISE       1
spi0.t_FSM_i2_LC_17_9_2/in0            LogicCell40_SEQ_MODE_1010      0              6032  994789  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_17_9_2/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i12_LC_16_10_5/in0
Capture Clock    : spi0.t_FSM_i12_LC_16_10_5/clk
Setup Constraint : 1000000p
Path slack       : 994789p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1784/I                              LocalMux                       0              5442  994789  RISE       1
I__1784/O                              LocalMux                     330              5772  994789  RISE       1
I__1791/I                              InMux                          0              5772  994789  RISE       1
I__1791/O                              InMux                        259              6032  994789  RISE       1
spi0.t_FSM_i12_LC_16_10_5/in0          LogicCell40_SEQ_MODE_1010      0              6032  994789  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i12_LC_16_10_5/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i14_LC_16_10_3/in0
Capture Clock    : spi0.t_FSM_i14_LC_16_10_3/clk
Setup Constraint : 1000000p
Path slack       : 994789p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1784/I                              LocalMux                       0              5442  994789  RISE       1
I__1784/O                              LocalMux                     330              5772  994789  RISE       1
I__1793/I                              InMux                          0              5772  994789  RISE       1
I__1793/O                              InMux                        259              6032  994789  RISE       1
spi0.t_FSM_i14_LC_16_10_3/in0          LogicCell40_SEQ_MODE_1010      0              6032  994789  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i14_LC_16_10_3/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i0_LC_16_10_2/in3
Capture Clock    : spi0.t_FSM_i0_LC_16_10_2/clk
Setup Constraint : 1000000p
Path slack       : 994985p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1784/I                              LocalMux                       0              5442  994789  RISE       1
I__1784/O                              LocalMux                     330              5772  994789  RISE       1
I__1788/I                              InMux                          0              5772  994985  RISE       1
I__1788/O                              InMux                        259              6032  994985  RISE       1
spi0.t_FSM_i0_LC_16_10_2/in3           LogicCell40_SEQ_MODE_1011      0              6032  994985  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i0_LC_16_10_2/clk     LogicCell40_SEQ_MODE_1011      0              1290  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i11_LC_16_10_6/in3
Capture Clock    : spi0.t_FSM_i11_LC_16_10_6/clk
Setup Constraint : 1000000p
Path slack       : 994985p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1784/I                              LocalMux                       0              5442  994789  RISE       1
I__1784/O                              LocalMux                     330              5772  994789  RISE       1
I__1790/I                              InMux                          0              5772  994985  RISE       1
I__1790/O                              InMux                        259              6032  994985  RISE       1
spi0.t_FSM_i11_LC_16_10_6/in3          LogicCell40_SEQ_MODE_1010      0              6032  994985  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i11_LC_16_10_6/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i13_LC_16_10_4/in3
Capture Clock    : spi0.t_FSM_i13_LC_16_10_4/clk
Setup Constraint : 1000000p
Path slack       : 994985p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1784/I                              LocalMux                       0              5442  994789  RISE       1
I__1784/O                              LocalMux                     330              5772  994789  RISE       1
I__1792/I                              InMux                          0              5772  994985  RISE       1
I__1792/O                              InMux                        259              6032  994985  RISE       1
spi0.t_FSM_i13_LC_16_10_4/in3          LogicCell40_SEQ_MODE_1010      0              6032  994985  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i13_LC_16_10_4/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i15_LC_16_10_0/in3
Capture Clock    : spi0.t_FSM_i15_LC_16_10_0/clk
Setup Constraint : 1000000p
Path slack       : 994985p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1784/I                              LocalMux                       0              5442  994789  RISE       1
I__1784/O                              LocalMux                     330              5772  994789  RISE       1
I__1794/I                              InMux                          0              5772  994985  RISE       1
I__1794/O                              InMux                        259              6032  994985  RISE       1
spi0.t_FSM_i15_LC_16_10_0/in3          LogicCell40_SEQ_MODE_1010      0              6032  994985  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i15_LC_16_10_0/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i1_LC_17_9_3/in3
Capture Clock    : spi0.t_FSM_i1_LC_17_9_3/clk
Setup Constraint : 1000000p
Path slack       : 994985p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1785/I                              LocalMux                       0              5442  994789  RISE       1
I__1785/O                              LocalMux                     330              5772  994789  RISE       1
I__1795/I                              InMux                          0              5772  994985  RISE       1
I__1795/O                              InMux                        259              6032  994985  RISE       1
spi0.t_FSM_i1_LC_17_9_3/in3            LogicCell40_SEQ_MODE_1010      0              6032  994985  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_17_9_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i8_LC_16_9_7/in1
Capture Clock    : spi0.t_FSM_i8_LC_16_9_7/clk
Setup Constraint : 1000000p
Path slack       : 995111p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000589

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3297
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5478
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4538  995112  RISE      15
I__1803/I                                     Odrv4                          0              4538  995112  RISE       1
I__1803/O                                     Odrv4                        351              4888  995112  RISE       1
I__1807/I                                     LocalMux                       0              4888  995112  RISE       1
I__1807/O                                     LocalMux                     330              5218  995112  RISE       1
I__1821/I                                     InMux                          0              5218  995112  RISE       1
I__1821/O                                     InMux                        259              5478  995112  RISE       1
spi0.t_FSM_i8_LC_16_9_7/in1                   LogicCell40_SEQ_MODE_1010      0              5478  995112  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i8_LC_16_9_7/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i4_LC_17_10_4/in0
Capture Clock    : spi0.t_FSM_i4_LC_17_10_4/clk
Setup Constraint : 1000000p
Path slack       : 995139p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1786/I                              LocalMux                       0              5442  995140  RISE       1
I__1786/O                              LocalMux                     330              5772  995140  RISE       1
I__1798/I                              InMux                          0              5772  995140  RISE       1
I__1798/O                              InMux                        259              6032  995140  RISE       1
spi0.t_FSM_i4_LC_17_10_4/in0           LogicCell40_SEQ_MODE_1010      0              6032  995140  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i4_LC_17_10_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i6_LC_17_10_2/in0
Capture Clock    : spi0.t_FSM_i6_LC_17_10_2/clk
Setup Constraint : 1000000p
Path slack       : 995139p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1786/I                              LocalMux                       0              5442  995140  RISE       1
I__1786/O                              LocalMux                     330              5772  995140  RISE       1
I__1800/I                              InMux                          0              5772  995140  RISE       1
I__1800/O                              InMux                        259              6032  995140  RISE       1
spi0.t_FSM_i6_LC_17_10_2/in0           LogicCell40_SEQ_MODE_1010      0              6032  995140  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i9_LC_17_10_0/in0
Capture Clock    : spi0.t_FSM_i9_LC_17_10_0/clk
Setup Constraint : 1000000p
Path slack       : 995139p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1786/I                              LocalMux                       0              5442  995140  RISE       1
I__1786/O                              LocalMux                     330              5772  995140  RISE       1
I__1801/I                              InMux                          0              5772  995140  RISE       1
I__1801/O                              InMux                        259              6032  995140  RISE       1
spi0.t_FSM_i9_LC_17_10_0/in0           LogicCell40_SEQ_MODE_1010      0              6032  995140  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_17_10_0/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i7_LC_16_9_2/in2
Capture Clock    : spi0.t_FSM_i7_LC_16_9_2/clk
Setup Constraint : 1000000p
Path slack       : 995139p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000617

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3297
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5478
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4538  995112  RISE      15
I__1803/I                                     Odrv4                          0              4538  995112  RISE       1
I__1803/O                                     Odrv4                        351              4888  995112  RISE       1
I__1807/I                                     LocalMux                       0              4888  995112  RISE       1
I__1807/O                                     LocalMux                     330              5218  995112  RISE       1
I__1822/I                                     InMux                          0              5218  995140  RISE       1
I__1822/O                                     InMux                        259              5478  995140  RISE       1
I__1828/I                                     CascadeMux                     0              5478  995140  RISE       1
I__1828/O                                     CascadeMux                     0              5478  995140  RISE       1
spi0.t_FSM_i7_LC_16_9_2/in2                   LogicCell40_SEQ_MODE_1010      0              5478  995140  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i7_LC_16_9_2/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i8_LC_16_9_7/in2
Capture Clock    : spi0.t_FSM_i8_LC_16_9_7/clk
Setup Constraint : 1000000p
Path slack       : 995224p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000617

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3212
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5393
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/ltout          LogicCell40_SEQ_MODE_0000    267              5393  995224  RISE       1
I__1448/I                              CascadeMux                     0              5393  995224  RISE       1
I__1448/O                              CascadeMux                     0              5393  995224  RISE       1
spi0.t_FSM_i8_LC_16_9_7/in2            LogicCell40_SEQ_MODE_1010      0              5393  995224  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i8_LC_16_9_7/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i3_LC_17_10_5/in3
Capture Clock    : spi0.t_FSM_i3_LC_17_10_5/clk
Setup Constraint : 1000000p
Path slack       : 995336p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1786/I                              LocalMux                       0              5442  995140  RISE       1
I__1786/O                              LocalMux                     330              5772  995140  RISE       1
I__1797/I                              InMux                          0              5772  995336  RISE       1
I__1797/O                              InMux                        259              6032  995336  RISE       1
spi0.t_FSM_i3_LC_17_10_5/in3           LogicCell40_SEQ_MODE_1010      0              6032  995336  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i3_LC_17_10_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i5_LC_17_10_1/in3
Capture Clock    : spi0.t_FSM_i5_LC_17_10_1/clk
Setup Constraint : 1000000p
Path slack       : 995336p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3851
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6032
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout         LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                              Odrv4                          0              2181  994684  RISE       1
I__1843/O                              Odrv4                        351              2532  994684  RISE       1
I__1845/I                              LocalMux                       0              2532  994684  RISE       1
I__1845/O                              LocalMux                     330              2861  994684  RISE       1
I__1848/I                              InMux                          0              2861  994684  RISE       1
I__1848/O                              InMux                        259              3121  994684  RISE       1
I__1851/I                              CascadeMux                     0              3121  994684  RISE       1
I__1851/O                              CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2               LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout             LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1870/I                              LocalMux                       0              3500  994684  RISE       1
I__1870/O                              LocalMux                     330              3829  994684  RISE       1
I__1874/I                              InMux                          0              3829  994684  RISE       1
I__1874/O                              InMux                        259              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/in0    LogicCell40_SEQ_MODE_0000      0              4089  994684  RISE       1
spi0.mux_514_i1_3_lut_LC_17_9_7/lcout  LogicCell40_SEQ_MODE_0000    449              4538  994684  RISE       1
I__1861/I                              LocalMux                       0              4538  994684  RISE       1
I__1861/O                              LocalMux                     330              4867  994684  RISE       1
I__1862/I                              InMux                          0              4867  994684  RISE       1
I__1862/O                              InMux                        259              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/in3            LogicCell40_SEQ_MODE_0000      0              5127  994684  RISE       1
spi0.i1_4_lut_LC_16_9_6/lcout          LogicCell40_SEQ_MODE_0000    316              5442  994684  RISE      15
I__1786/I                              LocalMux                       0              5442  995140  RISE       1
I__1786/O                              LocalMux                     330              5772  995140  RISE       1
I__1799/I                              InMux                          0              5772  995336  RISE       1
I__1799/O                              InMux                        259              6032  995336  RISE       1
spi0.t_FSM_i5_LC_17_10_1/in3           LogicCell40_SEQ_MODE_1010      0              6032  995336  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i5_LC_17_10_1/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i1_LC_17_9_3/in1
Capture Clock    : spi0.t_FSM_i1_LC_17_9_3/clk
Setup Constraint : 1000000p
Path slack       : 995413p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3297
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5478
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4538  995112  RISE      15
I__1802/I                                     Odrv4                          0              4538  995413  RISE       1
I__1802/O                                     Odrv4                        351              4888  995413  RISE       1
I__1805/I                                     LocalMux                       0              4888  995413  RISE       1
I__1805/O                                     LocalMux                     330              5218  995413  RISE       1
I__1814/I                                     InMux                          0              5218  995413  RISE       1
I__1814/O                                     InMux                        259              5478  995413  RISE       1
spi0.t_FSM_i1_LC_17_9_3/in1                   LogicCell40_SEQ_MODE_1010      0              5478  995413  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_17_9_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i2_LC_17_9_2/in2
Capture Clock    : spi0.t_FSM_i2_LC_17_9_2/clk
Setup Constraint : 1000000p
Path slack       : 995441p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3297
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5478
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4538  995112  RISE      15
I__1802/I                                     Odrv4                          0              4538  995413  RISE       1
I__1802/O                                     Odrv4                        351              4888  995413  RISE       1
I__1805/I                                     LocalMux                       0              4888  995413  RISE       1
I__1805/O                                     LocalMux                     330              5218  995413  RISE       1
I__1815/I                                     InMux                          0              5218  995441  RISE       1
I__1815/O                                     InMux                        259              5478  995441  RISE       1
I__1826/I                                     CascadeMux                     0              5478  995441  RISE       1
I__1826/O                                     CascadeMux                     0              5478  995441  RISE       1
spi0.t_FSM_i2_LC_17_9_2/in2                   LogicCell40_SEQ_MODE_1010      0              5478  995441  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_17_9_2/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i5_LC_17_10_1/in0
Capture Clock    : spi0.t_FSM_i5_LC_17_10_1/clk
Setup Constraint : 1000000p
Path slack       : 995693p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3297
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5478
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4538  995112  RISE      15
I__1802/I                                     Odrv4                          0              4538  995413  RISE       1
I__1802/O                                     Odrv4                        351              4888  995413  RISE       1
I__1806/I                                     LocalMux                       0              4888  995694  RISE       1
I__1806/O                                     LocalMux                     330              5218  995694  RISE       1
I__1816/I                                     InMux                          0              5218  995694  RISE       1
I__1816/O                                     InMux                        259              5478  995694  RISE       1
spi0.t_FSM_i5_LC_17_10_1/in0                  LogicCell40_SEQ_MODE_1010      0              5478  995694  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i5_LC_17_10_1/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i10_LC_16_10_7/in1
Capture Clock    : spi0.t_FSM_i10_LC_16_10_7/clk
Setup Constraint : 1000000p
Path slack       : 995764p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   2946
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5127
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4538  995112  RISE      15
I__1804/I                                     LocalMux                       0              4538  995764  RISE       1
I__1804/O                                     LocalMux                     330              4867  995764  RISE       1
I__1808/I                                     InMux                          0              4867  995764  RISE       1
I__1808/O                                     InMux                        259              5127  995764  RISE       1
spi0.t_FSM_i10_LC_16_10_7/in1                 LogicCell40_SEQ_MODE_1010      0              5127  995764  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i10_LC_16_10_7/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i12_LC_16_10_5/in1
Capture Clock    : spi0.t_FSM_i12_LC_16_10_5/clk
Setup Constraint : 1000000p
Path slack       : 995764p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   2946
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5127
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4538  995112  RISE      15
I__1804/I                                     LocalMux                       0              4538  995764  RISE       1
I__1804/O                                     LocalMux                     330              4867  995764  RISE       1
I__1809/I                                     InMux                          0              4867  995764  RISE       1
I__1809/O                                     InMux                        259              5127  995764  RISE       1
spi0.t_FSM_i12_LC_16_10_5/in1                 LogicCell40_SEQ_MODE_1010      0              5127  995764  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i12_LC_16_10_5/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i14_LC_16_10_3/in1
Capture Clock    : spi0.t_FSM_i14_LC_16_10_3/clk
Setup Constraint : 1000000p
Path slack       : 995764p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   2946
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5127
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4538  995112  RISE      15
I__1804/I                                     LocalMux                       0              4538  995764  RISE       1
I__1804/O                                     LocalMux                     330              4867  995764  RISE       1
I__1810/I                                     InMux                          0              4867  995764  RISE       1
I__1810/O                                     InMux                        259              5127  995764  RISE       1
spi0.t_FSM_i14_LC_16_10_3/in1                 LogicCell40_SEQ_MODE_1010      0              5127  995764  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i14_LC_16_10_3/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i11_LC_16_10_6/in2
Capture Clock    : spi0.t_FSM_i11_LC_16_10_6/clk
Setup Constraint : 1000000p
Path slack       : 995792p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   2946
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5127
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4538  995112  RISE      15
I__1804/I                                     LocalMux                       0              4538  995764  RISE       1
I__1804/O                                     LocalMux                     330              4867  995764  RISE       1
I__1811/I                                     InMux                          0              4867  995792  RISE       1
I__1811/O                                     InMux                        259              5127  995792  RISE       1
I__1823/I                                     CascadeMux                     0              5127  995792  RISE       1
I__1823/O                                     CascadeMux                     0              5127  995792  RISE       1
spi0.t_FSM_i11_LC_16_10_6/in2                 LogicCell40_SEQ_MODE_1010      0              5127  995792  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i11_LC_16_10_6/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i13_LC_16_10_4/in2
Capture Clock    : spi0.t_FSM_i13_LC_16_10_4/clk
Setup Constraint : 1000000p
Path slack       : 995792p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   2946
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5127
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4538  995112  RISE      15
I__1804/I                                     LocalMux                       0              4538  995764  RISE       1
I__1804/O                                     LocalMux                     330              4867  995764  RISE       1
I__1812/I                                     InMux                          0              4867  995792  RISE       1
I__1812/O                                     InMux                        259              5127  995792  RISE       1
I__1824/I                                     CascadeMux                     0              5127  995792  RISE       1
I__1824/O                                     CascadeMux                     0              5127  995792  RISE       1
spi0.t_FSM_i13_LC_16_10_4/in2                 LogicCell40_SEQ_MODE_1010      0              5127  995792  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i13_LC_16_10_4/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i15_LC_16_10_0/in2
Capture Clock    : spi0.t_FSM_i15_LC_16_10_0/clk
Setup Constraint : 1000000p
Path slack       : 995792p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   2946
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5127
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4538  995112  RISE      15
I__1804/I                                     LocalMux                       0              4538  995764  RISE       1
I__1804/O                                     LocalMux                     330              4867  995764  RISE       1
I__1813/I                                     InMux                          0              4867  995792  RISE       1
I__1813/O                                     InMux                        259              5127  995792  RISE       1
I__1825/I                                     CascadeMux                     0              5127  995792  RISE       1
I__1825/O                                     CascadeMux                     0              5127  995792  RISE       1
spi0.t_FSM_i15_LC_16_10_0/in2                 LogicCell40_SEQ_MODE_1010      0              5127  995792  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i15_LC_16_10_0/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i3_LC_17_10_5/in2
Capture Clock    : spi0.t_FSM_i3_LC_17_10_5/clk
Setup Constraint : 1000000p
Path slack       : 995791p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3297
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5478
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4538  995112  RISE      15
I__1802/I                                     Odrv4                          0              4538  995413  RISE       1
I__1802/O                                     Odrv4                        351              4888  995413  RISE       1
I__1806/I                                     LocalMux                       0              4888  995694  RISE       1
I__1806/O                                     LocalMux                     330              5218  995694  RISE       1
I__1817/I                                     InMux                          0              5218  995792  RISE       1
I__1817/O                                     InMux                        259              5478  995792  RISE       1
I__1827/I                                     CascadeMux                     0              5478  995792  RISE       1
I__1827/O                                     CascadeMux                     0              5478  995792  RISE       1
spi0.t_FSM_i3_LC_17_10_5/in2                  LogicCell40_SEQ_MODE_1010      0              5478  995792  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i3_LC_17_10_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i4_LC_17_10_4/in3
Capture Clock    : spi0.t_FSM_i4_LC_17_10_4/clk
Setup Constraint : 1000000p
Path slack       : 995890p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3297
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5478
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4538  995112  RISE      15
I__1802/I                                     Odrv4                          0              4538  995413  RISE       1
I__1802/O                                     Odrv4                        351              4888  995413  RISE       1
I__1806/I                                     LocalMux                       0              4888  995694  RISE       1
I__1806/O                                     LocalMux                     330              5218  995694  RISE       1
I__1818/I                                     InMux                          0              5218  995890  RISE       1
I__1818/O                                     InMux                        259              5478  995890  RISE       1
spi0.t_FSM_i4_LC_17_10_4/in3                  LogicCell40_SEQ_MODE_1010      0              5478  995890  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i4_LC_17_10_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i6_LC_17_10_2/in3
Capture Clock    : spi0.t_FSM_i6_LC_17_10_2/clk
Setup Constraint : 1000000p
Path slack       : 995890p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3297
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5478
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4538  995112  RISE      15
I__1802/I                                     Odrv4                          0              4538  995413  RISE       1
I__1802/O                                     Odrv4                        351              4888  995413  RISE       1
I__1806/I                                     LocalMux                       0              4888  995694  RISE       1
I__1806/O                                     LocalMux                     330              5218  995694  RISE       1
I__1819/I                                     InMux                          0              5218  995890  RISE       1
I__1819/O                                     InMux                        259              5478  995890  RISE       1
spi0.t_FSM_i6_LC_17_10_2/in3                  LogicCell40_SEQ_MODE_1010      0              5478  995890  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i9_LC_17_10_0/in3
Capture Clock    : spi0.t_FSM_i9_LC_17_10_0/clk
Setup Constraint : 1000000p
Path slack       : 995890p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   3297
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5478
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    449              4538  995112  RISE      15
I__1802/I                                     Odrv4                          0              4538  995413  RISE       1
I__1802/O                                     Odrv4                        351              4888  995413  RISE       1
I__1806/I                                     LocalMux                       0              4888  995694  RISE       1
I__1806/O                                     LocalMux                     330              5218  995694  RISE       1
I__1820/I                                     InMux                          0              5218  995890  RISE       1
I__1820/O                                     InMux                        259              5478  995890  RISE       1
spi0.t_FSM_i9_LC_17_10_0/in3                  LogicCell40_SEQ_MODE_1010      0              5478  995890  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_17_10_0/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.state_reg_i0_LC_16_9_3/in1
Capture Clock    : spi0.state_reg_i0_LC_16_9_3/clk
Setup Constraint : 1000000p
Path slack       : 996276p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000589

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   2482
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4313
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2371/I                          LocalMux                       0              1831  995161  RISE       1
I__2371/O                          LocalMux                     330              2160  995161  RISE       1
I__2382/I                          InMux                          0              2160  995161  RISE       1
I__2382/O                          InMux                        259              2420  995161  RISE       1
spi0.i29_3_lut_LC_17_9_4/in1       LogicCell40_SEQ_MODE_0000      0              2420  995161  RISE       1
spi0.i29_3_lut_LC_17_9_4/lcout     LogicCell40_SEQ_MODE_0000    400              2819  995161  RISE       1
I__1676/I                          LocalMux                       0              2819  995161  RISE       1
I__1676/O                          LocalMux                     330              3149  995161  RISE       1
I__1677/I                          InMux                          0              3149  995161  RISE       1
I__1677/O                          InMux                        259              3409  995161  RISE       1
spi0.i28_4_lut_LC_17_9_6/in3       LogicCell40_SEQ_MODE_0000      0              3409  995161  RISE       1
spi0.i28_4_lut_LC_17_9_6/lcout     LogicCell40_SEQ_MODE_0000    316              3724  996276  RISE       1
I__1674/I                          LocalMux                       0              3724  996276  RISE       1
I__1674/O                          LocalMux                     330              4054  996276  RISE       1
I__1675/I                          InMux                          0              4054  996276  RISE       1
I__1675/O                          InMux                        259              4313  996276  RISE       1
spi0.state_reg_i0_LC_16_9_3/in1    LogicCell40_SEQ_MODE_1010      0              4313  996276  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.state_reg_i0_LC_16_9_3/in0
Capture Clock    : spi0.state_reg_i0_LC_16_9_3/clk
Setup Constraint : 1000000p
Path slack       : 996430p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000519

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   1908
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4089
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout          LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                               Odrv4                          0              2181  994684  RISE       1
I__1843/O                               Odrv4                        351              2532  994684  RISE       1
I__1846/I                               LocalMux                       0              2532  994733  RISE       1
I__1846/O                               LocalMux                     330              2861  994733  RISE       1
I__1849/I                               InMux                          0              2861  994733  RISE       1
I__1849/O                               InMux                        259              3121  994733  RISE       1
I__1852/I                               CascadeMux                     0              3121  994733  RISE       1
I__1852/O                               CascadeMux                     0              3121  994733  RISE       1
spi0.i1104_2_lut_4_lut_LC_16_9_1/in2    LogicCell40_SEQ_MODE_0000      0              3121  994733  RISE       1
spi0.i1104_2_lut_4_lut_LC_16_9_1/lcout  LogicCell40_SEQ_MODE_0000    379              3500  994733  RISE       4
I__1864/I                               LocalMux                       0              3500  995273  RISE       1
I__1864/O                               LocalMux                     330              3829  995273  RISE       1
I__1867/I                               InMux                          0              3829  996430  RISE       1
I__1867/O                               InMux                        259              4089  996430  RISE       1
spi0.state_reg_i0_LC_16_9_3/in0         LogicCell40_SEQ_MODE_1010      0              4089  996430  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i0_LC_16_10_2/in2
Capture Clock    : spi0.t_FSM_i0_LC_16_10_2/clk
Setup Constraint : 1000000p
Path slack       : 996465p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   2273
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4454
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout                LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                                     Odrv4                          0              2181  994684  RISE       1
I__1843/O                                     Odrv4                        351              2532  994684  RISE       1
I__1845/I                                     LocalMux                       0              2532  994684  RISE       1
I__1845/O                                     LocalMux                     330              2861  994684  RISE       1
I__1848/I                                     InMux                          0              2861  994684  RISE       1
I__1848/O                                     InMux                        259              3121  994684  RISE       1
I__1851/I                                     CascadeMux                     0              3121  994684  RISE       1
I__1851/O                                     CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2                      LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout                    LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1872/I                                     LocalMux                       0              3500  995112  RISE       1
I__1872/O                                     LocalMux                     330              3829  995112  RISE       1
I__1877/I                                     InMux                          0              3829  995112  RISE       1
I__1877/O                                     InMux                        259              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in0    LogicCell40_SEQ_MODE_0000      0              4089  995112  RISE       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/ltout  LogicCell40_SEQ_MODE_0000    365              4454  996465  RISE       1
I__1445/I                                     CascadeMux                     0              4454  996465  RISE       1
I__1445/O                                     CascadeMux                     0              4454  996465  RISE       1
spi0.t_FSM_i0_LC_16_10_2/in2                  LogicCell40_SEQ_MODE_1011      0              4454  996465  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i0_LC_16_10_2/clk     LogicCell40_SEQ_MODE_1011      0              1290  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.state_reg_i2_LC_16_9_0/in1
Capture Clock    : spi0.state_reg_i2_LC_16_9_0/clk
Setup Constraint : 1000000p
Path slack       : 996500p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000589

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   1908
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4089
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout          LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                               Odrv4                          0              2181  994684  RISE       1
I__1843/O                               Odrv4                        351              2532  994684  RISE       1
I__1846/I                               LocalMux                       0              2532  994733  RISE       1
I__1846/O                               LocalMux                     330              2861  994733  RISE       1
I__1849/I                               InMux                          0              2861  994733  RISE       1
I__1849/O                               InMux                        259              3121  994733  RISE       1
I__1852/I                               CascadeMux                     0              3121  994733  RISE       1
I__1852/O                               CascadeMux                     0              3121  994733  RISE       1
spi0.i1104_2_lut_4_lut_LC_16_9_1/in2    LogicCell40_SEQ_MODE_0000      0              3121  994733  RISE       1
spi0.i1104_2_lut_4_lut_LC_16_9_1/lcout  LogicCell40_SEQ_MODE_0000    379              3500  994733  RISE       4
I__1864/I                               LocalMux                       0              3500  995273  RISE       1
I__1864/O                               LocalMux                     330              3829  995273  RISE       1
I__1868/I                               InMux                          0              3829  996500  RISE       1
I__1868/O                               InMux                        259              4089  996500  RISE       1
spi0.state_reg_i2_LC_16_9_0/in1         LogicCell40_SEQ_MODE_1010      0              4089  996500  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.state_reg_i0_LC_16_9_3/in3
Capture Clock    : spi0.state_reg_i0_LC_16_9_3/clk
Setup Constraint : 1000000p
Path slack       : 996626p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000715

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   1908
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4089
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout   LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                        Odrv4                          0              2181  994684  RISE       1
I__1843/O                        Odrv4                        351              2532  994684  RISE       1
I__1845/I                        LocalMux                       0              2532  994684  RISE       1
I__1845/O                        LocalMux                     330              2861  994684  RISE       1
I__1848/I                        InMux                          0              2861  994684  RISE       1
I__1848/O                        InMux                        259              3121  994684  RISE       1
I__1851/I                        CascadeMux                     0              3121  994684  RISE       1
I__1851/O                        CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2         LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout       LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1871/I                        LocalMux                       0              3500  995385  RISE       1
I__1871/O                        LocalMux                     330              3829  995385  RISE       1
I__1876/I                        InMux                          0              3829  996627  RISE       1
I__1876/O                        InMux                        259              4089  996627  RISE       1
spi0.state_reg_i0_LC_16_9_3/in3  LogicCell40_SEQ_MODE_1010      0              4089  996627  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.state_reg_i2_LC_16_9_0/in3
Capture Clock    : spi0.state_reg_i2_LC_16_9_0/clk
Setup Constraint : 1000000p
Path slack       : 996626p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000715

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   1908
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4089
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout   LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                        Odrv4                          0              2181  994684  RISE       1
I__1843/O                        Odrv4                        351              2532  994684  RISE       1
I__1845/I                        LocalMux                       0              2532  994684  RISE       1
I__1845/O                        LocalMux                     330              2861  994684  RISE       1
I__1848/I                        InMux                          0              2861  994684  RISE       1
I__1848/O                        InMux                        259              3121  994684  RISE       1
I__1851/I                        CascadeMux                     0              3121  994684  RISE       1
I__1851/O                        CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2         LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/lcout       LogicCell40_SEQ_MODE_0000    379              3500  994684  RISE       5
I__1873/I                        LocalMux                       0              3500  996627  RISE       1
I__1873/O                        LocalMux                     330              3829  996627  RISE       1
I__1878/I                        InMux                          0              3829  996627  RISE       1
I__1878/O                        InMux                        259              4089  996627  RISE       1
spi0.state_reg_i2_LC_16_9_0/in3  LogicCell40_SEQ_MODE_1010      0              4089  996627  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.rx__5_i5_LC_18_7_2/in0
Capture Clock    : spi0.rx__5_i5_LC_18_7_2/clk
Setup Constraint : 1000000p
Path slack       : 996893p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   2146
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3977
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2370/I                          LocalMux                       0              1831  996893  RISE       1
I__2370/O                          LocalMux                     330              2160  996893  RISE       1
I__2381/I                          InMux                          0              2160  996893  RISE       1
I__2381/O                          InMux                        259              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3       LogicCell40_SEQ_MODE_0000      0              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    316              2735  996893  RISE      23
I__2086/I                          Odrv4                          0              2735  996893  RISE       1
I__2086/O                          Odrv4                        351              3086  996893  RISE       1
I__2103/I                          Span4Mux_h                     0              3086  996893  RISE       1
I__2103/O                          Span4Mux_h                   302              3387  996893  RISE       1
I__2108/I                          LocalMux                       0              3387  996893  RISE       1
I__2108/O                          LocalMux                     330              3717  996893  RISE       1
I__2114/I                          InMux                          0              3717  996893  RISE       1
I__2114/O                          InMux                        259              3977  996893  RISE       1
spi0.rx__5_i5_LC_18_7_2/in0        LogicCell40_SEQ_MODE_1000      0              3977  996893  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i5_LC_18_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.rx__5_i7_LC_18_7_0/in0
Capture Clock    : spi0.rx__5_i7_LC_18_7_0/clk
Setup Constraint : 1000000p
Path slack       : 996893p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   2146
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3977
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2370/I                          LocalMux                       0              1831  996893  RISE       1
I__2370/O                          LocalMux                     330              2160  996893  RISE       1
I__2381/I                          InMux                          0              2160  996893  RISE       1
I__2381/O                          InMux                        259              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3       LogicCell40_SEQ_MODE_0000      0              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    316              2735  996893  RISE      23
I__2086/I                          Odrv4                          0              2735  996893  RISE       1
I__2086/O                          Odrv4                        351              3086  996893  RISE       1
I__2103/I                          Span4Mux_h                     0              3086  996893  RISE       1
I__2103/O                          Span4Mux_h                   302              3387  996893  RISE       1
I__2108/I                          LocalMux                       0              3387  996893  RISE       1
I__2108/O                          LocalMux                     330              3717  996893  RISE       1
I__2115/I                          InMux                          0              3717  996893  RISE       1
I__2115/O                          InMux                        259              3977  996893  RISE       1
spi0.rx__5_i7_LC_18_7_0/in0        LogicCell40_SEQ_MODE_1000      0              3977  996893  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_18_7_0/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.rx__5_i2_LC_18_8_4/in1
Capture Clock    : spi0.rx__5_i2_LC_18_8_4/clk
Setup Constraint : 1000000p
Path slack       : 996914p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000589

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1844
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3675
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2370/I                          LocalMux                       0              1831  996893  RISE       1
I__2370/O                          LocalMux                     330              2160  996893  RISE       1
I__2381/I                          InMux                          0              2160  996893  RISE       1
I__2381/O                          InMux                        259              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3       LogicCell40_SEQ_MODE_0000      0              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    316              2735  996893  RISE      23
I__2087/I                          Odrv4                          0              2735  996914  RISE       1
I__2087/O                          Odrv4                        351              3086  996914  RISE       1
I__2104/I                          LocalMux                       0              3086  996914  RISE       1
I__2104/O                          LocalMux                     330              3416  996914  RISE       1
I__2109/I                          InMux                          0              3416  996914  RISE       1
I__2109/O                          InMux                        259              3675  996914  RISE       1
spi0.rx__5_i2_LC_18_8_4/in1        LogicCell40_SEQ_MODE_1000      0              3675  996914  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i2_LC_18_8_4/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.rx__5_i4_LC_18_8_6/in1
Capture Clock    : spi0.rx__5_i4_LC_18_8_6/clk
Setup Constraint : 1000000p
Path slack       : 996914p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000589

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1844
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3675
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2370/I                          LocalMux                       0              1831  996893  RISE       1
I__2370/O                          LocalMux                     330              2160  996893  RISE       1
I__2381/I                          InMux                          0              2160  996893  RISE       1
I__2381/O                          InMux                        259              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3       LogicCell40_SEQ_MODE_0000      0              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    316              2735  996893  RISE      23
I__2087/I                          Odrv4                          0              2735  996914  RISE       1
I__2087/O                          Odrv4                        351              3086  996914  RISE       1
I__2104/I                          LocalMux                       0              3086  996914  RISE       1
I__2104/O                          LocalMux                     330              3416  996914  RISE       1
I__2110/I                          InMux                          0              3416  996914  RISE       1
I__2110/O                          InMux                        259              3675  996914  RISE       1
spi0.rx__5_i4_LC_18_8_6/in1        LogicCell40_SEQ_MODE_1000      0              3675  996914  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i4_LC_18_8_6/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.rx__5_i6_LC_18_7_7/in1
Capture Clock    : spi0.rx__5_i6_LC_18_7_7/clk
Setup Constraint : 1000000p
Path slack       : 996963p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   2146
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3977
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2370/I                          LocalMux                       0              1831  996893  RISE       1
I__2370/O                          LocalMux                     330              2160  996893  RISE       1
I__2381/I                          InMux                          0              2160  996893  RISE       1
I__2381/O                          InMux                        259              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3       LogicCell40_SEQ_MODE_0000      0              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    316              2735  996893  RISE      23
I__2086/I                          Odrv4                          0              2735  996893  RISE       1
I__2086/O                          Odrv4                        351              3086  996893  RISE       1
I__2103/I                          Span4Mux_h                     0              3086  996893  RISE       1
I__2103/O                          Span4Mux_h                   302              3387  996893  RISE       1
I__2108/I                          LocalMux                       0              3387  996893  RISE       1
I__2108/O                          LocalMux                     330              3717  996893  RISE       1
I__2113/I                          InMux                          0              3717  996963  RISE       1
I__2113/O                          InMux                        259              3977  996963  RISE       1
spi0.rx__5_i6_LC_18_7_7/in1        LogicCell40_SEQ_MODE_1000      0              3977  996963  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i6_LC_18_7_7/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.rx__5_i1_LC_18_8_5/in3
Capture Clock    : spi0.rx__5_i1_LC_18_8_5/clk
Setup Constraint : 1000000p
Path slack       : 997040p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000715

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1844
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3675
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2370/I                          LocalMux                       0              1831  996893  RISE       1
I__2370/O                          LocalMux                     330              2160  996893  RISE       1
I__2381/I                          InMux                          0              2160  996893  RISE       1
I__2381/O                          InMux                        259              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3       LogicCell40_SEQ_MODE_0000      0              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    316              2735  996893  RISE      23
I__2087/I                          Odrv4                          0              2735  996914  RISE       1
I__2087/O                          Odrv4                        351              3086  996914  RISE       1
I__2105/I                          LocalMux                       0              3086  997040  RISE       1
I__2105/O                          LocalMux                     330              3416  997040  RISE       1
I__2111/I                          InMux                          0              3416  997040  RISE       1
I__2111/O                          InMux                        259              3675  997040  RISE       1
spi0.rx__5_i1_LC_18_8_5/in3        LogicCell40_SEQ_MODE_1000      0              3675  997040  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i1_LC_18_8_5/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.rx__5_i3_LC_18_8_7/in3
Capture Clock    : spi0.rx__5_i3_LC_18_8_7/clk
Setup Constraint : 1000000p
Path slack       : 997040p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000715

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1844
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3675
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2370/I                          LocalMux                       0              1831  996893  RISE       1
I__2370/O                          LocalMux                     330              2160  996893  RISE       1
I__2381/I                          InMux                          0              2160  996893  RISE       1
I__2381/O                          InMux                        259              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3       LogicCell40_SEQ_MODE_0000      0              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    316              2735  996893  RISE      23
I__2087/I                          Odrv4                          0              2735  996914  RISE       1
I__2087/O                          Odrv4                        351              3086  996914  RISE       1
I__2105/I                          LocalMux                       0              3086  997040  RISE       1
I__2105/O                          LocalMux                     330              3416  997040  RISE       1
I__2112/I                          InMux                          0              3416  997040  RISE       1
I__2112/O                          InMux                        259              3675  997040  RISE       1
spi0.rx__5_i3_LC_18_8_7/in3        LogicCell40_SEQ_MODE_1000      0              3675  997040  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i3_LC_18_8_7/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.state_reg_i2_LC_16_9_0/in2
Capture Clock    : spi0.state_reg_i2_LC_16_9_0/clk
Setup Constraint : 1000000p
Path slack       : 997159p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000617

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3458
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout       LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2372/I                               LocalMux                       0              1831  995497  RISE       1
I__2372/O                               LocalMux                     330              2160  995497  RISE       1
I__2388/I                               InMux                          0              2160  996598  RISE       1
I__2388/O                               InMux                        259              2420  996598  RISE       1
spi0.i3099_2_lut_3_lut_LC_16_9_4/in0    LogicCell40_SEQ_MODE_0000      0              2420  996598  RISE       1
spi0.i3099_2_lut_3_lut_LC_16_9_4/lcout  LogicCell40_SEQ_MODE_0000    449              2869  997160  RISE       1
I__1386/I                               LocalMux                       0              2869  997160  RISE       1
I__1386/O                               LocalMux                     330              3198  997160  RISE       1
I__1387/I                               InMux                          0              3198  997160  RISE       1
I__1387/O                               InMux                        259              3458  997160  RISE       1
I__1388/I                               CascadeMux                     0              3458  997160  RISE       1
I__1388/O                               CascadeMux                     0              3458  997160  RISE       1
spi0.state_reg_i2_LC_16_9_0/in2         LogicCell40_SEQ_MODE_1010      0              3458  997160  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_18_7_1/in0
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_18_7_1/clk
Setup Constraint : 1000000p
Path slack       : 997195p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1844
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3675
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2375/I                                                 Odrv4                          0              1831  997195  RISE       1
I__2375/O                                                 Odrv4                        351              2181  997195  RISE       1
I__2395/I                                                 LocalMux                       0              2181  997195  RISE       1
I__2395/O                                                 LocalMux                     330              2511  997195  RISE       1
I__2411/I                                                 InMux                          0              2511  997195  RISE       1
I__2411/O                                                 InMux                        259              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in3    LogicCell40_SEQ_MODE_0000      0              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_0000    316              3086  997195  RISE       7
I__2162/I                                                 LocalMux                       0              3086  997195  RISE       1
I__2162/O                                                 LocalMux                     330              3416  997195  RISE       1
I__2168/I                                                 InMux                          0              3416  997195  RISE       1
I__2168/O                                                 InMux                        259              3675  997195  RISE       1
spi0.Rx_Lower_Byte_i2_LC_18_7_1/in0                       LogicCell40_SEQ_MODE_1000      0              3675  997195  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i2_LC_18_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_18_7_3/in0
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_18_7_3/clk
Setup Constraint : 1000000p
Path slack       : 997195p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1844
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3675
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2375/I                                                 Odrv4                          0              1831  997195  RISE       1
I__2375/O                                                 Odrv4                        351              2181  997195  RISE       1
I__2395/I                                                 LocalMux                       0              2181  997195  RISE       1
I__2395/O                                                 LocalMux                     330              2511  997195  RISE       1
I__2411/I                                                 InMux                          0              2511  997195  RISE       1
I__2411/O                                                 InMux                        259              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in3    LogicCell40_SEQ_MODE_0000      0              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_0000    316              3086  997195  RISE       7
I__2162/I                                                 LocalMux                       0              3086  997195  RISE       1
I__2162/O                                                 LocalMux                     330              3416  997195  RISE       1
I__2169/I                                                 InMux                          0              3416  997195  RISE       1
I__2169/O                                                 InMux                        259              3675  997195  RISE       1
spi0.Rx_Lower_Byte_i3_LC_18_7_3/in0                       LogicCell40_SEQ_MODE_1000      0              3675  997195  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i3_LC_18_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.state_reg_i1_LC_17_9_1/in3
Capture Clock    : spi0.state_reg_i1_LC_17_9_1/clk
Setup Constraint : 1000000p
Path slack       : 997209p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3808
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout        LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1844/I                             LocalMux                       0              2181  995462  RISE       1
I__1844/O                             LocalMux                     330              2511  995462  RISE       1
I__1847/I                             InMux                          0              2511  995462  RISE       1
I__1847/O                             InMux                        259              2770  995462  RISE       1
spi0.i1_2_lut_3_lut_LC_17_10_3/in0    LogicCell40_SEQ_MODE_0000      0              2770  995462  RISE       1
spi0.i1_2_lut_3_lut_LC_17_10_3/lcout  LogicCell40_SEQ_MODE_0000    449              3219  995462  RISE       2
I__1839/I                             LocalMux                       0              3219  997209  RISE       1
I__1839/O                             LocalMux                     330              3549  997209  RISE       1
I__1841/I                             InMux                          0              3549  997209  RISE       1
I__1841/O                             InMux                        259              3808  997209  RISE       1
spi0.state_reg_i1_LC_17_9_1/in3       LogicCell40_SEQ_MODE_1010      0              3808  997209  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_18_7_6/in3
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_18_7_6/clk
Setup Constraint : 1000000p
Path slack       : 997391p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1844
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3675
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2375/I                                                 Odrv4                          0              1831  997195  RISE       1
I__2375/O                                                 Odrv4                        351              2181  997195  RISE       1
I__2395/I                                                 LocalMux                       0              2181  997195  RISE       1
I__2395/O                                                 LocalMux                     330              2511  997195  RISE       1
I__2411/I                                                 InMux                          0              2511  997195  RISE       1
I__2411/O                                                 InMux                        259              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in3    LogicCell40_SEQ_MODE_0000      0              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_0000    316              3086  997195  RISE       7
I__2162/I                                                 LocalMux                       0              3086  997195  RISE       1
I__2162/O                                                 LocalMux                     330              3416  997195  RISE       1
I__2166/I                                                 InMux                          0              3416  997391  RISE       1
I__2166/O                                                 InMux                        259              3675  997391  RISE       1
spi0.Rx_Lower_Byte_i0_LC_18_7_6/in3                       LogicCell40_SEQ_MODE_1000      0              3675  997391  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i0_LC_18_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_18_7_4/in3
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_18_7_4/clk
Setup Constraint : 1000000p
Path slack       : 997391p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1844
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3675
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2375/I                                                 Odrv4                          0              1831  997195  RISE       1
I__2375/O                                                 Odrv4                        351              2181  997195  RISE       1
I__2395/I                                                 LocalMux                       0              2181  997195  RISE       1
I__2395/O                                                 LocalMux                     330              2511  997195  RISE       1
I__2411/I                                                 InMux                          0              2511  997195  RISE       1
I__2411/O                                                 InMux                        259              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in3    LogicCell40_SEQ_MODE_0000      0              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_0000    316              3086  997195  RISE       7
I__2162/I                                                 LocalMux                       0              3086  997195  RISE       1
I__2162/O                                                 LocalMux                     330              3416  997195  RISE       1
I__2167/I                                                 InMux                          0              3416  997391  RISE       1
I__2167/O                                                 InMux                        259              3675  997391  RISE       1
spi0.Rx_Lower_Byte_i1_LC_18_7_4/in3                       LogicCell40_SEQ_MODE_1000      0              3675  997391  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i1_LC_18_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i7_LC_16_9_2/in1
Capture Clock    : spi0.t_FSM_i7_LC_16_9_2/clk
Setup Constraint : 1000000p
Path slack       : 997468p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000589

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3121
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                       Odrv4                          0              2181  994684  RISE       1
I__1843/O                       Odrv4                        351              2532  994684  RISE       1
I__1846/I                       LocalMux                       0              2532  994733  RISE       1
I__1846/O                       LocalMux                     330              2861  994733  RISE       1
I__1850/I                       InMux                          0              2861  997468  RISE       1
I__1850/O                       InMux                        259              3121  997468  RISE       1
spi0.t_FSM_i7_LC_16_9_2/in1     LogicCell40_SEQ_MODE_1010      0              3121  997468  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i7_LC_16_9_2/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.state_reg_i1_LC_17_9_1/in2
Capture Clock    : spi0.state_reg_i1_LC_17_9_1/clk
Setup Constraint : 1000000p
Path slack       : 997489p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                   1249
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3430
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout   LogicCell40_SEQ_MODE_1010    540              2181  994684  RISE       4
I__1843/I                        Odrv4                          0              2181  994684  RISE       1
I__1843/O                        Odrv4                        351              2532  994684  RISE       1
I__1845/I                        LocalMux                       0              2532  994684  RISE       1
I__1845/O                        LocalMux                     330              2861  994684  RISE       1
I__1848/I                        InMux                          0              2861  994684  RISE       1
I__1848/O                        InMux                        259              3121  994684  RISE       1
I__1851/I                        CascadeMux                     0              3121  994684  RISE       1
I__1851/O                        CascadeMux                     0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/in2         LogicCell40_SEQ_MODE_0000      0              3121  994684  RISE       1
i531_4_lut_LC_17_9_0/ltout       LogicCell40_SEQ_MODE_0000    309              3430  997489  RISE       1
I__1685/I                        CascadeMux                     0              3430  997489  RISE       1
I__1685/O                        CascadeMux                     0              3430  997489  RISE       1
spi0.state_reg_i1_LC_17_9_1/in2  LogicCell40_SEQ_MODE_1010      0              3430  997489  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_17_7_5/in0
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_17_7_5/clk
Setup Constraint : 1000000p
Path slack       : 997496p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1844
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3675
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2375/I                                                 Odrv4                          0              1831  997195  RISE       1
I__2375/O                                                 Odrv4                        351              2181  997195  RISE       1
I__2395/I                                                 LocalMux                       0              2181  997195  RISE       1
I__2395/O                                                 LocalMux                     330              2511  997195  RISE       1
I__2411/I                                                 InMux                          0              2511  997195  RISE       1
I__2411/O                                                 InMux                        259              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in3    LogicCell40_SEQ_MODE_0000      0              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_0000    316              3086  997195  RISE       7
I__2161/I                                                 LocalMux                       0              3086  997496  RISE       1
I__2161/O                                                 LocalMux                     330              3416  997496  RISE       1
I__2165/I                                                 InMux                          0              3416  997496  RISE       1
I__2165/O                                                 InMux                        259              3675  997496  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_7_5/in0                       LogicCell40_SEQ_MODE_1000      0              3675  997496  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.CS_w_79_LC_18_9_0/sr
Capture Clock    : spi0.CS_w_79_LC_18_9_0/clk
Setup Constraint : 1000000p
Path slack       : 997672p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -203
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000786

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1283
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3114
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2377/I                          Odrv12                         0              1831  997672  RISE       1
I__2377/O                          Odrv12                       491              2321  997672  RISE       1
I__2403/I                          LocalMux                       0              2321  997672  RISE       1
I__2403/O                          LocalMux                     330              2651  997672  RISE       1
I__2413/I                          SRMux                          0              2651  997672  RISE       1
I__2413/O                          SRMux                        463              3114  997672  RISE       1
spi0.CS_w_79_LC_18_9_0/sr          LogicCell40_SEQ_MODE_1001      0              3114  997672  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2477/I                        LocalMux                       0               351  RISE       1
I__2477/O                        LocalMux                     330               680  RISE       1
I__2487/I                        ClkMux                         0               680  RISE       1
I__2487/O                        ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_18_9_0/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_17_7_6/in3
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_17_7_6/clk
Setup Constraint : 1000000p
Path slack       : 997693p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1844
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3675
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2375/I                                                 Odrv4                          0              1831  997195  RISE       1
I__2375/O                                                 Odrv4                        351              2181  997195  RISE       1
I__2395/I                                                 LocalMux                       0              2181  997195  RISE       1
I__2395/O                                                 LocalMux                     330              2511  997195  RISE       1
I__2411/I                                                 InMux                          0              2511  997195  RISE       1
I__2411/O                                                 InMux                        259              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in3    LogicCell40_SEQ_MODE_0000      0              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_0000    316              3086  997195  RISE       7
I__2161/I                                                 LocalMux                       0              3086  997496  RISE       1
I__2161/O                                                 LocalMux                     330              3416  997496  RISE       1
I__2163/I                                                 InMux                          0              3416  997693  RISE       1
I__2163/O                                                 InMux                        259              3675  997693  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_7_6/in3                       LogicCell40_SEQ_MODE_1000      0              3675  997693  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_17_7_4/in3
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_17_7_4/clk
Setup Constraint : 1000000p
Path slack       : 997693p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1844
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3675
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2375/I                                                 Odrv4                          0              1831  997195  RISE       1
I__2375/O                                                 Odrv4                        351              2181  997195  RISE       1
I__2395/I                                                 LocalMux                       0              2181  997195  RISE       1
I__2395/O                                                 LocalMux                     330              2511  997195  RISE       1
I__2411/I                                                 InMux                          0              2511  997195  RISE       1
I__2411/O                                                 InMux                        259              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in3    LogicCell40_SEQ_MODE_0000      0              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_0000    316              3086  997195  RISE       7
I__2161/I                                                 LocalMux                       0              3086  997496  RISE       1
I__2161/O                                                 LocalMux                     330              3416  997496  RISE       1
I__2164/I                                                 InMux                          0              3416  997693  RISE       1
I__2164/O                                                 InMux                        259              3675  997693  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_7_4/in3                       LogicCell40_SEQ_MODE_1000      0              3675  997693  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.rx__5_i9_LC_17_7_3/in0
Capture Clock    : spi0.rx__5_i9_LC_17_7_3/clk
Setup Constraint : 1000000p
Path slack       : 997847p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2370/I                          LocalMux                       0              1831  996893  RISE       1
I__2370/O                          LocalMux                     330              2160  996893  RISE       1
I__2381/I                          InMux                          0              2160  996893  RISE       1
I__2381/O                          InMux                        259              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3       LogicCell40_SEQ_MODE_0000      0              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    316              2735  996893  RISE      23
I__2088/I                          LocalMux                       0              2735  997847  RISE       1
I__2088/O                          LocalMux                     330              3065  997847  RISE       1
I__2106/I                          InMux                          0              3065  997847  RISE       1
I__2106/O                          InMux                        259              3324  997847  RISE       1
spi0.rx__5_i9_LC_17_7_3/in0        LogicCell40_SEQ_MODE_1000      0              3324  997847  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.rx__5_i9_LC_17_7_3/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i14_LC_15_8_3/lcout
Path End         : spi0.tx_shift_reg_i15_LC_15_9_0/in0
Capture Clock    : spi0.tx_shift_reg_i15_LC_15_9_0/clk
Setup Constraint : 1000000p
Path slack       : 998029p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000757

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i14_LC_15_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i14_LC_15_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998029  RISE       1
I__1292/I                              LocalMux                       0              2139  998029  RISE       1
I__1292/O                              LocalMux                     330              2469  998029  RISE       1
I__1293/I                              InMux                          0              2469  998029  RISE       1
I__1293/O                              InMux                        259              2728  998029  RISE       1
spi0.tx_shift_reg_i15_LC_15_9_0/in0    LogicCell40_SEQ_MODE_1000      0              2728  998029  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2471/I                            Odrv4                          0                 0  FALL       1
I__2471/O                            Odrv4                        372               372  FALL       1
I__2478/I                            Span4Mux_h                     0               372  FALL       1
I__2478/O                            Span4Mux_h                   316               687  FALL       1
I__2489/I                            LocalMux                       0               687  FALL       1
I__2489/O                            LocalMux                     309               996  FALL       1
I__2501/I                            ClkMux                         0               996  FALL       1
I__2501/O                            ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i15C/I          INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i15C/O          INV                            0              1227  RISE       1
spi0.tx_shift_reg_i15_LC_15_9_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.rx__5_i8_LC_17_7_2/in3
Capture Clock    : spi0.rx__5_i8_LC_17_7_2/clk
Setup Constraint : 1000000p
Path slack       : 998044p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1493
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3324
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2370/I                          LocalMux                       0              1831  996893  RISE       1
I__2370/O                          LocalMux                     330              2160  996893  RISE       1
I__2381/I                          InMux                          0              2160  996893  RISE       1
I__2381/O                          InMux                        259              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/in3       LogicCell40_SEQ_MODE_0000      0              2420  996893  RISE       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    316              2735  996893  RISE      23
I__2088/I                          LocalMux                       0              2735  997847  RISE       1
I__2088/O                          LocalMux                     330              3065  997847  RISE       1
I__2107/I                          InMux                          0              3065  998043  RISE       1
I__2107/O                          InMux                        259              3324  998043  RISE       1
spi0.rx__5_i8_LC_17_7_2/in3        LogicCell40_SEQ_MODE_1000      0              3324  998043  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_17_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i7_LC_16_9_2/in0
Capture Clock    : spi0.t_FSM_i7_LC_16_9_2/clk
Setup Constraint : 1000000p
Path slack       : 998099p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000519

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2372/I                          LocalMux                       0              1831  995497  RISE       1
I__2372/O                          LocalMux                     330              2160  995497  RISE       1
I__2389/I                          InMux                          0              2160  998099  RISE       1
I__2389/O                          InMux                        259              2420  998099  RISE       1
spi0.t_FSM_i7_LC_16_9_2/in0        LogicCell40_SEQ_MODE_1010      0              2420  998099  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i7_LC_16_9_2/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i6_LC_15_8_0/lcout
Path End         : spi0.tx_shift_reg_i7_LC_16_8_1/in1
Capture Clock    : spi0.tx_shift_reg_i7_LC_16_8_1/clk
Setup Constraint : 1000000p
Path slack       : 998120p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001199

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3079
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i6_LC_15_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i6_LC_15_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998120  RISE       1
I__1356/I                             Odrv4                          0              2139  998120  RISE       1
I__1356/O                             Odrv4                        351              2490  998120  RISE       1
I__1357/I                             LocalMux                       0              2490  998120  RISE       1
I__1357/O                             LocalMux                     330              2819  998120  RISE       1
I__1358/I                             InMux                          0              2819  998120  RISE       1
I__1358/O                             InMux                        259              3079  998120  RISE       1
spi0.tx_shift_reg_i7_LC_16_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3079  998120  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i7_LC_16_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.CS_w_79_LC_18_9_0/in1
Capture Clock    : spi0.CS_w_79_LC_18_9_0/clk
Setup Constraint : 1000000p
Path slack       : 998120p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000589

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529  995315  RISE      13
I__2419/I                          Odrv4                          0              1529  995315  RISE       1
I__2419/O                          Odrv4                        351              1880  995315  RISE       1
I__2429/I                          LocalMux                       0              1880  998120  RISE       1
I__2429/O                          LocalMux                     330              2209  998120  RISE       1
I__2435/I                          InMux                          0              2209  998120  RISE       1
I__2435/O                          InMux                        259              2469  998120  RISE       1
spi0.CS_w_79_LC_18_9_0/in1         LogicCell40_SEQ_MODE_1001      0              2469  998120  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2477/I                        LocalMux                       0               351  RISE       1
I__2477/O                        LocalMux                     330               680  RISE       1
I__2487/I                        ClkMux                         0               680  RISE       1
I__2487/O                        ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_18_9_0/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_17_7_1/in2
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_17_7_1/clk
Setup Constraint : 1000000p
Path slack       : 998232p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1206
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2375/I                                                 Odrv4                          0              1831  997195  RISE       1
I__2375/O                                                 Odrv4                        351              2181  997195  RISE       1
I__2395/I                                                 LocalMux                       0              2181  997195  RISE       1
I__2395/O                                                 LocalMux                     330              2511  997195  RISE       1
I__2411/I                                                 InMux                          0              2511  997195  RISE       1
I__2411/O                                                 InMux                        259              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in3    LogicCell40_SEQ_MODE_0000      0              2770  997195  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/ltout  LogicCell40_SEQ_MODE_0000    267              3037  998233  RISE       1
I__1673/I                                                 CascadeMux                     0              3037  998233  RISE       1
I__1673/O                                                 CascadeMux                     0              3037  998233  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_7_1/in2                       LogicCell40_SEQ_MODE_1000      0              3037  998233  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_w_79_LC_18_9_0/lcout
Path End         : spi0.CS_81_LC_18_6_0/in3
Capture Clock    : spi0.CS_81_LC_18_6_0/clk
Setup Constraint : 1000000p
Path slack       : 998246p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000715

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2477/I                        LocalMux                       0               351  RISE       1
I__2477/O                        LocalMux                     330               680  RISE       1
I__2487/I                        ClkMux                         0               680  RISE       1
I__2487/O                        ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_18_9_0/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_w_79_LC_18_9_0/lcout  LogicCell40_SEQ_MODE_1001    540              1529  998247  RISE       1
I__2276/I                     Odrv4                          0              1529  998247  RISE       1
I__2276/O                     Odrv4                        351              1880  998247  RISE       1
I__2277/I                     LocalMux                       0              1880  998247  RISE       1
I__2277/O                     LocalMux                     330              2209  998247  RISE       1
I__2278/I                     InMux                          0              2209  998247  RISE       1
I__2278/O                     InMux                        259              2469  998247  RISE       1
spi0.CS_81_LC_18_6_0/in3      LogicCell40_SEQ_MODE_1011      0              2469  998247  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2482/I                        LocalMux                       0               351  RISE       1
I__2482/O                        LocalMux                     330               680  RISE       1
I__2494/I                        ClkMux                         0               680  RISE       1
I__2494/O                        ClkMux                       309               989  RISE       1
spi0.CS_81_LC_18_6_0/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i9_LC_17_10_0/lcout
Path End         : spi0.t_FSM_i10_LC_16_10_7/in3
Capture Clock    : spi0.t_FSM_i10_LC_16_10_7/clk
Setup Constraint : 1000000p
Path slack       : 998247p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_17_10_0/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i9_LC_17_10_0/lcout  LogicCell40_SEQ_MODE_1010    540              2181  998247  RISE       1
I__1856/I                       LocalMux                       0              2181  998247  RISE       1
I__1856/O                       LocalMux                     330              2511  998247  RISE       1
I__1857/I                       InMux                          0              2511  998247  RISE       1
I__1857/O                       InMux                        259              2770  998247  RISE       1
spi0.t_FSM_i10_LC_16_10_7/in3   LogicCell40_SEQ_MODE_1010      0              2770  998247  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i10_LC_16_10_7/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.CS_w_79_LC_18_9_0/in3
Capture Clock    : spi0.CS_w_79_LC_18_9_0/clk
Setup Constraint : 1000000p
Path slack       : 998246p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000715

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529  995617  RISE      16
I__2445/I                          Odrv4                          0              1529  998247  RISE       1
I__2445/O                          Odrv4                        351              1880  998247  RISE       1
I__2459/I                          LocalMux                       0              1880  998247  RISE       1
I__2459/O                          LocalMux                     330              2209  998247  RISE       1
I__2466/I                          InMux                          0              2209  998247  RISE       1
I__2466/O                          InMux                        259              2469  998247  RISE       1
spi0.CS_w_79_LC_18_9_0/in3         LogicCell40_SEQ_MODE_1001      0              2469  998247  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2477/I                        LocalMux                       0               351  RISE       1
I__2477/O                        LocalMux                     330               680  RISE       1
I__2487/I                        ClkMux                         0               680  RISE       1
I__2487/O                        ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_18_9_0/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i8_LC_16_9_7/in3
Capture Clock    : spi0.t_FSM_i8_LC_16_9_7/clk
Setup Constraint : 1000000p
Path slack       : 998295p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000715

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2372/I                          LocalMux                       0              1831  995497  RISE       1
I__2372/O                          LocalMux                     330              2160  995497  RISE       1
I__2390/I                          InMux                          0              2160  998296  RISE       1
I__2390/O                          InMux                        259              2420  998296  RISE       1
spi0.t_FSM_i8_LC_16_9_7/in3        LogicCell40_SEQ_MODE_1010      0              2420  998296  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i8_LC_16_9_7/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i0_LC_18_7_6/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_18_7_6/in0
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_18_7_6/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i0_LC_18_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i0_LC_18_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              1880  998401  RISE       5
I__2147/I                              LocalMux                       0              1880  998401  RISE       1
I__2147/O                              LocalMux                     330              2209  998401  RISE       1
I__2149/I                              InMux                          0              2209  998401  RISE       1
I__2149/O                              InMux                        259              2469  998401  RISE       1
spi0.Rx_Lower_Byte_i0_LC_18_7_6/in0    LogicCell40_SEQ_MODE_1000      0              2469  998401  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i0_LC_18_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i1_LC_18_7_4/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_18_7_4/in0
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_18_7_4/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i1_LC_18_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i1_LC_18_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              1880  998401  RISE       5
I__2170/I                              LocalMux                       0              1880  998401  RISE       1
I__2170/O                              LocalMux                     330              2209  998401  RISE       1
I__2173/I                              InMux                          0              2209  998401  RISE       1
I__2173/O                              InMux                        259              2469  998401  RISE       1
spi0.Rx_Lower_Byte_i1_LC_18_7_4/in0    LogicCell40_SEQ_MODE_1000      0              2469  998401  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i1_LC_18_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i4_LC_17_7_6/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_17_7_6/in0
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_17_7_6/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i4_LC_17_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998401  RISE       5
I__1617/I                              LocalMux                       0              2181  998401  RISE       1
I__1617/O                              LocalMux                     330              2511  998401  RISE       1
I__1620/I                              InMux                          0              2511  998401  RISE       1
I__1620/O                              InMux                        259              2770  998401  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_7_6/in0    LogicCell40_SEQ_MODE_1000      0              2770  998401  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i5_LC_17_7_4/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_17_7_4/in0
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_17_7_4/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i5_LC_17_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998401  RISE       5
I__1645/I                              LocalMux                       0              2181  998401  RISE       1
I__1645/O                              LocalMux                     330              2511  998401  RISE       1
I__1647/I                              InMux                          0              2511  998401  RISE       1
I__1647/O                              InMux                        259              2770  998401  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_7_4/in0    LogicCell40_SEQ_MODE_1000      0              2770  998401  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i7_LC_16_9_2/lcout
Path End         : spi0.t_FSM_i8_LC_16_9_7/in0
Capture Clock    : spi0.t_FSM_i8_LC_16_9_7/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000519

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2118
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i7_LC_16_9_2/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i7_LC_16_9_2/lcout  LogicCell40_SEQ_MODE_1010    540              1529  998401  RISE       1
I__1449/I                      LocalMux                       0              1529  998401  RISE       1
I__1449/O                      LocalMux                     330              1859  998401  RISE       1
I__1450/I                      InMux                          0              1859  998401  RISE       1
I__1450/O                      InMux                        259              2118  998401  RISE       1
spi0.t_FSM_i8_LC_16_9_7/in0    LogicCell40_SEQ_MODE_1010      0              2118  998401  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i8_LC_16_9_7/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i11_LC_16_8_3/lcout
Path End         : spi0.tx_shift_reg_i12_LC_15_8_2/in0
Capture Clock    : spi0.tx_shift_reg_i12_LC_15_8_2/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001129

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i11_LC_16_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i11_LC_16_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998401  RISE       1
I__1342/I                              LocalMux                       0              2139  998401  RISE       1
I__1342/O                              LocalMux                     330              2469  998401  RISE       1
I__1343/I                              InMux                          0              2469  998401  RISE       1
I__1343/O                              InMux                        259              2728  998401  RISE       1
spi0.tx_shift_reg_i12_LC_15_8_2/in0    LogicCell40_SEQ_MODE_1000      0              2728  998401  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i12_LC_15_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i2_LC_15_8_5/lcout
Path End         : spi0.tx_shift_reg_i3_LC_15_8_4/in0
Capture Clock    : spi0.tx_shift_reg_i3_LC_15_8_4/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001129

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i2_LC_15_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i2_LC_15_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998401  RISE       1
I__1205/I                             LocalMux                       0              2139  998401  RISE       1
I__1205/O                             LocalMux                     330              2469  998401  RISE       1
I__1206/I                             InMux                          0              2469  998401  RISE       1
I__1206/O                             InMux                        259              2728  998401  RISE       1
spi0.tx_shift_reg_i3_LC_15_8_4/in0    LogicCell40_SEQ_MODE_1000      0              2728  998401  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i3_LC_15_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i0_LC_16_10_2/in0
Capture Clock    : spi0.t_FSM_i0_LC_16_10_2/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2376/I                          LocalMux                       0              1831  996914  RISE       1
I__2376/O                          LocalMux                     330              2160  996914  RISE       1
I__2397/I                          InMux                          0              2160  998401  RISE       1
I__2397/O                          InMux                        259              2420  998401  RISE       1
spi0.t_FSM_i0_LC_16_10_2/in0       LogicCell40_SEQ_MODE_1011      0              2420  998401  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i0_LC_16_10_2/clk     LogicCell40_SEQ_MODE_1011      0              1290  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.state_reg_i1_LC_17_9_1/in0
Capture Clock    : spi0.state_reg_i1_LC_17_9_1/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2371/I                          LocalMux                       0              1831  995161  RISE       1
I__2371/O                          LocalMux                     330              2160  995161  RISE       1
I__2384/I                          InMux                          0              2160  998401  RISE       1
I__2384/O                          InMux                        259              2420  998401  RISE       1
spi0.state_reg_i1_LC_17_9_1/in0    LogicCell40_SEQ_MODE_1010      0              2420  998401  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i1_LC_17_9_3/in0
Capture Clock    : spi0.t_FSM_i1_LC_17_9_3/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2371/I                          LocalMux                       0              1831  995161  RISE       1
I__2371/O                          LocalMux                     330              2160  995161  RISE       1
I__2385/I                          InMux                          0              2160  998401  RISE       1
I__2385/O                          InMux                        259              2420  998401  RISE       1
spi0.t_FSM_i1_LC_17_9_3/in0        LogicCell40_SEQ_MODE_1010      0              2420  998401  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_17_9_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i11_LC_16_10_6/in0
Capture Clock    : spi0.t_FSM_i11_LC_16_10_6/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2376/I                          LocalMux                       0              1831  996914  RISE       1
I__2376/O                          LocalMux                     330              2160  996914  RISE       1
I__2398/I                          InMux                          0              2160  998401  RISE       1
I__2398/O                          InMux                        259              2420  998401  RISE       1
spi0.t_FSM_i11_LC_16_10_6/in0      LogicCell40_SEQ_MODE_1010      0              2420  998401  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i11_LC_16_10_6/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i13_LC_16_10_4/in0
Capture Clock    : spi0.t_FSM_i13_LC_16_10_4/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2376/I                          LocalMux                       0              1831  996914  RISE       1
I__2376/O                          LocalMux                     330              2160  996914  RISE       1
I__2399/I                          InMux                          0              2160  998401  RISE       1
I__2399/O                          InMux                        259              2420  998401  RISE       1
spi0.t_FSM_i13_LC_16_10_4/in0      LogicCell40_SEQ_MODE_1010      0              2420  998401  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i13_LC_16_10_4/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i15_LC_16_10_0/in0
Capture Clock    : spi0.t_FSM_i15_LC_16_10_0/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2376/I                          LocalMux                       0              1831  996914  RISE       1
I__2376/O                          LocalMux                     330              2160  996914  RISE       1
I__2400/I                          InMux                          0              2160  998401  RISE       1
I__2400/O                          InMux                        259              2420  998401  RISE       1
spi0.t_FSM_i15_LC_16_10_0/in0      LogicCell40_SEQ_MODE_1010      0              2420  998401  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i15_LC_16_10_0/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.busy_86_LC_17_7_7/in0
Capture Clock    : spi0.busy_86_LC_17_7_7/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2375/I                          Odrv4                          0              1831  997195  RISE       1
I__2375/O                          Odrv4                        351              2181  997195  RISE       1
I__2395/I                          LocalMux                       0              2181  997195  RISE       1
I__2395/O                          LocalMux                     330              2511  997195  RISE       1
I__2412/I                          InMux                          0              2511  998401  RISE       1
I__2412/O                          InMux                        259              2770  998401  RISE       1
spi0.busy_86_LC_17_7_7/in0         LogicCell40_SEQ_MODE_1000      0              2770  998401  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_17_7_7/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.state_reg_i2_LC_16_9_0/in0
Capture Clock    : spi0.state_reg_i2_LC_16_9_0/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000519

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2118
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529  995617  RISE      16
I__2442/I                          LocalMux                       0              1529  995715  RISE       1
I__2442/O                          LocalMux                     330              1859  995715  RISE       1
I__2455/I                          InMux                          0              1859  998401  RISE       1
I__2455/O                          InMux                        259              2118  998401  RISE       1
spi0.state_reg_i2_LC_16_9_0/in0    LogicCell40_SEQ_MODE_1010      0              2118  998401  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i0_LC_16_7_0/lcout
Path End         : spi0.tx_shift_reg_i1_LC_16_8_2/in1
Capture Clock    : spi0.tx_shift_reg_i1_LC_16_8_2/clk
Setup Constraint : 1000000p
Path slack       : 998436p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001199

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2763
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2473/I                           Odrv4                          0                 0  FALL       1
I__2473/O                           Odrv4                        372               372  FALL       1
I__2484/I                           Span4Mux_v                     0               372  FALL       1
I__2484/O                           Span4Mux_v                   372               743  FALL       1
I__2496/I                           LocalMux                       0               743  FALL       1
I__2496/O                           LocalMux                     309              1052  FALL       1
I__2504/I                           ClkMux                         0              1052  FALL       1
I__2504/O                           ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O          INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_16_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i0_LC_16_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998436  RISE       1
I__1352/I                             Odrv4                          0              1823  998436  RISE       1
I__1352/O                             Odrv4                        351              2174  998436  RISE       1
I__1353/I                             LocalMux                       0              2174  998436  RISE       1
I__1353/O                             LocalMux                     330              2504  998436  RISE       1
I__1354/I                             InMux                          0              2504  998436  RISE       1
I__1354/O                             InMux                        259              2763  998436  RISE       1
spi0.tx_shift_reg_i1_LC_16_8_2/in1    LogicCell40_SEQ_MODE_1000      0              2763  998436  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i1_LC_16_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_18_8_4/lcout
Path End         : spi0.rx__5_i3_LC_18_8_7/in1
Capture Clock    : spi0.rx__5_i3_LC_18_8_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000589

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2118
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i2_LC_18_8_4/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_18_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              1529  998471  RISE       2
I__2116/I                      LocalMux                       0              1529  998471  RISE       1
I__2116/O                      LocalMux                     330              1859  998471  RISE       1
I__2118/I                      InMux                          0              1859  998471  RISE       1
I__2118/O                      InMux                        259              2118  998471  RISE       1
spi0.rx__5_i3_LC_18_8_7/in1    LogicCell40_SEQ_MODE_1000      0              2118  998471  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i3_LC_18_8_7/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_18_7_7/lcout
Path End         : spi0.rx__5_i7_LC_18_7_0/in1
Capture Clock    : spi0.rx__5_i7_LC_18_7_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i6_LC_18_7_7/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_18_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              1880  998471  RISE       2
I__2140/I                      LocalMux                       0              1880  998471  RISE       1
I__2140/O                      LocalMux                     330              2209  998471  RISE       1
I__2142/I                      InMux                          0              2209  998471  RISE       1
I__2142/O                      InMux                        259              2469  998471  RISE       1
spi0.rx__5_i7_LC_18_7_0/in1    LogicCell40_SEQ_MODE_1000      0              2469  998471  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_18_7_0/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i3_LC_18_7_3/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_18_7_3/in1
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_18_7_3/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i3_LC_18_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i3_LC_18_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              1880  998471  RISE       5
I__2187/I                              LocalMux                       0              1880  998471  RISE       1
I__2187/O                              LocalMux                     330              2209  998471  RISE       1
I__2190/I                              InMux                          0              2209  998471  RISE       1
I__2190/O                              InMux                        259              2469  998471  RISE       1
spi0.Rx_Lower_Byte_i3_LC_18_7_3/in1    LogicCell40_SEQ_MODE_1000      0              2469  998471  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i3_LC_18_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i2_LC_18_7_1/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_18_7_1/in1
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_18_7_1/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i2_LC_18_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i2_LC_18_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              1880  998471  RISE       5
I__1879/I                              LocalMux                       0              1880  998471  RISE       1
I__1879/O                              LocalMux                     330              2209  998471  RISE       1
I__1882/I                              InMux                          0              2209  998471  RISE       1
I__1882/O                              InMux                        259              2469  998471  RISE       1
spi0.Rx_Lower_Byte_i2_LC_18_7_1/in1    LogicCell40_SEQ_MODE_1000      0              2469  998471  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i2_LC_18_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i6_LC_17_7_5/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_17_7_5/in1
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_17_7_5/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i6_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998471  RISE       5
I__1629/I                              LocalMux                       0              2181  998471  RISE       1
I__1629/O                              LocalMux                     330              2511  998471  RISE       1
I__1632/I                              InMux                          0              2511  998471  RISE       1
I__1632/O                              InMux                        259              2770  998471  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_7_5/in1    LogicCell40_SEQ_MODE_1000      0              2770  998471  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i9_LC_17_7_3/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_17_7_1/in1
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_17_7_1/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.rx__5_i9_LC_17_7_3/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i9_LC_17_7_3/lcout        LogicCell40_SEQ_MODE_1000    540              2181  998471  RISE       1
I__1655/I                            LocalMux                       0              2181  998471  RISE       1
I__1655/O                            LocalMux                     330              2511  998471  RISE       1
I__1656/I                            InMux                          0              2511  998471  RISE       1
I__1656/O                            InMux                        259              2770  998471  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_7_1/in1  LogicCell40_SEQ_MODE_1000      0              2770  998471  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i10_LC_16_10_7/lcout
Path End         : spi0.t_FSM_i11_LC_16_10_6/in1
Capture Clock    : spi0.t_FSM_i11_LC_16_10_6/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i10_LC_16_10_7/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i10_LC_16_10_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831  998471  RISE       1
I__1433/I                        LocalMux                       0              1831  998471  RISE       1
I__1433/O                        LocalMux                     330              2160  998471  RISE       1
I__1434/I                        InMux                          0              2160  998471  RISE       1
I__1434/O                        InMux                        259              2420  998471  RISE       1
spi0.t_FSM_i11_LC_16_10_6/in1    LogicCell40_SEQ_MODE_1010      0              2420  998471  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i11_LC_16_10_6/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i12_LC_16_10_5/lcout
Path End         : spi0.t_FSM_i13_LC_16_10_4/in1
Capture Clock    : spi0.t_FSM_i13_LC_16_10_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i12_LC_16_10_5/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i12_LC_16_10_5/lcout  LogicCell40_SEQ_MODE_1010    540              1831  998471  RISE       1
I__1438/I                        LocalMux                       0              1831  998471  RISE       1
I__1438/O                        LocalMux                     330              2160  998471  RISE       1
I__1439/I                        InMux                          0              2160  998471  RISE       1
I__1439/O                        InMux                        259              2420  998471  RISE       1
spi0.t_FSM_i13_LC_16_10_4/in1    LogicCell40_SEQ_MODE_1010      0              2420  998471  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i13_LC_16_10_4/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i14_LC_16_10_3/lcout
Path End         : spi0.t_FSM_i15_LC_16_10_0/in1
Capture Clock    : spi0.t_FSM_i15_LC_16_10_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i14_LC_16_10_3/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i14_LC_16_10_3/lcout  LogicCell40_SEQ_MODE_1010    540              1831  998471  RISE       1
I__1443/I                        LocalMux                       0              1831  998471  RISE       1
I__1443/O                        LocalMux                     330              2160  998471  RISE       1
I__1444/I                        InMux                          0              2160  998471  RISE       1
I__1444/O                        InMux                        259              2420  998471  RISE       1
spi0.t_FSM_i15_LC_16_10_0/in1    LogicCell40_SEQ_MODE_1010      0              2420  998471  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i15_LC_16_10_0/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i15_LC_16_10_0/lcout
Path End         : spi0.t_FSM_i0_LC_16_10_2/in1
Capture Clock    : spi0.t_FSM_i0_LC_16_10_2/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i15_LC_16_10_0/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i15_LC_16_10_0/lcout  LogicCell40_SEQ_MODE_1010    540              1831  998471  RISE       1
I__1446/I                        LocalMux                       0              1831  998471  RISE       1
I__1446/O                        LocalMux                     330              2160  998471  RISE       1
I__1447/I                        InMux                          0              2160  998471  RISE       1
I__1447/O                        InMux                        259              2420  998471  RISE       1
spi0.t_FSM_i0_LC_16_10_2/in1     LogicCell40_SEQ_MODE_1011      0              2420  998471  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i0_LC_16_10_2/clk     LogicCell40_SEQ_MODE_1011      0              1290  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i10_LC_16_8_6/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_8_3/in1
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_8_3/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001199

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i10_LC_16_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i10_LC_16_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998471  RISE       1
I__1423/I                              LocalMux                       0              2139  998471  RISE       1
I__1423/O                              LocalMux                     330              2469  998471  RISE       1
I__1424/I                              InMux                          0              2469  998471  RISE       1
I__1424/O                              InMux                        259              2728  998471  RISE       1
spi0.tx_shift_reg_i11_LC_16_8_3/in1    LogicCell40_SEQ_MODE_1000      0              2728  998471  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i11_LC_16_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i9_LC_16_8_4/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_8_6/in1
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_8_6/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001199

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i9_LC_16_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i9_LC_16_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998471  RISE       1
I__1426/I                             LocalMux                       0              2139  998471  RISE       1
I__1426/O                             LocalMux                     330              2469  998471  RISE       1
I__1427/I                             InMux                          0              2469  998471  RISE       1
I__1427/O                             InMux                        259              2728  998471  RISE       1
spi0.tx_shift_reg_i10_LC_16_8_6/in1   LogicCell40_SEQ_MODE_1000      0              2728  998471  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i10_LC_16_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i7_LC_16_8_1/lcout
Path End         : spi0.tx_shift_reg_i8_LC_16_8_7/in1
Capture Clock    : spi0.tx_shift_reg_i8_LC_16_8_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001199

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i7_LC_16_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i7_LC_16_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998471  RISE       1
I__1397/I                             LocalMux                       0              2139  998471  RISE       1
I__1397/O                             LocalMux                     330              2469  998471  RISE       1
I__1398/I                             InMux                          0              2469  998471  RISE       1
I__1398/O                             InMux                        259              2728  998471  RISE       1
spi0.tx_shift_reg_i8_LC_16_8_7/in1    LogicCell40_SEQ_MODE_1000      0              2728  998471  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i8_LC_16_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i2_LC_17_9_2/in1
Capture Clock    : spi0.t_FSM_i2_LC_17_9_2/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2371/I                          LocalMux                       0              1831  995161  RISE       1
I__2371/O                          LocalMux                     330              2160  995161  RISE       1
I__2386/I                          InMux                          0              2160  998471  RISE       1
I__2386/O                          InMux                        259              2420  998471  RISE       1
spi0.t_FSM_i2_LC_17_9_2/in1        LogicCell40_SEQ_MODE_1010      0              2420  998471  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_17_9_2/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i3_LC_17_10_5/lcout
Path End         : spi0.t_FSM_i4_LC_17_10_4/in2
Capture Clock    : spi0.t_FSM_i4_LC_17_10_4/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i3_LC_17_10_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i3_LC_17_10_5/lcout  LogicCell40_SEQ_MODE_1010    540              2181  998499  RISE       1
I__1780/I                       LocalMux                       0              2181  998499  RISE       1
I__1780/O                       LocalMux                     330              2511  998499  RISE       1
I__1781/I                       InMux                          0              2511  998499  RISE       1
I__1781/O                       InMux                        259              2770  998499  RISE       1
I__1782/I                       CascadeMux                     0              2770  998499  RISE       1
I__1782/O                       CascadeMux                     0              2770  998499  RISE       1
spi0.t_FSM_i4_LC_17_10_4/in2    LogicCell40_SEQ_MODE_1010      0              2770  998499  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i4_LC_17_10_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i4_LC_17_10_4/lcout
Path End         : spi0.t_FSM_i5_LC_17_10_1/in2
Capture Clock    : spi0.t_FSM_i5_LC_17_10_1/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i4_LC_17_10_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i4_LC_17_10_4/lcout  LogicCell40_SEQ_MODE_1010    540              2181  998499  RISE       1
I__1835/I                       LocalMux                       0              2181  998499  RISE       1
I__1835/O                       LocalMux                     330              2511  998499  RISE       1
I__1836/I                       InMux                          0              2511  998499  RISE       1
I__1836/O                       InMux                        259              2770  998499  RISE       1
I__1837/I                       CascadeMux                     0              2770  998499  RISE       1
I__1837/O                       CascadeMux                     0              2770  998499  RISE       1
spi0.t_FSM_i5_LC_17_10_1/in2    LogicCell40_SEQ_MODE_1010      0              2770  998499  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i5_LC_17_10_1/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i5_LC_17_10_1/lcout
Path End         : spi0.t_FSM_i6_LC_17_10_2/in2
Capture Clock    : spi0.t_FSM_i6_LC_17_10_2/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i5_LC_17_10_1/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i5_LC_17_10_1/lcout  LogicCell40_SEQ_MODE_1010    540              2181  998499  RISE       1
I__1853/I                       LocalMux                       0              2181  998499  RISE       1
I__1853/O                       LocalMux                     330              2511  998499  RISE       1
I__1854/I                       InMux                          0              2511  998499  RISE       1
I__1854/O                       InMux                        259              2770  998499  RISE       1
I__1855/I                       CascadeMux                     0              2770  998499  RISE       1
I__1855/O                       CascadeMux                     0              2770  998499  RISE       1
spi0.t_FSM_i6_LC_17_10_2/in2    LogicCell40_SEQ_MODE_1010      0              2770  998499  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i11_LC_16_10_6/lcout
Path End         : spi0.t_FSM_i12_LC_16_10_5/in2
Capture Clock    : spi0.t_FSM_i12_LC_16_10_5/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i11_LC_16_10_6/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i11_LC_16_10_6/lcout  LogicCell40_SEQ_MODE_1010    540              1831  998499  RISE       1
I__1435/I                        LocalMux                       0              1831  998499  RISE       1
I__1435/O                        LocalMux                     330              2160  998499  RISE       1
I__1436/I                        InMux                          0              2160  998499  RISE       1
I__1436/O                        InMux                        259              2420  998499  RISE       1
I__1437/I                        CascadeMux                     0              2420  998499  RISE       1
I__1437/O                        CascadeMux                     0              2420  998499  RISE       1
spi0.t_FSM_i12_LC_16_10_5/in2    LogicCell40_SEQ_MODE_1010      0              2420  998499  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i12_LC_16_10_5/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i13_LC_16_10_4/lcout
Path End         : spi0.t_FSM_i14_LC_16_10_3/in2
Capture Clock    : spi0.t_FSM_i14_LC_16_10_3/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i13_LC_16_10_4/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i13_LC_16_10_4/lcout  LogicCell40_SEQ_MODE_1010    540              1831  998499  RISE       1
I__1440/I                        LocalMux                       0              1831  998499  RISE       1
I__1440/O                        LocalMux                     330              2160  998499  RISE       1
I__1441/I                        InMux                          0              2160  998499  RISE       1
I__1441/O                        InMux                        259              2420  998499  RISE       1
I__1442/I                        CascadeMux                     0              2420  998499  RISE       1
I__1442/O                        CascadeMux                     0              2420  998499  RISE       1
spi0.t_FSM_i14_LC_16_10_3/in2    LogicCell40_SEQ_MODE_1010      0              2420  998499  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i14_LC_16_10_3/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i0_LC_16_10_2/lcout
Path End         : spi0.t_FSM_i1_LC_17_9_3/in2
Capture Clock    : spi0.t_FSM_i1_LC_17_9_3/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i0_LC_16_10_2/clk     LogicCell40_SEQ_MODE_1011      0              1290  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i0_LC_16_10_2/lcout  LogicCell40_SEQ_MODE_1011    540              1831  998499  RISE       1
I__1682/I                       LocalMux                       0              1831  998499  RISE       1
I__1682/O                       LocalMux                     330              2160  998499  RISE       1
I__1683/I                       InMux                          0              2160  998499  RISE       1
I__1683/O                       InMux                        259              2420  998499  RISE       1
I__1684/I                       CascadeMux                     0              2420  998499  RISE       1
I__1684/O                       CascadeMux                     0              2420  998499  RISE       1
spi0.t_FSM_i1_LC_17_9_3/in2     LogicCell40_SEQ_MODE_1010      0              2420  998499  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_17_9_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i8_LC_16_8_7/lcout
Path End         : spi0.tx_shift_reg_i9_LC_16_8_4/in2
Capture Clock    : spi0.tx_shift_reg_i9_LC_16_8_4/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001227

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i8_LC_16_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i8_LC_16_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998499  RISE       1
I__1389/I                             LocalMux                       0              2139  998499  RISE       1
I__1389/O                             LocalMux                     330              2469  998499  RISE       1
I__1390/I                             InMux                          0              2469  998499  RISE       1
I__1390/O                             InMux                        259              2728  998499  RISE       1
I__1391/I                             CascadeMux                     0              2728  998499  RISE       1
I__1391/O                             CascadeMux                     0              2728  998499  RISE       1
spi0.tx_shift_reg_i9_LC_16_8_4/in2    LogicCell40_SEQ_MODE_1000      0              2728  998499  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i9_LC_16_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i10_LC_16_10_7/in2
Capture Clock    : spi0.t_FSM_i10_LC_16_10_7/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2378/I                          LocalMux                       0              1831  998499  RISE       1
I__2378/O                          LocalMux                     330              2160  998499  RISE       1
I__2405/I                          InMux                          0              2160  998499  RISE       1
I__2405/O                          InMux                        259              2420  998499  RISE       1
I__2415/I                          CascadeMux                     0              2420  998499  RISE       1
I__2415/O                          CascadeMux                     0              2420  998499  RISE       1
spi0.t_FSM_i10_LC_16_10_7/in2      LogicCell40_SEQ_MODE_1010      0              2420  998499  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i10_LC_16_10_7/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_18_8_7/lcout
Path End         : spi0.rx__5_i4_LC_18_8_6/in3
Capture Clock    : spi0.rx__5_i4_LC_18_8_6/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000715

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2118
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i3_LC_18_8_7/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_18_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              1529  998597  RISE       2
I__2078/I                      LocalMux                       0              1529  998597  RISE       1
I__2078/O                      LocalMux                     330              1859  998597  RISE       1
I__2080/I                      InMux                          0              1859  998597  RISE       1
I__2080/O                      InMux                        259              2118  998597  RISE       1
spi0.rx__5_i4_LC_18_8_6/in3    LogicCell40_SEQ_MODE_1000      0              2118  998597  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i4_LC_18_8_6/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i1_LC_18_8_5/lcout
Path End         : spi0.rx__5_i2_LC_18_8_4/in3
Capture Clock    : spi0.rx__5_i2_LC_18_8_4/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000715

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2118
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i1_LC_18_8_5/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i1_LC_18_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              1529  998597  RISE       1
I__2124/I                      LocalMux                       0              1529  998597  RISE       1
I__2124/O                      LocalMux                     330              1859  998597  RISE       1
I__2125/I                      InMux                          0              1859  998597  RISE       1
I__2125/O                      InMux                        259              2118  998597  RISE       1
spi0.rx__5_i2_LC_18_8_4/in3    LogicCell40_SEQ_MODE_1000      0              2118  998597  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i2_LC_18_8_4/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_17_7_2/lcout
Path End         : spi0.rx__5_i9_LC_17_7_3/in3
Capture Clock    : spi0.rx__5_i9_LC_17_7_3/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_17_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_17_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998597  RISE       2
I__1642/I                      LocalMux                       0              2181  998597  RISE       1
I__1642/O                      LocalMux                     330              2511  998597  RISE       1
I__1643/I                      InMux                          0              2511  998597  RISE       1
I__1643/O                      InMux                        259              2770  998597  RISE       1
spi0.rx__5_i9_LC_17_7_3/in3    LogicCell40_SEQ_MODE_1000      0              2770  998597  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.rx__5_i9_LC_17_7_3/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i7_LC_17_7_1/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_17_7_1/in3
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_17_7_1/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i7_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998597  RISE       5
I__1657/I                              LocalMux                       0              2181  998597  RISE       1
I__1657/O                              LocalMux                     330              2511  998597  RISE       1
I__1660/I                              InMux                          0              2511  998597  RISE       1
I__1660/O                              InMux                        259              2770  998597  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_7_1/in3    LogicCell40_SEQ_MODE_1000      0              2770  998597  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i1_LC_16_8_2/lcout
Path End         : spi0.tx_shift_reg_i2_LC_15_8_5/in3
Capture Clock    : spi0.tx_shift_reg_i2_LC_15_8_5/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001326

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i1_LC_16_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i1_LC_16_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998597  RISE       1
I__1350/I                             LocalMux                       0              2139  998597  RISE       1
I__1350/O                             LocalMux                     330              2469  998597  RISE       1
I__1351/I                             InMux                          0              2469  998597  RISE       1
I__1351/O                             InMux                        259              2728  998597  RISE       1
spi0.tx_shift_reg_i2_LC_15_8_5/in3    LogicCell40_SEQ_MODE_1000      0              2728  998597  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i2_LC_15_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i4_LC_15_8_7/lcout
Path End         : spi0.tx_shift_reg_i5_LC_15_8_6/in3
Capture Clock    : spi0.tx_shift_reg_i5_LC_15_8_6/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001326

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i4_LC_15_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i4_LC_15_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998597  RISE       1
I__1294/I                             LocalMux                       0              2139  998597  RISE       1
I__1294/O                             LocalMux                     330              2469  998597  RISE       1
I__1295/I                             InMux                          0              2469  998597  RISE       1
I__1295/O                             InMux                        259              2728  998597  RISE       1
spi0.tx_shift_reg_i5_LC_15_8_6/in3    LogicCell40_SEQ_MODE_1000      0              2728  998597  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i5_LC_15_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i5_LC_15_8_6/lcout
Path End         : spi0.tx_shift_reg_i6_LC_15_8_0/in3
Capture Clock    : spi0.tx_shift_reg_i6_LC_15_8_0/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001326

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i5_LC_15_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i5_LC_15_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998597  RISE       1
I__1298/I                             LocalMux                       0              2139  998597  RISE       1
I__1298/O                             LocalMux                     330              2469  998597  RISE       1
I__1299/I                             InMux                          0              2469  998597  RISE       1
I__1299/O                             InMux                        259              2728  998597  RISE       1
spi0.tx_shift_reg_i6_LC_15_8_0/in3    LogicCell40_SEQ_MODE_1000      0              2728  998597  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i6_LC_15_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i3_LC_15_8_4/lcout
Path End         : spi0.tx_shift_reg_i4_LC_15_8_7/in3
Capture Clock    : spi0.tx_shift_reg_i4_LC_15_8_7/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001326

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i3_LC_15_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i3_LC_15_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998597  RISE       1
I__1296/I                             LocalMux                       0              2139  998597  RISE       1
I__1296/O                             LocalMux                     330              2469  998597  RISE       1
I__1297/I                             InMux                          0              2469  998597  RISE       1
I__1297/O                             InMux                        259              2728  998597  RISE       1
spi0.tx_shift_reg_i4_LC_15_8_7/in3    LogicCell40_SEQ_MODE_1000      0              2728  998597  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i4_LC_15_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i12_LC_15_8_2/lcout
Path End         : spi0.tx_shift_reg_i13_LC_15_8_1/in3
Capture Clock    : spi0.tx_shift_reg_i13_LC_15_8_1/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001326

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i12_LC_15_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i12_LC_15_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998597  RISE       1
I__1215/I                              LocalMux                       0              2139  998597  RISE       1
I__1215/O                              LocalMux                     330              2469  998597  RISE       1
I__1216/I                              InMux                          0              2469  998597  RISE       1
I__1216/O                              InMux                        259              2728  998597  RISE       1
spi0.tx_shift_reg_i13_LC_15_8_1/in3    LogicCell40_SEQ_MODE_1000      0              2728  998597  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i13_LC_15_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i13_LC_15_8_1/lcout
Path End         : spi0.tx_shift_reg_i14_LC_15_8_3/in3
Capture Clock    : spi0.tx_shift_reg_i14_LC_15_8_3/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001326

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i13_LC_15_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i13_LC_15_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998597  RISE       1
I__1207/I                              LocalMux                       0              2139  998597  RISE       1
I__1207/O                              LocalMux                     330              2469  998597  RISE       1
I__1208/I                              InMux                          0              2469  998597  RISE       1
I__1208/O                              InMux                        259              2728  998597  RISE       1
spi0.tx_shift_reg_i14_LC_15_8_3/in3    LogicCell40_SEQ_MODE_1000      0              2728  998597  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i14_LC_15_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_17_7_2/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_17_7_5/in3
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_17_7_5/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_17_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_17_7_2/lcout        LogicCell40_SEQ_MODE_1000    540              2181  998597  RISE       2
I__1642/I                            LocalMux                       0              2181  998597  RISE       1
I__1642/O                            LocalMux                     330              2511  998597  RISE       1
I__1644/I                            InMux                          0              2511  998597  RISE       1
I__1644/O                            InMux                        259              2770  998597  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_7_5/in3  LogicCell40_SEQ_MODE_1000      0              2770  998597  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i12_LC_16_10_5/in3
Capture Clock    : spi0.t_FSM_i12_LC_16_10_5/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2376/I                          LocalMux                       0              1831  996914  RISE       1
I__2376/O                          LocalMux                     330              2160  996914  RISE       1
I__2401/I                          InMux                          0              2160  998597  RISE       1
I__2401/O                          InMux                        259              2420  998597  RISE       1
spi0.t_FSM_i12_LC_16_10_5/in3      LogicCell40_SEQ_MODE_1010      0              2420  998597  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i12_LC_16_10_5/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i14_LC_16_10_3/in3
Capture Clock    : spi0.t_FSM_i14_LC_16_10_3/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2376/I                          LocalMux                       0              1831  996914  RISE       1
I__2376/O                          LocalMux                     330              2160  996914  RISE       1
I__2402/I                          InMux                          0              2160  998597  RISE       1
I__2402/O                          InMux                        259              2420  998597  RISE       1
spi0.t_FSM_i14_LC_16_10_3/in3      LogicCell40_SEQ_MODE_1010      0              2420  998597  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i14_LC_16_10_3/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_18_7_2/lcout
Path End         : spi0.rx__5_i6_LC_18_7_7/in3
Capture Clock    : spi0.rx__5_i6_LC_18_7_7/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i5_LC_18_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_18_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              1880  998597  RISE       2
I__2144/I                      LocalMux                       0              1880  998597  RISE       1
I__2144/O                      LocalMux                     330              2209  998597  RISE       1
I__2145/I                      InMux                          0              2209  998597  RISE       1
I__2145/O                      InMux                        259              2469  998597  RISE       1
spi0.rx__5_i6_LC_18_7_7/in3    LogicCell40_SEQ_MODE_1000      0              2469  998597  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i6_LC_18_7_7/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_18_7_2/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_18_7_3/in3
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_18_7_3/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i5_LC_18_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_18_7_2/lcout        LogicCell40_SEQ_MODE_1000    540              1880  998597  RISE       2
I__2144/I                            LocalMux                       0              1880  998597  RISE       1
I__2144/O                            LocalMux                     330              2209  998597  RISE       1
I__2146/I                            InMux                          0              2209  998597  RISE       1
I__2146/O                            InMux                        259              2469  998597  RISE       1
spi0.Rx_Lower_Byte_i3_LC_18_7_3/in3  LogicCell40_SEQ_MODE_1000      0              2469  998597  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i3_LC_18_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i1_LC_17_9_3/lcout
Path End         : spi0.t_FSM_i2_LC_17_9_2/in3
Capture Clock    : spi0.t_FSM_i2_LC_17_9_2/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_17_9_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i1_LC_17_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995245  RISE       2
I__1679/I                      LocalMux                       0              1831  995245  RISE       1
I__1679/O                      LocalMux                     330              2160  995245  RISE       1
I__1681/I                      InMux                          0              2160  998597  RISE       1
I__1681/O                      InMux                        259              2420  998597  RISE       1
spi0.t_FSM_i2_LC_17_9_2/in3    LogicCell40_SEQ_MODE_1010      0              2420  998597  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_17_9_2/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i3_LC_17_10_5/in0
Capture Clock    : spi0.t_FSM_i3_LC_17_10_5/clk
Setup Constraint : 1000000p
Path slack       : 998751p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2379/I                          LocalMux                       0              1831  998752  RISE       1
I__2379/O                          LocalMux                     330              2160  998752  RISE       1
I__2406/I                          InMux                          0              2160  998752  RISE       1
I__2406/O                          InMux                        259              2420  998752  RISE       1
spi0.t_FSM_i3_LC_17_10_5/in0       LogicCell40_SEQ_MODE_1010      0              2420  998752  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i3_LC_17_10_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.state_reg_i1_LC_17_9_1/in1
Capture Clock    : spi0.state_reg_i1_LC_17_9_1/clk
Setup Constraint : 1000000p
Path slack       : 998773p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2118
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529  995617  RISE      16
I__2441/I                          LocalMux                       0              1529  995617  RISE       1
I__2441/O                          LocalMux                     330              1859  995617  RISE       1
I__2451/I                          InMux                          0              1859  998773  RISE       1
I__2451/O                          InMux                        259              2118  998773  RISE       1
spi0.state_reg_i1_LC_17_9_1/in1    LogicCell40_SEQ_MODE_1010      0              2118  998773  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_18_7_0/lcout
Path End         : spi0.rx__5_i8_LC_17_7_2/in1
Capture Clock    : spi0.rx__5_i8_LC_17_7_2/clk
Setup Constraint : 1000000p
Path slack       : 998772p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_18_7_0/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_18_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              1880  998773  RISE       2
I__1893/I                      LocalMux                       0              1880  998773  RISE       1
I__1893/O                      LocalMux                     330              2209  998773  RISE       1
I__1894/I                      InMux                          0              2209  998773  RISE       1
I__1894/O                      InMux                        259              2469  998773  RISE       1
spi0.rx__5_i8_LC_17_7_2/in1    LogicCell40_SEQ_MODE_1000      0              2469  998773  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_17_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_18_7_0/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_17_7_4/in1
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_17_7_4/clk
Setup Constraint : 1000000p
Path slack       : 998772p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_18_7_0/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_18_7_0/lcout        LogicCell40_SEQ_MODE_1000    540              1880  998773  RISE       2
I__1893/I                            LocalMux                       0              1880  998773  RISE       1
I__1893/O                            LocalMux                     330              2209  998773  RISE       1
I__1895/I                            InMux                          0              2209  998773  RISE       1
I__1895/O                            InMux                        259              2469  998773  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_7_4/in1  LogicCell40_SEQ_MODE_1000      0              2469  998773  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_18_7_7/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_17_7_6/in1
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_17_7_6/clk
Setup Constraint : 1000000p
Path slack       : 998772p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i6_LC_18_7_7/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_18_7_7/lcout        LogicCell40_SEQ_MODE_1000    540              1880  998471  RISE       2
I__2141/I                            LocalMux                       0              1880  998773  RISE       1
I__2141/O                            LocalMux                     330              2209  998773  RISE       1
I__2143/I                            InMux                          0              2209  998773  RISE       1
I__2143/O                            InMux                        259              2469  998773  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_7_6/in1  LogicCell40_SEQ_MODE_1000      0              2469  998773  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.busy_86_LC_17_7_7/in2
Capture Clock    : spi0.busy_86_LC_17_7_7/clk
Setup Constraint : 1000000p
Path slack       : 998800p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529  995617  RISE      16
I__2444/I                          Odrv4                          0              1529  997412  RISE       1
I__2444/O                          Odrv4                        351              1880  997412  RISE       1
I__2458/I                          LocalMux                       0              1880  997412  RISE       1
I__2458/O                          LocalMux                     330              2209  997412  RISE       1
I__2465/I                          InMux                          0              2209  998801  RISE       1
I__2465/O                          InMux                        259              2469  998801  RISE       1
I__2468/I                          CascadeMux                     0              2469  998801  RISE       1
I__2468/O                          CascadeMux                     0              2469  998801  RISE       1
spi0.busy_86_LC_17_7_7/in2         LogicCell40_SEQ_MODE_1000      0              2469  998801  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_17_7_7/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_18_8_6/lcout
Path End         : spi0.rx__5_i5_LC_18_7_2/in1
Capture Clock    : spi0.rx__5_i5_LC_18_7_2/clk
Setup Constraint : 1000000p
Path slack       : 998822p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2118
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i4_LC_18_8_6/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_18_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              1529  998822  RISE       2
I__2120/I                      LocalMux                       0              1529  998822  RISE       1
I__2120/O                      LocalMux                     330              1859  998822  RISE       1
I__2122/I                      InMux                          0              1859  998822  RISE       1
I__2122/O                      InMux                        259              2118  998822  RISE       1
spi0.rx__5_i5_LC_18_7_2/in1    LogicCell40_SEQ_MODE_1000      0              2118  998822  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i5_LC_18_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_18_8_7/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_18_7_4/in1
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_18_7_4/clk
Setup Constraint : 1000000p
Path slack       : 998822p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2118
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i3_LC_18_8_7/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_18_8_7/lcout        LogicCell40_SEQ_MODE_1000    540              1529  998597  RISE       2
I__2079/I                            LocalMux                       0              1529  998822  RISE       1
I__2079/O                            LocalMux                     330              1859  998822  RISE       1
I__2081/I                            InMux                          0              1859  998822  RISE       1
I__2081/O                            InMux                        259              2118  998822  RISE       1
spi0.Rx_Lower_Byte_i1_LC_18_7_4/in1  LogicCell40_SEQ_MODE_1000      0              2118  998822  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i1_LC_18_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_18_8_4/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_18_7_6/in1
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_18_7_6/clk
Setup Constraint : 1000000p
Path slack       : 998822p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2118
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i2_LC_18_8_4/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_18_8_4/lcout        LogicCell40_SEQ_MODE_1000    540              1529  998471  RISE       2
I__2117/I                            LocalMux                       0              1529  998822  RISE       1
I__2117/O                            LocalMux                     330              1859  998822  RISE       1
I__2119/I                            InMux                          0              1859  998822  RISE       1
I__2119/O                            InMux                        259              2118  998822  RISE       1
spi0.Rx_Lower_Byte_i0_LC_18_7_6/in1  LogicCell40_SEQ_MODE_1000      0              2118  998822  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i0_LC_18_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i4_LC_17_10_4/in1
Capture Clock    : spi0.t_FSM_i4_LC_17_10_4/clk
Setup Constraint : 1000000p
Path slack       : 998821p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2379/I                          LocalMux                       0              1831  998752  RISE       1
I__2379/O                          LocalMux                     330              2160  998752  RISE       1
I__2407/I                          InMux                          0              2160  998822  RISE       1
I__2407/O                          InMux                        259              2420  998822  RISE       1
spi0.t_FSM_i4_LC_17_10_4/in1       LogicCell40_SEQ_MODE_1010      0              2420  998822  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i4_LC_17_10_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i6_LC_17_10_2/in1
Capture Clock    : spi0.t_FSM_i6_LC_17_10_2/clk
Setup Constraint : 1000000p
Path slack       : 998821p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2379/I                          LocalMux                       0              1831  998752  RISE       1
I__2379/O                          LocalMux                     330              2160  998752  RISE       1
I__2408/I                          InMux                          0              2160  998822  RISE       1
I__2408/O                          InMux                        259              2420  998822  RISE       1
spi0.t_FSM_i6_LC_17_10_2/in1       LogicCell40_SEQ_MODE_1010      0              2420  998822  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i9_LC_17_10_0/in1
Capture Clock    : spi0.t_FSM_i9_LC_17_10_0/clk
Setup Constraint : 1000000p
Path slack       : 998821p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2379/I                          LocalMux                       0              1831  998752  RISE       1
I__2379/O                          LocalMux                     330              2160  998752  RISE       1
I__2409/I                          InMux                          0              2160  998822  RISE       1
I__2409/O                          InMux                        259              2420  998822  RISE       1
spi0.t_FSM_i9_LC_17_10_0/in1       LogicCell40_SEQ_MODE_1010      0              2420  998822  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_17_10_0/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_17_9_2/lcout
Path End         : spi0.t_FSM_i3_LC_17_10_5/in1
Capture Clock    : spi0.t_FSM_i3_LC_17_10_5/clk
Setup Constraint : 1000000p
Path slack       : 998821p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_17_9_2/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_17_9_2/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995806  RISE       3
I__1831/I                      LocalMux                       0              1831  998822  RISE       1
I__1831/O                      LocalMux                     330              2160  998822  RISE       1
I__1834/I                      InMux                          0              2160  998822  RISE       1
I__1834/O                      InMux                        259              2420  998822  RISE       1
spi0.t_FSM_i3_LC_17_10_5/in1   LogicCell40_SEQ_MODE_1010      0              2420  998822  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i3_LC_17_10_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i5_LC_17_10_1/in1
Capture Clock    : spi0.t_FSM_i5_LC_17_10_1/clk
Setup Constraint : 1000000p
Path slack       : 998821p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995161  RISE      31
I__2374/I                          LocalMux                       0              1831  995946  RISE       1
I__2374/O                          LocalMux                     330              2160  995946  RISE       1
I__2393/I                          InMux                          0              2160  998822  RISE       1
I__2393/O                          InMux                        259              2420  998822  RISE       1
spi0.t_FSM_i5_LC_17_10_1/in1       LogicCell40_SEQ_MODE_1010      0              2420  998822  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i5_LC_17_10_1/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.busy_86_LC_17_7_7/in3
Capture Clock    : spi0.busy_86_LC_17_7_7/clk
Setup Constraint : 1000000p
Path slack       : 998899p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529  995315  RISE      13
I__2421/I                          Odrv4                          0              1529  997363  RISE       1
I__2421/O                          Odrv4                        351              1880  997363  RISE       1
I__2432/I                          LocalMux                       0              1880  997363  RISE       1
I__2432/O                          LocalMux                     330              2209  997363  RISE       1
I__2438/I                          InMux                          0              2209  998899  RISE       1
I__2438/O                          InMux                        259              2469  998899  RISE       1
spi0.busy_86_LC_17_7_7/in3         LogicCell40_SEQ_MODE_1000      0              2469  998899  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_17_7_7/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_18_8_6/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_18_7_1/in3
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_18_7_1/clk
Setup Constraint : 1000000p
Path slack       : 998948p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2118
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i4_LC_18_8_6/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_18_8_6/lcout        LogicCell40_SEQ_MODE_1000    540              1529  998822  RISE       2
I__2121/I                            LocalMux                       0              1529  998948  RISE       1
I__2121/O                            LocalMux                     330              1859  998948  RISE       1
I__2123/I                            InMux                          0              1859  998948  RISE       1
I__2123/O                            InMux                        259              2118  998948  RISE       1
spi0.Rx_Lower_Byte_i2_LC_18_7_1/in3  LogicCell40_SEQ_MODE_1000      0              2118  998948  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i2_LC_18_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i8_LC_16_9_7/lcout
Path End         : spi0.t_FSM_i9_LC_17_10_0/in2
Capture Clock    : spi0.t_FSM_i9_LC_17_10_0/clk
Setup Constraint : 1000000p
Path slack       : 999151p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2118
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i8_LC_16_9_7/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i8_LC_16_9_7/lcout  LogicCell40_SEQ_MODE_1010    540              1529  999151  RISE       1
I__1858/I                      LocalMux                       0              1529  999151  RISE       1
I__1858/O                      LocalMux                     330              1859  999151  RISE       1
I__1859/I                      InMux                          0              1859  999151  RISE       1
I__1859/O                      InMux                        259              2118  999151  RISE       1
I__1860/I                      CascadeMux                     0              2118  999151  RISE       1
I__1860/O                      CascadeMux                     0              2118  999151  RISE       1
spi0.t_FSM_i9_LC_17_10_0/in2   LogicCell40_SEQ_MODE_1010      0              2118  999151  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_17_10_0/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ICE_SYSCLK
Path End         : SLM_CLK
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         18169
---------------------------------------   ----- 
End-of-path arrival time (ps)             18169
 
Data path
pin name                                            model name                          delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
ICE_SYSCLK                                          top                                     0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                  IO_PAD                                  0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/DOUT                           IO_PAD                                590               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/PADIN                          PRE_IO_PIN_TYPE_000001                  0               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/DIN0                           PRE_IO_PIN_TYPE_000001                463              1053   +INF  FALL       1
I__444/I                                            Odrv12                                  0              1053   +INF  FALL       1
I__444/O                                            Odrv12                                540              1593   +INF  FALL       1
I__445/I                                            Span12Mux_v                             0              1593   +INF  FALL       1
I__445/O                                            Span12Mux_v                           540              2133   +INF  FALL       1
I__446/I                                            Span12Mux_h                             0              2133   +INF  FALL       1
I__446/O                                            Span12Mux_h                           540              2673   +INF  FALL       1
I__447/I                                            Sp12to4                                 0              2673   +INF  FALL       1
I__447/O                                            Sp12to4                               449              3122   +INF  FALL       1
I__448/I                                            Span4Mux_s3_v                           0              3122   +INF  FALL       1
I__448/O                                            Span4Mux_s3_v                         337              3459   +INF  FALL       1
I__449/I                                            LocalMux                                0              3459   +INF  FALL       1
I__449/O                                            LocalMux                              309              3767   +INF  FALL       1
I__450/I                                            IoInMux                                 0              3767   +INF  FALL       1
I__450/O                                            IoInMux                               217              3985   +INF  FALL       1
clock_inst.pll_config/REFERENCECLK                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3985   +INF  FALL       1
clock_inst.pll_config/PLLOUTGLOBAL                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2847              6832   +INF  FALL       1
I__465/I                                            GlobalMux                               0              6832   +INF  FALL       1
I__465/O                                            GlobalMux                              77              6909   +INF  FALL       1
I__466/I                                            Glb2LocalMux                            0              6909   +INF  FALL       1
I__466/O                                            Glb2LocalMux                          358              7267   +INF  FALL       1
I__467/I                                            LocalMux                                0              7267   +INF  FALL       1
I__467/O                                            LocalMux                              309              7575   +INF  FALL       1
I__468/I                                            InMux                                   0              7575   +INF  FALL       1
I__468/O                                            InMux                                 217              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_5_5_3/in3    LogicCell40_SEQ_MODE_0000               0              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_0000             288              8080   +INF  FALL       1
I__458/I                                            Odrv4                                   0              8080   +INF  FALL       1
I__458/O                                            Odrv4                                 372              8452   +INF  FALL       1
I__459/I                                            Span4Mux_v                              0              8452   +INF  FALL       1
I__459/O                                            Span4Mux_v                            372              8824   +INF  FALL       1
I__460/I                                            Span4Mux_h                              0              8824   +INF  FALL       1
I__460/O                                            Span4Mux_h                            316              9139   +INF  FALL       1
I__461/I                                            Span4Mux_s3_h                           0              9139   +INF  FALL       1
I__461/O                                            Span4Mux_s3_h                         231              9371   +INF  FALL       1
I__462/I                                            IoSpan4Mux                              0              9371   +INF  FALL       1
I__462/O                                            IoSpan4Mux                            323              9693   +INF  FALL       1
I__463/I                                            LocalMux                                0              9693   +INF  FALL       1
I__463/O                                            LocalMux                              309             10002   +INF  FALL       1
I__464/I                                            IoInMux                                 0             10002   +INF  FALL       1
I__464/O                                            IoInMux                               217             10219   +INF  FALL       1
clk_gb/USERSIGNALTOGLOBALBUFFER                     ICE_GB                                  0             10219   +INF  FALL       1
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                                561             10781   +INF  FALL     175
I__2780/I                                           gio2CtrlBuf                             0             10781   +INF  FALL       1
I__2780/O                                           gio2CtrlBuf                             0             10781   +INF  FALL       1
I__2781/I                                           GlobalMux                               0             10781   +INF  FALL       1
I__2781/O                                           GlobalMux                              77             10858   +INF  FALL       1
I__2832/I                                           Glb2LocalMux                            0             10858   +INF  FALL       1
I__2832/O                                           Glb2LocalMux                          358             11215   +INF  FALL       1
I__2841/I                                           LocalMux                                0             11215   +INF  FALL       1
I__2841/O                                           LocalMux                              309             11524   +INF  FALL       1
I__2842/I                                           InMux                                   0             11524   +INF  FALL       1
I__2842/O                                           InMux                                 217             11741   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_4/in0      LogicCell40_SEQ_MODE_0000               0             11741   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_4/lcout    LogicCell40_SEQ_MODE_0000             386             12127   +INF  FALL       1
I__2775/I                                           Odrv4                                   0             12127   +INF  FALL       1
I__2775/O                                           Odrv4                                 372             12499   +INF  FALL       1
I__2776/I                                           Span4Mux_s3_h                           0             12499   +INF  FALL       1
I__2776/O                                           Span4Mux_s3_h                         231             12730   +INF  FALL       1
I__2777/I                                           IoSpan4Mux                              0             12730   +INF  FALL       1
I__2777/O                                           IoSpan4Mux                            323             13053   +INF  FALL       1
I__2778/I                                           LocalMux                                0             13053   +INF  FALL       1
I__2778/O                                           LocalMux                              309             13362   +INF  FALL       1
I__2779/I                                           IoInMux                                 0             13362   +INF  FALL       1
I__2779/O                                           IoInMux                               217             13579   +INF  FALL       1
SLM_CLK_pad_preio/DOUT0                             PRE_IO_PIN_TYPE_011001                  0             13579   +INF  FALL       1
SLM_CLK_pad_preio/PADOUT                            PRE_IO_PIN_TYPE_011001               2237             15816   +INF  FALL       1
SLM_CLK_pad_iopad/DIN                               IO_PAD                                  0             15816   +INF  FALL       1
SLM_CLK_pad_iopad/PACKAGEPIN:out                    IO_PAD                               2353             18169   +INF  FALL       1
SLM_CLK                                             top                                     0             18169   +INF  FALL       1


++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SOUT
Path End         : DEBUG_5
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9038
---------------------------------------   ---- 
End-of-path arrival time (ps)             9038
 
Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SOUT                               top                         0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                    590               590   +INF  RISE       1
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__2126/I                          Odrv12                      0              1053   +INF  FALL       1
I__2126/O                          Odrv12                    540              1593   +INF  FALL       1
I__2127/I                          Span12Mux_v                 0              1593   +INF  FALL       1
I__2127/O                          Span12Mux_v               540              2133   +INF  FALL       1
I__2129/I                          Span12Mux_v                 0              2133   +INF  FALL       1
I__2129/O                          Span12Mux_v               540              2673   +INF  FALL       1
I__2131/I                          Span12Mux_h                 0              2673   +INF  FALL       1
I__2131/O                          Span12Mux_h               540              3213   +INF  FALL       1
I__2133/I                          Span12Mux_h                 0              3213   +INF  FALL       1
I__2133/O                          Span12Mux_h               540              3753   +INF  FALL       1
I__2135/I                          Span12Mux_s2_h              0              3753   +INF  FALL       1
I__2135/O                          Span12Mux_s2_h            168              3921   +INF  FALL       1
I__2137/I                          LocalMux                    0              3921   +INF  FALL       1
I__2137/O                          LocalMux                  309              4230   +INF  FALL       1
I__2139/I                          IoInMux                     0              4230   +INF  FALL       1
I__2139/O                          IoInMux                   217              4447   +INF  FALL       1
DEBUG_5_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              4447   +INF  FALL       1
DEBUG_5_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              6685   +INF  FALL       1
DEBUG_5_pad_iopad/DIN              IO_PAD                      0              6685   +INF  FALL       1
DEBUG_5_pad_iopad/PACKAGEPIN:out   IO_PAD                   2353              9038   +INF  FALL       1
DEBUG_5                            top                         0              9038   +INF  FALL       1


++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SOUT
Path End         : spi0.rx__5_i1_LC_18_8_5/in0
Capture Clock    : spi0.rx__5_i1_LC_18_8_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                             989
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4335
---------------------------------------   ---- 
End-of-path arrival time (ps)             4335
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SOUT                               top                            0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__2126/I                          Odrv12                         0              1053   +INF  FALL       1
I__2126/O                          Odrv12                       540              1593   +INF  FALL       1
I__2127/I                          Span12Mux_v                    0              1593   +INF  FALL       1
I__2127/O                          Span12Mux_v                  540              2133   +INF  FALL       1
I__2128/I                          Span12Mux_h                    0              2133   +INF  FALL       1
I__2128/O                          Span12Mux_h                  540              2673   +INF  FALL       1
I__2130/I                          Sp12to4                        0              2673   +INF  FALL       1
I__2130/O                          Sp12to4                      449              3122   +INF  FALL       1
I__2132/I                          Span4Mux_h                     0              3122   +INF  FALL       1
I__2132/O                          Span4Mux_h                   316              3437   +INF  FALL       1
I__2134/I                          Span4Mux_v                     0              3437   +INF  FALL       1
I__2134/O                          Span4Mux_v                   372              3809   +INF  FALL       1
I__2136/I                          LocalMux                       0              3809   +INF  FALL       1
I__2136/O                          LocalMux                     309              4118   +INF  FALL       1
I__2138/I                          InMux                          0              4118   +INF  FALL       1
I__2138/O                          InMux                        217              4335   +INF  FALL       1
spi0.rx__5_i1_LC_18_8_5/in0        LogicCell40_SEQ_MODE_1000      0              4335   +INF  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i1_LC_18_8_5/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.spi_clk_76_LC_19_9_2/lcout
Path End         : DEBUG_6
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                   7874
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7874
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout   LogicCell40_SEQ_MODE_1000      0                 0   COMP  RISE      45
I__2472/I                         Odrv4                          0                 0   COMP  RISE       1
I__2472/O                         Odrv4                        351               351   COMP  RISE       1
I__2481/I                         LocalMux                       0               351   +INF  RISE       1
I__2481/O                         LocalMux                     330               680   +INF  RISE       1
I__2493/I                         InMux                          0               680   +INF  RISE       1
I__2493/O                         InMux                        259               940   +INF  RISE       1
spi0.i2_3_lut_LC_19_6_3/in0       LogicCell40_SEQ_MODE_0000      0               940   +INF  RISE       1
spi0.i2_3_lut_LC_19_6_3/lcout     LogicCell40_SEQ_MODE_0000    449              1389   +INF  RISE       2
I__2229/I                         Odrv12                         0              1389   +INF  RISE       1
I__2229/O                         Odrv12                       491              1880   +INF  RISE       1
I__2230/I                         Span12Mux_s9_h                 0              1880   +INF  RISE       1
I__2230/O                         Span12Mux_s9_h               393              2272   +INF  RISE       1
I__2232/I                         Sp12to4                        0              2272   +INF  RISE       1
I__2232/O                         Sp12to4                      428              2700   +INF  RISE       1
I__2234/I                         IoSpan4Mux                     0              2700   +INF  RISE       1
I__2234/O                         IoSpan4Mux                   288              2988   +INF  RISE       1
I__2236/I                         LocalMux                       0              2988   +INF  RISE       1
I__2236/O                         LocalMux                     330              3317   +INF  RISE       1
I__2238/I                         IoInMux                        0              3317   +INF  RISE       1
I__2238/O                         IoInMux                      259              3577   +INF  RISE       1
DEBUG_6_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3577   +INF  RISE       1
DEBUG_6_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2006              5583   +INF  RISE       1
DEBUG_6_pad_iopad/DIN             IO_PAD                         0              5583   +INF  RISE       1
DEBUG_6_pad_iopad/PACKAGEPIN:out  IO_PAD                      2292              7874   +INF  RISE       1
DEBUG_6                           top                            0              7874   +INF  RISE       1


++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.spi_clk_76_LC_19_9_2/lcout
Path End         : SCK
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                   9507
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9507
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0   COMP  FALL      45
I__2472/I                        Odrv4                          0                 0   COMP  FALL       1
I__2472/O                        Odrv4                        372               372   COMP  FALL       1
I__2481/I                        LocalMux                       0               372   +INF  FALL       1
I__2481/O                        LocalMux                     309               680   +INF  FALL       1
I__2493/I                        InMux                          0               680   +INF  FALL       1
I__2493/O                        InMux                        217               898   +INF  FALL       1
spi0.i2_3_lut_LC_19_6_3/in0      LogicCell40_SEQ_MODE_0000      0               898   +INF  FALL       1
spi0.i2_3_lut_LC_19_6_3/lcout    LogicCell40_SEQ_MODE_0000    386              1283   +INF  FALL       2
I__2229/I                        Odrv12                         0              1283   +INF  FALL       1
I__2229/O                        Odrv12                       540              1823   +INF  FALL       1
I__2231/I                        Span12Mux_h                    0              1823   +INF  FALL       1
I__2231/O                        Span12Mux_h                  540              2364   +INF  FALL       1
I__2233/I                        Span12Mux_v                    0              2364   +INF  FALL       1
I__2233/O                        Span12Mux_v                  540              2904   +INF  FALL       1
I__2235/I                        Span12Mux_s10_h                0              2904   +INF  FALL       1
I__2235/O                        Span12Mux_s10_h              470              3373   +INF  FALL       1
I__2237/I                        Sp12to4                        0              3373   +INF  FALL       1
I__2237/O                        Sp12to4                      449              3822   +INF  FALL       1
I__2239/I                        Span4Mux_v                     0              3822   +INF  FALL       1
I__2239/O                        Span4Mux_v                   372              4194   +INF  FALL       1
I__2240/I                        Span4Mux_s1_v                  0              4194   +INF  FALL       1
I__2240/O                        Span4Mux_s1_v                196              4390   +INF  FALL       1
I__2241/I                        LocalMux                       0              4390   +INF  FALL       1
I__2241/O                        LocalMux                     309              4699   +INF  FALL       1
I__2242/I                        IoInMux                        0              4699   +INF  FALL       1
I__2242/O                        IoInMux                      217              4916   +INF  FALL       1
SCK_pad_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              4916   +INF  FALL       1
SCK_pad_preio/PADOUT             PRE_IO_PIN_TYPE_011001      2237              7154   +INF  FALL       1
SCK_pad_iopad/DIN                IO_PAD                         0              7154   +INF  FALL       1
SCK_pad_iopad/PACKAGEPIN:out     IO_PAD                      2353              9507   +INF  FALL       1
SCK                              top                            0              9507   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_18_6_0/lcout
Path End         : DEBUG_9
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   6849
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8378
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2482/I                        LocalMux                       0               351  RISE       1
I__2482/O                        LocalMux                     330               680  RISE       1
I__2494/I                        ClkMux                         0               680  RISE       1
I__2494/O                        ClkMux                       309               989  RISE       1
spi0.CS_81_LC_18_6_0/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_18_6_0/lcout        LogicCell40_SEQ_MODE_1011    540              1529   +INF  RISE       3
I__2244/I                         Odrv4                          0              1529   +INF  RISE       1
I__2244/O                         Odrv4                        351              1880   +INF  RISE       1
I__2247/I                         Span4Mux_h                     0              1880   +INF  RISE       1
I__2247/O                         Span4Mux_h                   302              2181   +INF  RISE       1
I__2249/I                         Span4Mux_v                     0              2181   +INF  RISE       1
I__2249/O                         Span4Mux_v                   351              2532   +INF  RISE       1
I__2251/I                         Span4Mux_v                     0              2532   +INF  RISE       1
I__2251/O                         Span4Mux_v                   351              2883   +INF  RISE       1
I__2253/I                         Span4Mux_s3_v                  0              2883   +INF  RISE       1
I__2253/O                         Span4Mux_s3_v                316              3198   +INF  RISE       1
I__2255/I                         LocalMux                       0              3198   +INF  RISE       1
I__2255/O                         LocalMux                     330              3528   +INF  RISE       1
I__2257/I                         IoInMux                        0              3528   +INF  RISE       1
I__2257/O                         IoInMux                      259              3787   +INF  RISE       1
DEBUG_9_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3787   +INF  RISE       1
DEBUG_9_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6025   +INF  FALL       1
DEBUG_9_pad_iopad/DIN             IO_PAD                         0              6025   +INF  FALL       1
DEBUG_9_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353              8378   +INF  FALL       1
DEBUG_9                           top                            0              8378   +INF  FALL       1


++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_18_6_0/lcout
Path End         : SEN
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   7690
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9219
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2482/I                        LocalMux                       0               351  RISE       1
I__2482/O                        LocalMux                     330               680  RISE       1
I__2494/I                        ClkMux                         0               680  RISE       1
I__2494/O                        ClkMux                       309               989  RISE       1
spi0.CS_81_LC_18_6_0/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_18_6_0/lcout    LogicCell40_SEQ_MODE_1011    540              1529   +INF  FALL       3
I__2245/I                     Odrv12                         0              1529   +INF  FALL       1
I__2245/O                     Odrv12                       540              2069   +INF  FALL       1
I__2248/I                     Span12Mux_v                    0              2069   +INF  FALL       1
I__2248/O                     Span12Mux_v                  540              2609   +INF  FALL       1
I__2250/I                     Span12Mux_h                    0              2609   +INF  FALL       1
I__2250/O                     Span12Mux_h                  540              3149   +INF  FALL       1
I__2252/I                     Sp12to4                        0              3149   +INF  FALL       1
I__2252/O                     Sp12to4                      449              3598   +INF  FALL       1
I__2254/I                     Span4Mux_h                     0              3598   +INF  FALL       1
I__2254/O                     Span4Mux_h                   316              3914   +INF  FALL       1
I__2256/I                     Span4Mux_s0_v                  0              3914   +INF  FALL       1
I__2256/O                     Span4Mux_s0_v                189              4103   +INF  FALL       1
I__2258/I                     LocalMux                       0              4103   +INF  FALL       1
I__2258/O                     LocalMux                     309              4411   +INF  FALL       1
I__2259/I                     IoInMux                        0              4411   +INF  FALL       1
I__2259/O                     IoInMux                      217              4629   +INF  FALL       1
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4629   +INF  FALL       1
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6866   +INF  FALL       1
SEN_pad_iopad/DIN             IO_PAD                         0              6866   +INF  FALL       1
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353              9219   +INF  FALL       1
SEN                           top                            0              9219   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i15_LC_15_9_0/lcout
Path End         : DEBUG_8
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1227
+ Clock To Q                                         540
+ Data Path Delay                                   7081
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8848
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2471/I                            Odrv4                          0                 0  FALL       1
I__2471/O                            Odrv4                        372               372  FALL       1
I__2478/I                            Span4Mux_h                     0               372  FALL       1
I__2478/O                            Span4Mux_h                   316               687  FALL       1
I__2489/I                            LocalMux                       0               687  FALL       1
I__2489/O                            LocalMux                     309               996  FALL       1
I__2501/I                            ClkMux                         0               996  FALL       1
I__2501/O                            ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i15C/I          INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i15C/O          INV                            0              1227  RISE       1
spi0.tx_shift_reg_i15_LC_15_9_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i15_LC_15_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              1767   +INF  RISE       2
I__1273/I                              Odrv12                         0              1767   +INF  RISE       1
I__1273/O                              Odrv12                       491              2258   +INF  RISE       1
I__1274/I                              Span12Mux_v                    0              2258   +INF  RISE       1
I__1274/O                              Span12Mux_v                  491              2749   +INF  RISE       1
I__1276/I                              Sp12to4                        0              2749   +INF  RISE       1
I__1276/O                              Sp12to4                      428              3177   +INF  RISE       1
I__1278/I                              Span4Mux_s0_v                  0              3177   +INF  RISE       1
I__1278/O                              Span4Mux_s0_v                203              3380   +INF  RISE       1
I__1280/I                              IoSpan4Mux                     0              3380   +INF  RISE       1
I__1280/O                              IoSpan4Mux                   288              3668   +INF  RISE       1
I__1282/I                              LocalMux                       0              3668   +INF  RISE       1
I__1282/O                              LocalMux                     330              3998   +INF  RISE       1
I__1284/I                              IoInMux                        0              3998   +INF  RISE       1
I__1284/O                              IoInMux                      259              4257   +INF  RISE       1
DEBUG_8_pad_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              4257   +INF  RISE       1
DEBUG_8_pad_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              6494   +INF  FALL       1
DEBUG_8_pad_iopad/DIN                  IO_PAD                         0              6494   +INF  FALL       1
DEBUG_8_pad_iopad/PACKAGEPIN:out       IO_PAD                      2353              8848   +INF  FALL       1
DEBUG_8                                top                            0              8848   +INF  FALL       1


++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i15_LC_15_9_0/lcout
Path End         : SDAT
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1227
+ Clock To Q                                         540
+ Data Path Delay                                   7754
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9521
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2471/I                            Odrv4                          0                 0  FALL       1
I__2471/O                            Odrv4                        372               372  FALL       1
I__2478/I                            Span4Mux_h                     0               372  FALL       1
I__2478/O                            Span4Mux_h                   316               687  FALL       1
I__2489/I                            LocalMux                       0               687  FALL       1
I__2489/O                            LocalMux                     309               996  FALL       1
I__2501/I                            ClkMux                         0               996  FALL       1
I__2501/O                            ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i15C/I          INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i15C/O          INV                            0              1227  RISE       1
spi0.tx_shift_reg_i15_LC_15_9_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i15_LC_15_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              1767   +INF  FALL       2
I__1273/I                              Odrv12                         0              1767   +INF  FALL       1
I__1273/O                              Odrv12                       540              2307   +INF  FALL       1
I__1275/I                              Span12Mux_v                    0              2307   +INF  FALL       1
I__1275/O                              Span12Mux_v                  540              2847   +INF  FALL       1
I__1277/I                              Span12Mux_h                    0              2847   +INF  FALL       1
I__1277/O                              Span12Mux_h                  540              3387   +INF  FALL       1
I__1279/I                              Sp12to4                        0              3387   +INF  FALL       1
I__1279/O                              Sp12to4                      449              3836   +INF  FALL       1
I__1281/I                              Span4Mux_v                     0              3836   +INF  FALL       1
I__1281/O                              Span4Mux_v                   372              4208   +INF  FALL       1
I__1283/I                              Span4Mux_s1_v                  0              4208   +INF  FALL       1
I__1283/O                              Span4Mux_s1_v                196              4404   +INF  FALL       1
I__1285/I                              LocalMux                       0              4404   +INF  FALL       1
I__1285/O                              LocalMux                     309              4713   +INF  FALL       1
I__1286/I                              IoInMux                        0              4713   +INF  FALL       1
I__1286/O                              IoInMux                      217              4930   +INF  FALL       1
SDAT_pad_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              4930   +INF  FALL       1
SDAT_pad_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237              7168   +INF  FALL       1
SDAT_pad_iopad/DIN                     IO_PAD                         0              7168   +INF  FALL       1
SDAT_pad_iopad/PACKAGEPIN:out          IO_PAD                      2353              9521   +INF  FALL       1
SDAT                                   top                            0              9521   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i8_LC_16_9_7/lcout
Path End         : spi0.t_FSM_i9_LC_17_10_0/in2
Capture Clock    : spi0.t_FSM_i9_LC_17_10_0/clk
Hold Constraint  : 0p
Path slack       : 414p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2055
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i8_LC_16_9_7/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i8_LC_16_9_7/lcout  LogicCell40_SEQ_MODE_1010    540              1529    414  FALL       1
I__1858/I                      LocalMux                       0              1529    414  FALL       1
I__1858/O                      LocalMux                     309              1838    414  FALL       1
I__1859/I                      InMux                          0              1838    414  FALL       1
I__1859/O                      InMux                        217              2055    414  FALL       1
I__1860/I                      CascadeMux                     0              2055    414  FALL       1
I__1860/O                      CascadeMux                     0              2055    414  FALL       1
spi0.t_FSM_i9_LC_17_10_0/in2   LogicCell40_SEQ_MODE_1010      0              2055    414  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_17_10_0/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_18_8_7/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_18_7_4/in1
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_18_7_4/clk
Hold Constraint  : 0p
Path slack       : 715p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2055
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i3_LC_18_8_7/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_18_8_7/lcout        LogicCell40_SEQ_MODE_1000    540              1529    715  FALL       2
I__2079/I                            LocalMux                       0              1529    715  FALL       1
I__2079/O                            LocalMux                     309              1838    715  FALL       1
I__2081/I                            InMux                          0              1838    715  FALL       1
I__2081/O                            InMux                        217              2055    715  FALL       1
spi0.Rx_Lower_Byte_i1_LC_18_7_4/in1  LogicCell40_SEQ_MODE_1000      0              2055    715  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i1_LC_18_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_18_8_6/lcout
Path End         : spi0.rx__5_i5_LC_18_7_2/in1
Capture Clock    : spi0.rx__5_i5_LC_18_7_2/clk
Hold Constraint  : 0p
Path slack       : 715p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2055
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i4_LC_18_8_6/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_18_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              1529    715  FALL       2
I__2120/I                      LocalMux                       0              1529    715  FALL       1
I__2120/O                      LocalMux                     309              1838    715  FALL       1
I__2122/I                      InMux                          0              1838    715  FALL       1
I__2122/O                      InMux                        217              2055    715  FALL       1
spi0.rx__5_i5_LC_18_7_2/in1    LogicCell40_SEQ_MODE_1000      0              2055    715  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i5_LC_18_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_18_8_4/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_18_7_6/in1
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_18_7_6/clk
Hold Constraint  : 0p
Path slack       : 715p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2055
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i2_LC_18_8_4/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_18_8_4/lcout        LogicCell40_SEQ_MODE_1000    540              1529    715  FALL       2
I__2117/I                            LocalMux                       0              1529    715  FALL       1
I__2117/O                            LocalMux                     309              1838    715  FALL       1
I__2119/I                            InMux                          0              1838    715  FALL       1
I__2119/O                            InMux                        217              2055    715  FALL       1
spi0.Rx_Lower_Byte_i0_LC_18_7_6/in1  LogicCell40_SEQ_MODE_1000      0              2055    715  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i0_LC_18_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_18_8_6/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_18_7_1/in3
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_18_7_1/clk
Hold Constraint  : 0p
Path slack       : 715p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2055
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i4_LC_18_8_6/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_18_8_6/lcout        LogicCell40_SEQ_MODE_1000    540              1529    715  FALL       2
I__2121/I                            LocalMux                       0              1529    715  FALL       1
I__2121/O                            LocalMux                     309              1838    715  FALL       1
I__2123/I                            InMux                          0              1838    715  FALL       1
I__2123/O                            InMux                        217              2055    715  FALL       1
spi0.Rx_Lower_Byte_i2_LC_18_7_1/in3  LogicCell40_SEQ_MODE_1000      0              2055    715  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i2_LC_18_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_17_9_2/lcout
Path End         : spi0.t_FSM_i3_LC_17_10_5/in1
Capture Clock    : spi0.t_FSM_i3_LC_17_10_5/clk
Hold Constraint  : 0p
Path slack       : 716p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_17_9_2/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_17_9_2/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL       3
I__1831/I                      LocalMux                       0              1831    715  FALL       1
I__1831/O                      LocalMux                     309              2139    715  FALL       1
I__1834/I                      InMux                          0              2139    715  FALL       1
I__1834/O                      InMux                        217              2357    715  FALL       1
spi0.t_FSM_i3_LC_17_10_5/in1   LogicCell40_SEQ_MODE_1010      0              2357    715  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i3_LC_17_10_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i5_LC_17_10_1/in1
Capture Clock    : spi0.t_FSM_i5_LC_17_10_1/clk
Hold Constraint  : 0p
Path slack       : 716p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2374/I                          LocalMux                       0              1831    715  FALL       1
I__2374/O                          LocalMux                     309              2139    715  FALL       1
I__2393/I                          InMux                          0              2139    715  FALL       1
I__2393/O                          InMux                        217              2357    715  FALL       1
spi0.t_FSM_i5_LC_17_10_1/in1       LogicCell40_SEQ_MODE_1010      0              2357    715  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i5_LC_17_10_1/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i3_LC_17_10_5/in0
Capture Clock    : spi0.t_FSM_i3_LC_17_10_5/clk
Hold Constraint  : 0p
Path slack       : 716p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2379/I                          LocalMux                       0              1831    715  FALL       1
I__2379/O                          LocalMux                     309              2139    715  FALL       1
I__2406/I                          InMux                          0              2139    715  FALL       1
I__2406/O                          InMux                        217              2357    715  FALL       1
spi0.t_FSM_i3_LC_17_10_5/in0       LogicCell40_SEQ_MODE_1010      0              2357    715  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i3_LC_17_10_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i4_LC_17_10_4/in1
Capture Clock    : spi0.t_FSM_i4_LC_17_10_4/clk
Hold Constraint  : 0p
Path slack       : 716p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2379/I                          LocalMux                       0              1831    715  FALL       1
I__2379/O                          LocalMux                     309              2139    715  FALL       1
I__2407/I                          InMux                          0              2139    715  FALL       1
I__2407/O                          InMux                        217              2357    715  FALL       1
spi0.t_FSM_i4_LC_17_10_4/in1       LogicCell40_SEQ_MODE_1010      0              2357    715  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i4_LC_17_10_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i6_LC_17_10_2/in1
Capture Clock    : spi0.t_FSM_i6_LC_17_10_2/clk
Hold Constraint  : 0p
Path slack       : 716p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2379/I                          LocalMux                       0              1831    715  FALL       1
I__2379/O                          LocalMux                     309              2139    715  FALL       1
I__2408/I                          InMux                          0              2139    715  FALL       1
I__2408/O                          InMux                        217              2357    715  FALL       1
spi0.t_FSM_i6_LC_17_10_2/in1       LogicCell40_SEQ_MODE_1010      0              2357    715  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i9_LC_17_10_0/in1
Capture Clock    : spi0.t_FSM_i9_LC_17_10_0/clk
Hold Constraint  : 0p
Path slack       : 716p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2379/I                          LocalMux                       0              1831    715  FALL       1
I__2379/O                          LocalMux                     309              2139    715  FALL       1
I__2409/I                          InMux                          0              2139    715  FALL       1
I__2409/O                          InMux                        217              2357    715  FALL       1
spi0.t_FSM_i9_LC_17_10_0/in1       LogicCell40_SEQ_MODE_1010      0              2357    715  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_17_10_0/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.state_reg_i1_LC_17_9_1/in1
Capture Clock    : spi0.state_reg_i1_LC_17_9_1/clk
Hold Constraint  : 0p
Path slack       : 765p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2055
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2441/I                          LocalMux                       0              1529    764  FALL       1
I__2441/O                          LocalMux                     309              1838    764  FALL       1
I__2451/I                          InMux                          0              1838    764  FALL       1
I__2451/O                          InMux                        217              2055    764  FALL       1
spi0.state_reg_i1_LC_17_9_1/in1    LogicCell40_SEQ_MODE_1010      0              2055    764  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_18_7_7/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_17_7_6/in1
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_17_7_6/clk
Hold Constraint  : 0p
Path slack       : 765p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i6_LC_18_7_7/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_18_7_7/lcout        LogicCell40_SEQ_MODE_1000    540              1880    764  FALL       2
I__2141/I                            LocalMux                       0              1880    764  FALL       1
I__2141/O                            LocalMux                     309              2188    764  FALL       1
I__2143/I                            InMux                          0              2188    764  FALL       1
I__2143/O                            InMux                        217              2406    764  FALL       1
spi0.Rx_Lower_Byte_i4_LC_17_7_6/in1  LogicCell40_SEQ_MODE_1000      0              2406    764  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_18_7_0/lcout
Path End         : spi0.rx__5_i8_LC_17_7_2/in1
Capture Clock    : spi0.rx__5_i8_LC_17_7_2/clk
Hold Constraint  : 0p
Path slack       : 765p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_18_7_0/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_18_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              1880    764  FALL       2
I__1893/I                      LocalMux                       0              1880    764  FALL       1
I__1893/O                      LocalMux                     309              2188    764  FALL       1
I__1894/I                      InMux                          0              2188    764  FALL       1
I__1894/O                      InMux                        217              2406    764  FALL       1
spi0.rx__5_i8_LC_17_7_2/in1    LogicCell40_SEQ_MODE_1000      0              2406    764  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_17_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_18_7_0/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_17_7_4/in1
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_17_7_4/clk
Hold Constraint  : 0p
Path slack       : 765p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_18_7_0/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_18_7_0/lcout        LogicCell40_SEQ_MODE_1000    540              1880    764  FALL       2
I__1893/I                            LocalMux                       0              1880    764  FALL       1
I__1893/O                            LocalMux                     309              2188    764  FALL       1
I__1895/I                            InMux                          0              2188    764  FALL       1
I__1895/O                            InMux                        217              2406    764  FALL       1
spi0.Rx_Lower_Byte_i5_LC_17_7_4/in1  LogicCell40_SEQ_MODE_1000      0              2406    764  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.busy_86_LC_17_7_7/in3
Capture Clock    : spi0.busy_86_LC_17_7_7/clk
Hold Constraint  : 0p
Path slack       : 786p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2427
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2421/I                          Odrv4                          0              1529    786  FALL       1
I__2421/O                          Odrv4                        372              1901    786  FALL       1
I__2432/I                          LocalMux                       0              1901    786  FALL       1
I__2432/O                          LocalMux                     309              2209    786  FALL       1
I__2438/I                          InMux                          0              2209    786  FALL       1
I__2438/O                          InMux                        217              2427    786  FALL       1
spi0.busy_86_LC_17_7_7/in3         LogicCell40_SEQ_MODE_1000      0              2427    786  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_17_7_7/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.busy_86_LC_17_7_7/in2
Capture Clock    : spi0.busy_86_LC_17_7_7/clk
Hold Constraint  : 0p
Path slack       : 786p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2427
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2444/I                          Odrv4                          0              1529    786  FALL       1
I__2444/O                          Odrv4                        372              1901    786  FALL       1
I__2458/I                          LocalMux                       0              1901    786  FALL       1
I__2458/O                          LocalMux                     309              2209    786  FALL       1
I__2465/I                          InMux                          0              2209    786  FALL       1
I__2465/O                          InMux                        217              2427    786  FALL       1
I__2468/I                          CascadeMux                     0              2427    786  FALL       1
I__2468/O                          CascadeMux                     0              2427    786  FALL       1
spi0.busy_86_LC_17_7_7/in2         LogicCell40_SEQ_MODE_1000      0              2427    786  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_17_7_7/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i3_LC_17_10_5/lcout
Path End         : spi0.t_FSM_i4_LC_17_10_4/in2
Capture Clock    : spi0.t_FSM_i4_LC_17_10_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i3_LC_17_10_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i3_LC_17_10_5/lcout  LogicCell40_SEQ_MODE_1010    540              2181   1066  FALL       1
I__1780/I                       LocalMux                       0              2181   1066  FALL       1
I__1780/O                       LocalMux                     309              2490   1066  FALL       1
I__1781/I                       InMux                          0              2490   1066  FALL       1
I__1781/O                       InMux                        217              2707   1066  FALL       1
I__1782/I                       CascadeMux                     0              2707   1066  FALL       1
I__1782/O                       CascadeMux                     0              2707   1066  FALL       1
spi0.t_FSM_i4_LC_17_10_4/in2    LogicCell40_SEQ_MODE_1010      0              2707   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i4_LC_17_10_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i4_LC_17_10_4/lcout
Path End         : spi0.t_FSM_i5_LC_17_10_1/in2
Capture Clock    : spi0.t_FSM_i5_LC_17_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i4_LC_17_10_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i4_LC_17_10_4/lcout  LogicCell40_SEQ_MODE_1010    540              2181   1066  FALL       1
I__1835/I                       LocalMux                       0              2181   1066  FALL       1
I__1835/O                       LocalMux                     309              2490   1066  FALL       1
I__1836/I                       InMux                          0              2490   1066  FALL       1
I__1836/O                       InMux                        217              2707   1066  FALL       1
I__1837/I                       CascadeMux                     0              2707   1066  FALL       1
I__1837/O                       CascadeMux                     0              2707   1066  FALL       1
spi0.t_FSM_i5_LC_17_10_1/in2    LogicCell40_SEQ_MODE_1010      0              2707   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i5_LC_17_10_1/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i5_LC_17_10_1/lcout
Path End         : spi0.t_FSM_i6_LC_17_10_2/in2
Capture Clock    : spi0.t_FSM_i6_LC_17_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i5_LC_17_10_1/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i5_LC_17_10_1/lcout  LogicCell40_SEQ_MODE_1010    540              2181   1066  FALL       1
I__1853/I                       LocalMux                       0              2181   1066  FALL       1
I__1853/O                       LocalMux                     309              2490   1066  FALL       1
I__1854/I                       InMux                          0              2490   1066  FALL       1
I__1854/O                       InMux                        217              2707   1066  FALL       1
I__1855/I                       CascadeMux                     0              2707   1066  FALL       1
I__1855/O                       CascadeMux                     0              2707   1066  FALL       1
spi0.t_FSM_i6_LC_17_10_2/in2    LogicCell40_SEQ_MODE_1010      0              2707   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i4_LC_17_7_6/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_17_7_6/in0
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_17_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i4_LC_17_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       5
I__1617/I                              LocalMux                       0              2181   1066  FALL       1
I__1617/O                              LocalMux                     309              2490   1066  FALL       1
I__1620/I                              InMux                          0              2490   1066  FALL       1
I__1620/O                              InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i4_LC_17_7_6/in0    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i6_LC_17_7_5/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_17_7_5/in1
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_17_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i6_LC_17_7_5/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       5
I__1629/I                              LocalMux                       0              2181   1066  FALL       1
I__1629/O                              LocalMux                     309              2490   1066  FALL       1
I__1632/I                              InMux                          0              2490   1066  FALL       1
I__1632/O                              InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i6_LC_17_7_5/in1    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i5_LC_17_7_4/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_17_7_4/in0
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_17_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i5_LC_17_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       5
I__1645/I                              LocalMux                       0              2181   1066  FALL       1
I__1645/O                              LocalMux                     309              2490   1066  FALL       1
I__1647/I                              InMux                          0              2490   1066  FALL       1
I__1647/O                              InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i5_LC_17_7_4/in0    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i9_LC_17_7_3/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_17_7_1/in1
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_17_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.rx__5_i9_LC_17_7_3/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i9_LC_17_7_3/lcout        LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       1
I__1655/I                            LocalMux                       0              2181   1066  FALL       1
I__1655/O                            LocalMux                     309              2490   1066  FALL       1
I__1656/I                            InMux                          0              2490   1066  FALL       1
I__1656/O                            InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i7_LC_17_7_1/in1  LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_17_7_2/lcout
Path End         : spi0.rx__5_i9_LC_17_7_3/in3
Capture Clock    : spi0.rx__5_i9_LC_17_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_17_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_17_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       2
I__1642/I                      LocalMux                       0              2181   1066  FALL       1
I__1642/O                      LocalMux                     309              2490   1066  FALL       1
I__1643/I                      InMux                          0              2490   1066  FALL       1
I__1643/O                      InMux                        217              2707   1066  FALL       1
spi0.rx__5_i9_LC_17_7_3/in3    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.rx__5_i9_LC_17_7_3/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i7_LC_17_7_1/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_17_7_1/in3
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_17_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i7_LC_17_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       5
I__1657/I                              LocalMux                       0              2181   1066  FALL       1
I__1657/O                              LocalMux                     309              2490   1066  FALL       1
I__1660/I                              InMux                          0              2490   1066  FALL       1
I__1660/O                              InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i7_LC_17_7_1/in3    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_17_7_2/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_17_7_5/in3
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_17_7_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_17_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_17_7_2/lcout        LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       2
I__1642/I                            LocalMux                       0              2181   1066  FALL       1
I__1642/O                            LocalMux                     309              2490   1066  FALL       1
I__1644/I                            InMux                          0              2490   1066  FALL       1
I__1644/O                            InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i6_LC_17_7_5/in3  LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i1_LC_18_8_5/lcout
Path End         : spi0.rx__5_i2_LC_18_8_4/in3
Capture Clock    : spi0.rx__5_i2_LC_18_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2055
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i1_LC_18_8_5/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i1_LC_18_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              1529   1066  FALL       1
I__2124/I                      LocalMux                       0              1529   1066  FALL       1
I__2124/O                      LocalMux                     309              1838   1066  FALL       1
I__2125/I                      InMux                          0              1838   1066  FALL       1
I__2125/O                      InMux                        217              2055   1066  FALL       1
spi0.rx__5_i2_LC_18_8_4/in3    LogicCell40_SEQ_MODE_1000      0              2055   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i2_LC_18_8_4/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i0_LC_18_7_6/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_18_7_6/in0
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_18_7_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i0_LC_18_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i0_LC_18_7_6/lcout  LogicCell40_SEQ_MODE_1000    540              1880   1066  FALL       5
I__2147/I                              LocalMux                       0              1880   1066  FALL       1
I__2147/O                              LocalMux                     309              2188   1066  FALL       1
I__2149/I                              InMux                          0              2188   1066  FALL       1
I__2149/O                              InMux                        217              2406   1066  FALL       1
spi0.Rx_Lower_Byte_i0_LC_18_7_6/in0    LogicCell40_SEQ_MODE_1000      0              2406   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i0_LC_18_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i1_LC_18_7_4/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_18_7_4/in0
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_18_7_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i1_LC_18_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i1_LC_18_7_4/lcout  LogicCell40_SEQ_MODE_1000    540              1880   1066  FALL       5
I__2170/I                              LocalMux                       0              1880   1066  FALL       1
I__2170/O                              LocalMux                     309              2188   1066  FALL       1
I__2173/I                              InMux                          0              2188   1066  FALL       1
I__2173/O                              InMux                        217              2406   1066  FALL       1
spi0.Rx_Lower_Byte_i1_LC_18_7_4/in0    LogicCell40_SEQ_MODE_1000      0              2406   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i1_LC_18_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i3_LC_18_7_3/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_18_7_3/in1
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_18_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i3_LC_18_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i3_LC_18_7_3/lcout  LogicCell40_SEQ_MODE_1000    540              1880   1066  FALL       5
I__2187/I                              LocalMux                       0              1880   1066  FALL       1
I__2187/O                              LocalMux                     309              2188   1066  FALL       1
I__2190/I                              InMux                          0              2188   1066  FALL       1
I__2190/O                              InMux                        217              2406   1066  FALL       1
spi0.Rx_Lower_Byte_i3_LC_18_7_3/in1    LogicCell40_SEQ_MODE_1000      0              2406   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i3_LC_18_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_18_7_2/lcout
Path End         : spi0.rx__5_i6_LC_18_7_7/in3
Capture Clock    : spi0.rx__5_i6_LC_18_7_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i5_LC_18_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_18_7_2/lcout  LogicCell40_SEQ_MODE_1000    540              1880   1066  FALL       2
I__2144/I                      LocalMux                       0              1880   1066  FALL       1
I__2144/O                      LocalMux                     309              2188   1066  FALL       1
I__2145/I                      InMux                          0              2188   1066  FALL       1
I__2145/O                      InMux                        217              2406   1066  FALL       1
spi0.rx__5_i6_LC_18_7_7/in3    LogicCell40_SEQ_MODE_1000      0              2406   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i6_LC_18_7_7/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i2_LC_18_7_1/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_18_7_1/in1
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_18_7_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i2_LC_18_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i2_LC_18_7_1/lcout  LogicCell40_SEQ_MODE_1000    540              1880   1066  FALL       5
I__1879/I                              LocalMux                       0              1880   1066  FALL       1
I__1879/O                              LocalMux                     309              2188   1066  FALL       1
I__1882/I                              InMux                          0              2188   1066  FALL       1
I__1882/O                              InMux                        217              2406   1066  FALL       1
spi0.Rx_Lower_Byte_i2_LC_18_7_1/in1    LogicCell40_SEQ_MODE_1000      0              2406   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i2_LC_18_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i1_LC_17_9_3/lcout
Path End         : spi0.t_FSM_i2_LC_17_9_2/in3
Capture Clock    : spi0.t_FSM_i2_LC_17_9_2/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_17_9_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i1_LC_17_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1831   1066  FALL       2
I__1679/I                      LocalMux                       0              1831   1066  FALL       1
I__1679/O                      LocalMux                     309              2139   1066  FALL       1
I__1681/I                      InMux                          0              2139   1066  FALL       1
I__1681/O                      InMux                        217              2357   1066  FALL       1
spi0.t_FSM_i2_LC_17_9_2/in3    LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_17_9_2/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i10_LC_16_10_7/lcout
Path End         : spi0.t_FSM_i11_LC_16_10_6/in1
Capture Clock    : spi0.t_FSM_i11_LC_16_10_6/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i10_LC_16_10_7/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i10_LC_16_10_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831   1066  FALL       1
I__1433/I                        LocalMux                       0              1831   1066  FALL       1
I__1433/O                        LocalMux                     309              2139   1066  FALL       1
I__1434/I                        InMux                          0              2139   1066  FALL       1
I__1434/O                        InMux                        217              2357   1066  FALL       1
spi0.t_FSM_i11_LC_16_10_6/in1    LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i11_LC_16_10_6/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i11_LC_16_10_6/lcout
Path End         : spi0.t_FSM_i12_LC_16_10_5/in2
Capture Clock    : spi0.t_FSM_i12_LC_16_10_5/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i11_LC_16_10_6/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i11_LC_16_10_6/lcout  LogicCell40_SEQ_MODE_1010    540              1831   1066  FALL       1
I__1435/I                        LocalMux                       0              1831   1066  FALL       1
I__1435/O                        LocalMux                     309              2139   1066  FALL       1
I__1436/I                        InMux                          0              2139   1066  FALL       1
I__1436/O                        InMux                        217              2357   1066  FALL       1
I__1437/I                        CascadeMux                     0              2357   1066  FALL       1
I__1437/O                        CascadeMux                     0              2357   1066  FALL       1
spi0.t_FSM_i12_LC_16_10_5/in2    LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i12_LC_16_10_5/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i12_LC_16_10_5/lcout
Path End         : spi0.t_FSM_i13_LC_16_10_4/in1
Capture Clock    : spi0.t_FSM_i13_LC_16_10_4/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i12_LC_16_10_5/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i12_LC_16_10_5/lcout  LogicCell40_SEQ_MODE_1010    540              1831   1066  FALL       1
I__1438/I                        LocalMux                       0              1831   1066  FALL       1
I__1438/O                        LocalMux                     309              2139   1066  FALL       1
I__1439/I                        InMux                          0              2139   1066  FALL       1
I__1439/O                        InMux                        217              2357   1066  FALL       1
spi0.t_FSM_i13_LC_16_10_4/in1    LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i13_LC_16_10_4/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i13_LC_16_10_4/lcout
Path End         : spi0.t_FSM_i14_LC_16_10_3/in2
Capture Clock    : spi0.t_FSM_i14_LC_16_10_3/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i13_LC_16_10_4/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i13_LC_16_10_4/lcout  LogicCell40_SEQ_MODE_1010    540              1831   1066  FALL       1
I__1440/I                        LocalMux                       0              1831   1066  FALL       1
I__1440/O                        LocalMux                     309              2139   1066  FALL       1
I__1441/I                        InMux                          0              2139   1066  FALL       1
I__1441/O                        InMux                        217              2357   1066  FALL       1
I__1442/I                        CascadeMux                     0              2357   1066  FALL       1
I__1442/O                        CascadeMux                     0              2357   1066  FALL       1
spi0.t_FSM_i14_LC_16_10_3/in2    LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i14_LC_16_10_3/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i14_LC_16_10_3/lcout
Path End         : spi0.t_FSM_i15_LC_16_10_0/in1
Capture Clock    : spi0.t_FSM_i15_LC_16_10_0/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i14_LC_16_10_3/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i14_LC_16_10_3/lcout  LogicCell40_SEQ_MODE_1010    540              1831   1066  FALL       1
I__1443/I                        LocalMux                       0              1831   1066  FALL       1
I__1443/O                        LocalMux                     309              2139   1066  FALL       1
I__1444/I                        InMux                          0              2139   1066  FALL       1
I__1444/O                        InMux                        217              2357   1066  FALL       1
spi0.t_FSM_i15_LC_16_10_0/in1    LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i15_LC_16_10_0/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i0_LC_16_10_2/lcout
Path End         : spi0.t_FSM_i1_LC_17_9_3/in2
Capture Clock    : spi0.t_FSM_i1_LC_17_9_3/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i0_LC_16_10_2/clk     LogicCell40_SEQ_MODE_1011      0              1290  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i0_LC_16_10_2/lcout  LogicCell40_SEQ_MODE_1011    540              1831   1066  FALL       1
I__1682/I                       LocalMux                       0              1831   1066  FALL       1
I__1682/O                       LocalMux                     309              2139   1066  FALL       1
I__1683/I                       InMux                          0              2139   1066  FALL       1
I__1683/O                       InMux                        217              2357   1066  FALL       1
I__1684/I                       CascadeMux                     0              2357   1066  FALL       1
I__1684/O                       CascadeMux                     0              2357   1066  FALL       1
spi0.t_FSM_i1_LC_17_9_3/in2     LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_17_9_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i15_LC_16_10_0/lcout
Path End         : spi0.t_FSM_i0_LC_16_10_2/in1
Capture Clock    : spi0.t_FSM_i0_LC_16_10_2/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i15_LC_16_10_0/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i15_LC_16_10_0/lcout  LogicCell40_SEQ_MODE_1010    540              1831   1066  FALL       1
I__1446/I                        LocalMux                       0              1831   1066  FALL       1
I__1446/O                        LocalMux                     309              2139   1066  FALL       1
I__1447/I                        InMux                          0              2139   1066  FALL       1
I__1447/O                        InMux                        217              2357   1066  FALL       1
spi0.t_FSM_i0_LC_16_10_2/in1     LogicCell40_SEQ_MODE_1011      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i0_LC_16_10_2/clk     LogicCell40_SEQ_MODE_1011      0              1290  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i7_LC_16_9_2/lcout
Path End         : spi0.t_FSM_i8_LC_16_9_7/in0
Capture Clock    : spi0.t_FSM_i8_LC_16_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2055
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i7_LC_16_9_2/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i7_LC_16_9_2/lcout  LogicCell40_SEQ_MODE_1010    540              1529   1066  FALL       1
I__1449/I                      LocalMux                       0              1529   1066  FALL       1
I__1449/O                      LocalMux                     309              1838   1066  FALL       1
I__1450/I                      InMux                          0              1838   1066  FALL       1
I__1450/O                      InMux                        217              2055   1066  FALL       1
spi0.t_FSM_i8_LC_16_9_7/in0    LogicCell40_SEQ_MODE_1010      0              2055   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i8_LC_16_9_7/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_18_8_7/lcout
Path End         : spi0.rx__5_i4_LC_18_8_6/in3
Capture Clock    : spi0.rx__5_i4_LC_18_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2055
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i3_LC_18_8_7/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_18_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              1529    715  FALL       2
I__2078/I                      LocalMux                       0              1529   1066  FALL       1
I__2078/O                      LocalMux                     309              1838   1066  FALL       1
I__2080/I                      InMux                          0              1838   1066  FALL       1
I__2080/O                      InMux                        217              2055   1066  FALL       1
spi0.rx__5_i4_LC_18_8_6/in3    LogicCell40_SEQ_MODE_1000      0              2055   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i4_LC_18_8_6/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_18_8_4/lcout
Path End         : spi0.rx__5_i3_LC_18_8_7/in1
Capture Clock    : spi0.rx__5_i3_LC_18_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2055
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i2_LC_18_8_4/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_18_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              1529    715  FALL       2
I__2116/I                      LocalMux                       0              1529   1066  FALL       1
I__2116/O                      LocalMux                     309              1838   1066  FALL       1
I__2118/I                      InMux                          0              1838   1066  FALL       1
I__2118/O                      InMux                        217              2055   1066  FALL       1
spi0.rx__5_i3_LC_18_8_7/in1    LogicCell40_SEQ_MODE_1000      0              2055   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i3_LC_18_8_7/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_18_7_7/lcout
Path End         : spi0.rx__5_i7_LC_18_7_0/in1
Capture Clock    : spi0.rx__5_i7_LC_18_7_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i6_LC_18_7_7/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_18_7_7/lcout  LogicCell40_SEQ_MODE_1000    540              1880    764  FALL       2
I__2140/I                      LocalMux                       0              1880   1066  FALL       1
I__2140/O                      LocalMux                     309              2188   1066  FALL       1
I__2142/I                      InMux                          0              2188   1066  FALL       1
I__2142/O                      InMux                        217              2406   1066  FALL       1
spi0.rx__5_i7_LC_18_7_0/in1    LogicCell40_SEQ_MODE_1000      0              2406   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_18_7_0/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_18_7_2/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_18_7_3/in3
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_18_7_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i5_LC_18_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_18_7_2/lcout        LogicCell40_SEQ_MODE_1000    540              1880   1066  FALL       2
I__2144/I                            LocalMux                       0              1880   1066  FALL       1
I__2144/O                            LocalMux                     309              2188   1066  FALL       1
I__2146/I                            InMux                          0              2188   1066  FALL       1
I__2146/O                            InMux                        217              2406   1066  FALL       1
spi0.Rx_Lower_Byte_i3_LC_18_7_3/in3  LogicCell40_SEQ_MODE_1000      0              2406   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i3_LC_18_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.state_reg_i1_LC_17_9_1/in0
Capture Clock    : spi0.state_reg_i1_LC_17_9_1/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2371/I                          LocalMux                       0              1831   1066  FALL       1
I__2371/O                          LocalMux                     309              2139   1066  FALL       1
I__2384/I                          InMux                          0              2139   1066  FALL       1
I__2384/O                          InMux                        217              2357   1066  FALL       1
spi0.state_reg_i1_LC_17_9_1/in0    LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i0_LC_16_10_2/in0
Capture Clock    : spi0.t_FSM_i0_LC_16_10_2/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                          LocalMux                       0              1831   1066  FALL       1
I__2376/O                          LocalMux                     309              2139   1066  FALL       1
I__2397/I                          InMux                          0              2139   1066  FALL       1
I__2397/O                          InMux                        217              2357   1066  FALL       1
spi0.t_FSM_i0_LC_16_10_2/in0       LogicCell40_SEQ_MODE_1011      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i0_LC_16_10_2/clk     LogicCell40_SEQ_MODE_1011      0              1290  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i10_LC_16_10_7/in2
Capture Clock    : spi0.t_FSM_i10_LC_16_10_7/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2378/I                          LocalMux                       0              1831   1066  FALL       1
I__2378/O                          LocalMux                     309              2139   1066  FALL       1
I__2405/I                          InMux                          0              2139   1066  FALL       1
I__2405/O                          InMux                        217              2357   1066  FALL       1
I__2415/I                          CascadeMux                     0              2357   1066  FALL       1
I__2415/O                          CascadeMux                     0              2357   1066  FALL       1
spi0.t_FSM_i10_LC_16_10_7/in2      LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i10_LC_16_10_7/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.state_reg_i2_LC_16_9_0/in0
Capture Clock    : spi0.state_reg_i2_LC_16_9_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2055
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2442/I                          LocalMux                       0              1529   1066  FALL       1
I__2442/O                          LocalMux                     309              1838   1066  FALL       1
I__2455/I                          InMux                          0              1838   1066  FALL       1
I__2455/O                          InMux                        217              2055   1066  FALL       1
spi0.state_reg_i2_LC_16_9_0/in0    LogicCell40_SEQ_MODE_1010      0              2055   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i8_LC_16_8_7/lcout
Path End         : spi0.tx_shift_reg_i9_LC_16_8_4/in2
Capture Clock    : spi0.tx_shift_reg_i9_LC_16_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i8_LC_16_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i8_LC_16_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__1389/I                             LocalMux                       0              2139   1066  FALL       1
I__1389/O                             LocalMux                     309              2448   1066  FALL       1
I__1390/I                             InMux                          0              2448   1066  FALL       1
I__1390/O                             InMux                        217              2665   1066  FALL       1
I__1391/I                             CascadeMux                     0              2665   1066  FALL       1
I__1391/O                             CascadeMux                     0              2665   1066  FALL       1
spi0.tx_shift_reg_i9_LC_16_8_4/in2    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i9_LC_16_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i10_LC_16_8_6/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_8_3/in1
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i10_LC_16_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i10_LC_16_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__1423/I                              LocalMux                       0              2139   1066  FALL       1
I__1423/O                              LocalMux                     309              2448   1066  FALL       1
I__1424/I                              InMux                          0              2448   1066  FALL       1
I__1424/O                              InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i11_LC_16_8_3/in1    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i11_LC_16_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i9_LC_16_8_4/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_8_6/in1
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i9_LC_16_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i9_LC_16_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__1426/I                             LocalMux                       0              2139   1066  FALL       1
I__1426/O                             LocalMux                     309              2448   1066  FALL       1
I__1427/I                             InMux                          0              2448   1066  FALL       1
I__1427/O                             InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i10_LC_16_8_6/in1   LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i10_LC_16_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i11_LC_16_8_3/lcout
Path End         : spi0.tx_shift_reg_i12_LC_15_8_2/in0
Capture Clock    : spi0.tx_shift_reg_i12_LC_15_8_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i11_LC_16_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i11_LC_16_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__1342/I                              LocalMux                       0              2139   1066  FALL       1
I__1342/O                              LocalMux                     309              2448   1066  FALL       1
I__1343/I                              InMux                          0              2448   1066  FALL       1
I__1343/O                              InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i12_LC_15_8_2/in0    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i12_LC_15_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i1_LC_16_8_2/lcout
Path End         : spi0.tx_shift_reg_i2_LC_15_8_5/in3
Capture Clock    : spi0.tx_shift_reg_i2_LC_15_8_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i1_LC_16_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i1_LC_16_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__1350/I                             LocalMux                       0              2139   1066  FALL       1
I__1350/O                             LocalMux                     309              2448   1066  FALL       1
I__1351/I                             InMux                          0              2448   1066  FALL       1
I__1351/O                             InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i2_LC_15_8_5/in3    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i2_LC_15_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i7_LC_16_8_1/lcout
Path End         : spi0.tx_shift_reg_i8_LC_16_8_7/in1
Capture Clock    : spi0.tx_shift_reg_i8_LC_16_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i7_LC_16_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i7_LC_16_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__1397/I                             LocalMux                       0              2139   1066  FALL       1
I__1397/O                             LocalMux                     309              2448   1066  FALL       1
I__1398/I                             InMux                          0              2448   1066  FALL       1
I__1398/O                             InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i8_LC_16_8_7/in1    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i8_LC_16_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i4_LC_15_8_7/lcout
Path End         : spi0.tx_shift_reg_i5_LC_15_8_6/in3
Capture Clock    : spi0.tx_shift_reg_i5_LC_15_8_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i4_LC_15_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i4_LC_15_8_7/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__1294/I                             LocalMux                       0              2139   1066  FALL       1
I__1294/O                             LocalMux                     309              2448   1066  FALL       1
I__1295/I                             InMux                          0              2448   1066  FALL       1
I__1295/O                             InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i5_LC_15_8_6/in3    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i5_LC_15_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i5_LC_15_8_6/lcout
Path End         : spi0.tx_shift_reg_i6_LC_15_8_0/in3
Capture Clock    : spi0.tx_shift_reg_i6_LC_15_8_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i5_LC_15_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i5_LC_15_8_6/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__1298/I                             LocalMux                       0              2139   1066  FALL       1
I__1298/O                             LocalMux                     309              2448   1066  FALL       1
I__1299/I                             InMux                          0              2448   1066  FALL       1
I__1299/O                             InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i6_LC_15_8_0/in3    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i6_LC_15_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i2_LC_15_8_5/lcout
Path End         : spi0.tx_shift_reg_i3_LC_15_8_4/in0
Capture Clock    : spi0.tx_shift_reg_i3_LC_15_8_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i2_LC_15_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i2_LC_15_8_5/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__1205/I                             LocalMux                       0              2139   1066  FALL       1
I__1205/O                             LocalMux                     309              2448   1066  FALL       1
I__1206/I                             InMux                          0              2448   1066  FALL       1
I__1206/O                             InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i3_LC_15_8_4/in0    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i3_LC_15_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i3_LC_15_8_4/lcout
Path End         : spi0.tx_shift_reg_i4_LC_15_8_7/in3
Capture Clock    : spi0.tx_shift_reg_i4_LC_15_8_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i3_LC_15_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i3_LC_15_8_4/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__1296/I                             LocalMux                       0              2139   1066  FALL       1
I__1296/O                             LocalMux                     309              2448   1066  FALL       1
I__1297/I                             InMux                          0              2448   1066  FALL       1
I__1297/O                             InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i4_LC_15_8_7/in3    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i4_LC_15_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i12_LC_15_8_2/lcout
Path End         : spi0.tx_shift_reg_i13_LC_15_8_1/in3
Capture Clock    : spi0.tx_shift_reg_i13_LC_15_8_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i12_LC_15_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i12_LC_15_8_2/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__1215/I                              LocalMux                       0              2139   1066  FALL       1
I__1215/O                              LocalMux                     309              2448   1066  FALL       1
I__1216/I                              InMux                          0              2448   1066  FALL       1
I__1216/O                              InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i13_LC_15_8_1/in3    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i13_LC_15_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i13_LC_15_8_1/lcout
Path End         : spi0.tx_shift_reg_i14_LC_15_8_3/in3
Capture Clock    : spi0.tx_shift_reg_i14_LC_15_8_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i13_LC_15_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i13_LC_15_8_1/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__1207/I                              LocalMux                       0              2139   1066  FALL       1
I__1207/O                              LocalMux                     309              2448   1066  FALL       1
I__1208/I                              InMux                          0              2448   1066  FALL       1
I__1208/O                              InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i14_LC_15_8_3/in3    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i14_LC_15_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i1_LC_17_9_3/in0
Capture Clock    : spi0.t_FSM_i1_LC_17_9_3/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2371/I                          LocalMux                       0              1831   1066  FALL       1
I__2371/O                          LocalMux                     309              2139   1066  FALL       1
I__2385/I                          InMux                          0              2139   1066  FALL       1
I__2385/O                          InMux                        217              2357   1066  FALL       1
spi0.t_FSM_i1_LC_17_9_3/in0        LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_17_9_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i2_LC_17_9_2/in1
Capture Clock    : spi0.t_FSM_i2_LC_17_9_2/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2371/I                          LocalMux                       0              1831   1066  FALL       1
I__2371/O                          LocalMux                     309              2139   1066  FALL       1
I__2386/I                          InMux                          0              2139   1066  FALL       1
I__2386/O                          InMux                        217              2357   1066  FALL       1
spi0.t_FSM_i2_LC_17_9_2/in1        LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_17_9_2/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i11_LC_16_10_6/in0
Capture Clock    : spi0.t_FSM_i11_LC_16_10_6/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                          LocalMux                       0              1831   1066  FALL       1
I__2376/O                          LocalMux                     309              2139   1066  FALL       1
I__2398/I                          InMux                          0              2139   1066  FALL       1
I__2398/O                          InMux                        217              2357   1066  FALL       1
spi0.t_FSM_i11_LC_16_10_6/in0      LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i11_LC_16_10_6/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i13_LC_16_10_4/in0
Capture Clock    : spi0.t_FSM_i13_LC_16_10_4/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                          LocalMux                       0              1831   1066  FALL       1
I__2376/O                          LocalMux                     309              2139   1066  FALL       1
I__2399/I                          InMux                          0              2139   1066  FALL       1
I__2399/O                          InMux                        217              2357   1066  FALL       1
spi0.t_FSM_i13_LC_16_10_4/in0      LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i13_LC_16_10_4/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i15_LC_16_10_0/in0
Capture Clock    : spi0.t_FSM_i15_LC_16_10_0/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                          LocalMux                       0              1831   1066  FALL       1
I__2376/O                          LocalMux                     309              2139   1066  FALL       1
I__2400/I                          InMux                          0              2139   1066  FALL       1
I__2400/O                          InMux                        217              2357   1066  FALL       1
spi0.t_FSM_i15_LC_16_10_0/in0      LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i15_LC_16_10_0/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i12_LC_16_10_5/in3
Capture Clock    : spi0.t_FSM_i12_LC_16_10_5/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                          LocalMux                       0              1831   1066  FALL       1
I__2376/O                          LocalMux                     309              2139   1066  FALL       1
I__2401/I                          InMux                          0              2139   1066  FALL       1
I__2401/O                          InMux                        217              2357   1066  FALL       1
spi0.t_FSM_i12_LC_16_10_5/in3      LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i12_LC_16_10_5/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i14_LC_16_10_3/in3
Capture Clock    : spi0.t_FSM_i14_LC_16_10_3/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                          LocalMux                       0              1831   1066  FALL       1
I__2376/O                          LocalMux                     309              2139   1066  FALL       1
I__2402/I                          InMux                          0              2139   1066  FALL       1
I__2402/O                          InMux                        217              2357   1066  FALL       1
spi0.t_FSM_i14_LC_16_10_3/in3      LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i14_LC_16_10_3/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.busy_86_LC_17_7_7/in0
Capture Clock    : spi0.busy_86_LC_17_7_7/clk
Hold Constraint  : 0p
Path slack       : 1087p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2375/I                          Odrv4                          0              1831   1087  FALL       1
I__2375/O                          Odrv4                        372              2202   1087  FALL       1
I__2395/I                          LocalMux                       0              2202   1087  FALL       1
I__2395/O                          LocalMux                     309              2511   1087  FALL       1
I__2412/I                          InMux                          0              2511   1087  FALL       1
I__2412/O                          InMux                        217              2728   1087  FALL       1
spi0.busy_86_LC_17_7_7/in0         LogicCell40_SEQ_MODE_1000      0              2728   1087  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_17_7_7/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_17_7_1/in2
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_17_7_1/clk
Hold Constraint  : 0p
Path slack       : 1108p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1220
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2749
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout                         LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2444/I                                                 Odrv4                          0              1529    786  FALL       1
I__2444/O                                                 Odrv4                        372              1901    786  FALL       1
I__2458/I                                                 LocalMux                       0              1901    786  FALL       1
I__2458/O                                                 LocalMux                     309              2209    786  FALL       1
I__2464/I                                                 InMux                          0              2209   1108  FALL       1
I__2464/O                                                 InMux                        217              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in1    LogicCell40_SEQ_MODE_0000      0              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/ltout  LogicCell40_SEQ_MODE_0000    323              2749   1108  RISE       1
I__1673/I                                                 CascadeMux                     0              2749   1108  RISE       1
I__1673/O                                                 CascadeMux                     0              2749   1108  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_7_1/in2                       LogicCell40_SEQ_MODE_1000      0              2749   1108  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i0_LC_16_7_0/lcout
Path End         : spi0.tx_shift_reg_i1_LC_16_8_2/in1
Capture Clock    : spi0.tx_shift_reg_i1_LC_16_8_2/clk
Hold Constraint  : 0p
Path slack       : 1122p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2721
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2473/I                           Odrv4                          0                 0  FALL       1
I__2473/O                           Odrv4                        372               372  FALL       1
I__2484/I                           Span4Mux_v                     0               372  FALL       1
I__2484/O                           Span4Mux_v                   372               743  FALL       1
I__2496/I                           LocalMux                       0               743  FALL       1
I__2496/O                           LocalMux                     309              1052  FALL       1
I__2504/I                           ClkMux                         0              1052  FALL       1
I__2504/O                           ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O          INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_16_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i0_LC_16_7_0/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1122  FALL       1
I__1352/I                             Odrv4                          0              1823   1122  FALL       1
I__1352/O                             Odrv4                        372              2195   1122  FALL       1
I__1353/I                             LocalMux                       0              2195   1122  FALL       1
I__1353/O                             LocalMux                     309              2504   1122  FALL       1
I__1354/I                             InMux                          0              2504   1122  FALL       1
I__1354/O                             InMux                        217              2721   1122  FALL       1
spi0.tx_shift_reg_i1_LC_16_8_2/in1    LogicCell40_SEQ_MODE_1000      0              2721   1122  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i1_LC_16_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.state_reg_i1_LC_17_9_1/in2
Capture Clock    : spi0.state_reg_i1_LC_17_9_1/clk
Hold Constraint  : 0p
Path slack       : 1130p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    891
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2441/I                          LocalMux                       0              1529    764  FALL       1
I__2441/O                          LocalMux                     309              1838    764  FALL       1
I__2448/I                          InMux                          0              1838   1129  FALL       1
I__2448/O                          InMux                        217              2055   1129  FALL       1
i531_4_lut_LC_17_9_0/in0           LogicCell40_SEQ_MODE_0000      0              2055   1129  FALL       1
i531_4_lut_LC_17_9_0/ltout         LogicCell40_SEQ_MODE_0000    365              2420   1129  RISE       1
I__1685/I                          CascadeMux                     0              2420   1129  RISE       1
I__1685/O                          CascadeMux                     0              2420   1129  RISE       1
spi0.state_reg_i1_LC_17_9_1/in2    LogicCell40_SEQ_MODE_1010      0              2420   1129  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i3_LC_17_10_5/in3
Capture Clock    : spi0.t_FSM_i3_LC_17_10_5/clk
Hold Constraint  : 0p
Path slack       : 1319p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/lcout      LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      15
I__1786/I                          LocalMux                       0              2434   1319  FALL       1
I__1786/O                          LocalMux                     309              2742   1319  FALL       1
I__1797/I                          InMux                          0              2742   1319  FALL       1
I__1797/O                          InMux                        217              2960   1319  FALL       1
spi0.t_FSM_i3_LC_17_10_5/in3       LogicCell40_SEQ_MODE_1010      0              2960   1319  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i3_LC_17_10_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i4_LC_17_10_4/in0
Capture Clock    : spi0.t_FSM_i4_LC_17_10_4/clk
Hold Constraint  : 0p
Path slack       : 1319p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/lcout      LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      15
I__1786/I                          LocalMux                       0              2434   1319  FALL       1
I__1786/O                          LocalMux                     309              2742   1319  FALL       1
I__1798/I                          InMux                          0              2742   1319  FALL       1
I__1798/O                          InMux                        217              2960   1319  FALL       1
spi0.t_FSM_i4_LC_17_10_4/in0       LogicCell40_SEQ_MODE_1010      0              2960   1319  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i4_LC_17_10_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i5_LC_17_10_1/in3
Capture Clock    : spi0.t_FSM_i5_LC_17_10_1/clk
Hold Constraint  : 0p
Path slack       : 1319p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/lcout      LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      15
I__1786/I                          LocalMux                       0              2434   1319  FALL       1
I__1786/O                          LocalMux                     309              2742   1319  FALL       1
I__1799/I                          InMux                          0              2742   1319  FALL       1
I__1799/O                          InMux                        217              2960   1319  FALL       1
spi0.t_FSM_i5_LC_17_10_1/in3       LogicCell40_SEQ_MODE_1010      0              2960   1319  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i5_LC_17_10_1/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i6_LC_17_10_2/in0
Capture Clock    : spi0.t_FSM_i6_LC_17_10_2/clk
Hold Constraint  : 0p
Path slack       : 1319p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/lcout      LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      15
I__1786/I                          LocalMux                       0              2434   1319  FALL       1
I__1786/O                          LocalMux                     309              2742   1319  FALL       1
I__1800/I                          InMux                          0              2742   1319  FALL       1
I__1800/O                          InMux                        217              2960   1319  FALL       1
spi0.t_FSM_i6_LC_17_10_2/in0       LogicCell40_SEQ_MODE_1010      0              2960   1319  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i9_LC_17_10_0/in0
Capture Clock    : spi0.t_FSM_i9_LC_17_10_0/clk
Hold Constraint  : 0p
Path slack       : 1319p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/lcout      LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      15
I__1786/I                          LocalMux                       0              2434   1319  FALL       1
I__1786/O                          LocalMux                     309              2742   1319  FALL       1
I__1801/I                          InMux                          0              2742   1319  FALL       1
I__1801/O                          InMux                        217              2960   1319  FALL       1
spi0.t_FSM_i9_LC_17_10_0/in0       LogicCell40_SEQ_MODE_1010      0              2960   1319  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_17_10_0/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.rx__5_i9_LC_17_7_3/in0
Capture Clock    : spi0.rx__5_i9_LC_17_7_3/clk
Hold Constraint  : 0p
Path slack       : 1319p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2440/I                          LocalMux                       0              1529   1319  FALL       1
I__2440/O                          LocalMux                     309              1838   1319  FALL       1
I__2447/I                          InMux                          0              1838   1319  FALL       1
I__2447/O                          InMux                        217              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1       LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      23
I__2088/I                          LocalMux                       0              2434   1319  FALL       1
I__2088/O                          LocalMux                     309              2742   1319  FALL       1
I__2106/I                          InMux                          0              2742   1319  FALL       1
I__2106/O                          InMux                        217              2960   1319  FALL       1
spi0.rx__5_i9_LC_17_7_3/in0        LogicCell40_SEQ_MODE_1000      0              2960   1319  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.rx__5_i9_LC_17_7_3/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.rx__5_i8_LC_17_7_2/in3
Capture Clock    : spi0.rx__5_i8_LC_17_7_2/clk
Hold Constraint  : 0p
Path slack       : 1319p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2440/I                          LocalMux                       0              1529   1319  FALL       1
I__2440/O                          LocalMux                     309              1838   1319  FALL       1
I__2447/I                          InMux                          0              1838   1319  FALL       1
I__2447/O                          InMux                        217              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1       LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      23
I__2088/I                          LocalMux                       0              2434   1319  FALL       1
I__2088/O                          LocalMux                     309              2742   1319  FALL       1
I__2107/I                          InMux                          0              2742   1319  FALL       1
I__2107/O                          InMux                        217              2960   1319  FALL       1
spi0.rx__5_i8_LC_17_7_2/in3        LogicCell40_SEQ_MODE_1000      0              2960   1319  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2490/I                        Span4Mux_v                     0               652  RISE       1
I__2490/O                        Span4Mux_v                   351              1003  RISE       1
I__2502/I                        LocalMux                       0              1003  RISE       1
I__2502/O                        LocalMux                     330              1333  RISE       1
I__2509/I                        ClkMux                         0              1333  RISE       1
I__2509/O                        ClkMux                       309              1641  RISE       1
spi0.rx__5_i8_LC_17_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i0_LC_16_10_2/in2
Capture Clock    : spi0.t_FSM_i0_LC_16_10_2/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    792
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2623
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/ltout  LogicCell40_SEQ_MODE_0000    267              2623   1333  RISE       1
I__1445/I                                     CascadeMux                     0              2623   1333  RISE       1
I__1445/O                                     CascadeMux                     0              2623   1333  RISE       1
spi0.t_FSM_i0_LC_16_10_2/in2                  LogicCell40_SEQ_MODE_1011      0              2623   1333  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i0_LC_16_10_2/clk     LogicCell40_SEQ_MODE_1011      0              1290  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i7_LC_16_9_2/in0
Capture Clock    : spi0.t_FSM_i7_LC_16_9_2/clk
Hold Constraint  : 0p
Path slack       : 1368p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2372/I                          LocalMux                       0              1831   1368  FALL       1
I__2372/O                          LocalMux                     309              2139   1368  FALL       1
I__2389/I                          InMux                          0              2139   1368  FALL       1
I__2389/O                          InMux                        217              2357   1368  FALL       1
spi0.t_FSM_i7_LC_16_9_2/in0        LogicCell40_SEQ_MODE_1010      0              2357   1368  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i7_LC_16_9_2/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i8_LC_16_9_7/in3
Capture Clock    : spi0.t_FSM_i8_LC_16_9_7/clk
Hold Constraint  : 0p
Path slack       : 1368p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2372/I                          LocalMux                       0              1831   1368  FALL       1
I__2372/O                          LocalMux                     309              2139   1368  FALL       1
I__2390/I                          InMux                          0              2139   1368  FALL       1
I__2390/O                          InMux                        217              2357   1368  FALL       1
spi0.t_FSM_i8_LC_16_9_7/in3        LogicCell40_SEQ_MODE_1010      0              2357   1368  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i8_LC_16_9_7/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i8_LC_16_9_7/in2
Capture Clock    : spi0.t_FSM_i8_LC_16_9_7/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    849
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2378
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/ltout      LogicCell40_SEQ_MODE_0000    323              2378   1389  RISE       1
I__1448/I                          CascadeMux                     0              2378   1389  RISE       1
I__1448/O                          CascadeMux                     0              2378   1389  RISE       1
spi0.t_FSM_i8_LC_16_9_7/in2        LogicCell40_SEQ_MODE_1010      0              2378   1389  RISE       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i8_LC_16_9_7/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i9_LC_17_10_0/lcout
Path End         : spi0.t_FSM_i10_LC_16_10_7/in3
Capture Clock    : spi0.t_FSM_i10_LC_16_10_7/clk
Hold Constraint  : 0p
Path slack       : 1417p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_17_10_0/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i9_LC_17_10_0/lcout  LogicCell40_SEQ_MODE_1010    540              2181   1417  FALL       1
I__1856/I                       LocalMux                       0              2181   1417  FALL       1
I__1856/O                       LocalMux                     309              2490   1417  FALL       1
I__1857/I                       InMux                          0              2490   1417  FALL       1
I__1857/O                       InMux                        217              2707   1417  FALL       1
spi0.t_FSM_i10_LC_16_10_7/in3   LogicCell40_SEQ_MODE_1010      0              2707   1417  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i10_LC_16_10_7/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_w_79_LC_18_9_0/lcout
Path End         : spi0.CS_81_LC_18_6_0/in3
Capture Clock    : spi0.CS_81_LC_18_6_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2427
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2477/I                        LocalMux                       0               351  RISE       1
I__2477/O                        LocalMux                     330               680  RISE       1
I__2487/I                        ClkMux                         0               680  RISE       1
I__2487/O                        ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_18_9_0/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_w_79_LC_18_9_0/lcout  LogicCell40_SEQ_MODE_1001    540              1529   1438  FALL       1
I__2276/I                     Odrv4                          0              1529   1438  FALL       1
I__2276/O                     Odrv4                        372              1901   1438  FALL       1
I__2277/I                     LocalMux                       0              1901   1438  FALL       1
I__2277/O                     LocalMux                     309              2209   1438  FALL       1
I__2278/I                     InMux                          0              2209   1438  FALL       1
I__2278/O                     InMux                        217              2427   1438  FALL       1
spi0.CS_81_LC_18_6_0/in3      LogicCell40_SEQ_MODE_1011      0              2427   1438  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2482/I                        LocalMux                       0               351  RISE       1
I__2482/O                        LocalMux                     330               680  RISE       1
I__2494/I                        ClkMux                         0               680  RISE       1
I__2494/O                        ClkMux                       309               989  RISE       1
spi0.CS_81_LC_18_6_0/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.CS_w_79_LC_18_9_0/in1
Capture Clock    : spi0.CS_w_79_LC_18_9_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2427
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2419/I                          Odrv4                          0              1529   1438  FALL       1
I__2419/O                          Odrv4                        372              1901   1438  FALL       1
I__2429/I                          LocalMux                       0              1901   1438  FALL       1
I__2429/O                          LocalMux                     309              2209   1438  FALL       1
I__2435/I                          InMux                          0              2209   1438  FALL       1
I__2435/O                          InMux                        217              2427   1438  FALL       1
spi0.CS_w_79_LC_18_9_0/in1         LogicCell40_SEQ_MODE_1001      0              2427   1438  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2477/I                        LocalMux                       0               351  RISE       1
I__2477/O                        LocalMux                     330               680  RISE       1
I__2487/I                        ClkMux                         0               680  RISE       1
I__2487/O                        ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_18_9_0/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.CS_w_79_LC_18_9_0/in3
Capture Clock    : spi0.CS_w_79_LC_18_9_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2427
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2445/I                          Odrv4                          0              1529   1438  FALL       1
I__2445/O                          Odrv4                        372              1901   1438  FALL       1
I__2459/I                          LocalMux                       0              1901   1438  FALL       1
I__2459/O                          LocalMux                     309              2209   1438  FALL       1
I__2466/I                          InMux                          0              2209   1438  FALL       1
I__2466/O                          InMux                        217              2427   1438  FALL       1
spi0.CS_w_79_LC_18_9_0/in3         LogicCell40_SEQ_MODE_1001      0              2427   1438  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2477/I                        LocalMux                       0               351  RISE       1
I__2477/O                        LocalMux                     330               680  RISE       1
I__2487/I                        ClkMux                         0               680  RISE       1
I__2487/O                        ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_18_9_0/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i14_LC_15_8_3/lcout
Path End         : spi0.tx_shift_reg_i15_LC_15_9_0/in0
Capture Clock    : spi0.tx_shift_reg_i15_LC_15_9_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1227
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1227

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i14_LC_15_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i14_LC_15_8_3/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1438  FALL       1
I__1292/I                              LocalMux                       0              2139   1438  FALL       1
I__1292/O                              LocalMux                     309              2448   1438  FALL       1
I__1293/I                              InMux                          0              2448   1438  FALL       1
I__1293/O                              InMux                        217              2665   1438  FALL       1
spi0.tx_shift_reg_i15_LC_15_9_0/in0    LogicCell40_SEQ_MODE_1000      0              2665   1438  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2471/I                            Odrv4                          0                 0  FALL       1
I__2471/O                            Odrv4                        372               372  FALL       1
I__2478/I                            Span4Mux_h                     0               372  FALL       1
I__2478/O                            Span4Mux_h                   316               687  FALL       1
I__2489/I                            LocalMux                       0               687  FALL       1
I__2489/O                            LocalMux                     309               996  FALL       1
I__2501/I                            ClkMux                         0               996  FALL       1
I__2501/O                            ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i15C/I          INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i15C/O          INV                            0              1227  RISE       1
spi0.tx_shift_reg_i15_LC_15_9_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i6_LC_15_8_0/lcout
Path End         : spi0.tx_shift_reg_i7_LC_16_8_1/in1
Capture Clock    : spi0.tx_shift_reg_i7_LC_16_8_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i6_LC_15_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i6_LC_15_8_0/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1438  FALL       1
I__1356/I                             Odrv4                          0              2139   1438  FALL       1
I__1356/O                             Odrv4                        372              2511   1438  FALL       1
I__1357/I                             LocalMux                       0              2511   1438  FALL       1
I__1357/O                             LocalMux                     309              2819   1438  FALL       1
I__1358/I                             InMux                          0              2819   1438  FALL       1
I__1358/O                             InMux                        217              3037   1438  FALL       1
spi0.tx_shift_reg_i7_LC_16_8_1/in1    LogicCell40_SEQ_MODE_1000      0              3037   1438  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i7_LC_16_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i0_LC_16_10_2/in3
Capture Clock    : spi0.t_FSM_i0_LC_16_10_2/clk
Hold Constraint  : 0p
Path slack       : 1670p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/lcout      LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      15
I__1784/I                          LocalMux                       0              2434   1669  FALL       1
I__1784/O                          LocalMux                     309              2742   1669  FALL       1
I__1788/I                          InMux                          0              2742   1669  FALL       1
I__1788/O                          InMux                        217              2960   1669  FALL       1
spi0.t_FSM_i0_LC_16_10_2/in3       LogicCell40_SEQ_MODE_1011      0              2960   1669  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i0_LC_16_10_2/clk     LogicCell40_SEQ_MODE_1011      0              1290  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i1_LC_17_9_3/in3
Capture Clock    : spi0.t_FSM_i1_LC_17_9_3/clk
Hold Constraint  : 0p
Path slack       : 1670p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/lcout      LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      15
I__1785/I                          LocalMux                       0              2434   1669  FALL       1
I__1785/O                          LocalMux                     309              2742   1669  FALL       1
I__1795/I                          InMux                          0              2742   1669  FALL       1
I__1795/O                          InMux                        217              2960   1669  FALL       1
spi0.t_FSM_i1_LC_17_9_3/in3        LogicCell40_SEQ_MODE_1010      0              2960   1669  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_17_9_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i10_LC_16_10_7/in0
Capture Clock    : spi0.t_FSM_i10_LC_16_10_7/clk
Hold Constraint  : 0p
Path slack       : 1670p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/lcout      LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      15
I__1784/I                          LocalMux                       0              2434   1669  FALL       1
I__1784/O                          LocalMux                     309              2742   1669  FALL       1
I__1789/I                          InMux                          0              2742   1669  FALL       1
I__1789/O                          InMux                        217              2960   1669  FALL       1
spi0.t_FSM_i10_LC_16_10_7/in0      LogicCell40_SEQ_MODE_1010      0              2960   1669  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i10_LC_16_10_7/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i11_LC_16_10_6/in3
Capture Clock    : spi0.t_FSM_i11_LC_16_10_6/clk
Hold Constraint  : 0p
Path slack       : 1670p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/lcout      LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      15
I__1784/I                          LocalMux                       0              2434   1669  FALL       1
I__1784/O                          LocalMux                     309              2742   1669  FALL       1
I__1790/I                          InMux                          0              2742   1669  FALL       1
I__1790/O                          InMux                        217              2960   1669  FALL       1
spi0.t_FSM_i11_LC_16_10_6/in3      LogicCell40_SEQ_MODE_1010      0              2960   1669  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i11_LC_16_10_6/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i12_LC_16_10_5/in0
Capture Clock    : spi0.t_FSM_i12_LC_16_10_5/clk
Hold Constraint  : 0p
Path slack       : 1670p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/lcout      LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      15
I__1784/I                          LocalMux                       0              2434   1669  FALL       1
I__1784/O                          LocalMux                     309              2742   1669  FALL       1
I__1791/I                          InMux                          0              2742   1669  FALL       1
I__1791/O                          InMux                        217              2960   1669  FALL       1
spi0.t_FSM_i12_LC_16_10_5/in0      LogicCell40_SEQ_MODE_1010      0              2960   1669  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i12_LC_16_10_5/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i13_LC_16_10_4/in3
Capture Clock    : spi0.t_FSM_i13_LC_16_10_4/clk
Hold Constraint  : 0p
Path slack       : 1670p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/lcout      LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      15
I__1784/I                          LocalMux                       0              2434   1669  FALL       1
I__1784/O                          LocalMux                     309              2742   1669  FALL       1
I__1792/I                          InMux                          0              2742   1669  FALL       1
I__1792/O                          InMux                        217              2960   1669  FALL       1
spi0.t_FSM_i13_LC_16_10_4/in3      LogicCell40_SEQ_MODE_1010      0              2960   1669  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i13_LC_16_10_4/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i14_LC_16_10_3/in0
Capture Clock    : spi0.t_FSM_i14_LC_16_10_3/clk
Hold Constraint  : 0p
Path slack       : 1670p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/lcout      LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      15
I__1784/I                          LocalMux                       0              2434   1669  FALL       1
I__1784/O                          LocalMux                     309              2742   1669  FALL       1
I__1793/I                          InMux                          0              2742   1669  FALL       1
I__1793/O                          InMux                        217              2960   1669  FALL       1
spi0.t_FSM_i14_LC_16_10_3/in0      LogicCell40_SEQ_MODE_1010      0              2960   1669  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i14_LC_16_10_3/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i15_LC_16_10_0/in3
Capture Clock    : spi0.t_FSM_i15_LC_16_10_0/clk
Hold Constraint  : 0p
Path slack       : 1670p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/lcout      LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      15
I__1784/I                          LocalMux                       0              2434   1669  FALL       1
I__1784/O                          LocalMux                     309              2742   1669  FALL       1
I__1794/I                          InMux                          0              2742   1669  FALL       1
I__1794/O                          InMux                        217              2960   1669  FALL       1
spi0.t_FSM_i15_LC_16_10_0/in3      LogicCell40_SEQ_MODE_1010      0              2960   1669  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i15_LC_16_10_0/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i2_LC_17_9_2/in0
Capture Clock    : spi0.t_FSM_i2_LC_17_9_2/clk
Hold Constraint  : 0p
Path slack       : 1670p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/lcout      LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      15
I__1785/I                          LocalMux                       0              2434   1669  FALL       1
I__1785/O                          LocalMux                     309              2742   1669  FALL       1
I__1796/I                          InMux                          0              2742   1669  FALL       1
I__1796/O                          InMux                        217              2960   1669  FALL       1
spi0.t_FSM_i2_LC_17_9_2/in0        LogicCell40_SEQ_MODE_1010      0              2960   1669  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_17_9_2/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.state_reg_i1_LC_17_9_1/in3
Capture Clock    : spi0.state_reg_i1_LC_17_9_1/clk
Hold Constraint  : 0p
Path slack       : 1670p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout     LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2420/I                             LocalMux                       0              1529   1669  FALL       1
I__2420/O                             LocalMux                     309              1838   1669  FALL       1
I__2431/I                             InMux                          0              1838   1669  FALL       1
I__2431/O                             InMux                        217              2055   1669  FALL       1
spi0.i1_2_lut_3_lut_LC_17_10_3/in1    LogicCell40_SEQ_MODE_0000      0              2055   1669  FALL       1
spi0.i1_2_lut_3_lut_LC_17_10_3/lcout  LogicCell40_SEQ_MODE_0000    379              2434   1669  FALL       2
I__1839/I                             LocalMux                       0              2434   1669  FALL       1
I__1839/O                             LocalMux                     309              2742   1669  FALL       1
I__1841/I                             InMux                          0              2742   1669  FALL       1
I__1841/O                             InMux                        217              2960   1669  FALL       1
spi0.state_reg_i1_LC_17_9_1/in3       LogicCell40_SEQ_MODE_1010      0              2960   1669  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_17_7_6/in3
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_17_7_6/clk
Hold Constraint  : 0p
Path slack       : 1690p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1802
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3331
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout                         LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2444/I                                                 Odrv4                          0              1529    786  FALL       1
I__2444/O                                                 Odrv4                        372              1901    786  FALL       1
I__2458/I                                                 LocalMux                       0              1901    786  FALL       1
I__2458/O                                                 LocalMux                     309              2209    786  FALL       1
I__2464/I                                                 InMux                          0              2209   1108  FALL       1
I__2464/O                                                 InMux                        217              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in1    LogicCell40_SEQ_MODE_0000      0              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_0000    379              2805   1690  FALL       7
I__2161/I                                                 LocalMux                       0              2805   1690  FALL       1
I__2161/O                                                 LocalMux                     309              3114   1690  FALL       1
I__2163/I                                                 InMux                          0              3114   1690  FALL       1
I__2163/O                                                 InMux                        217              3331   1690  FALL       1
spi0.Rx_Lower_Byte_i4_LC_17_7_6/in3                       LogicCell40_SEQ_MODE_1000      0              3331   1690  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_17_7_4/in3
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_17_7_4/clk
Hold Constraint  : 0p
Path slack       : 1690p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1802
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3331
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout                         LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2444/I                                                 Odrv4                          0              1529    786  FALL       1
I__2444/O                                                 Odrv4                        372              1901    786  FALL       1
I__2458/I                                                 LocalMux                       0              1901    786  FALL       1
I__2458/O                                                 LocalMux                     309              2209    786  FALL       1
I__2464/I                                                 InMux                          0              2209   1108  FALL       1
I__2464/O                                                 InMux                        217              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in1    LogicCell40_SEQ_MODE_0000      0              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_0000    379              2805   1690  FALL       7
I__2161/I                                                 LocalMux                       0              2805   1690  FALL       1
I__2161/O                                                 LocalMux                     309              3114   1690  FALL       1
I__2164/I                                                 InMux                          0              3114   1690  FALL       1
I__2164/O                                                 InMux                        217              3331   1690  FALL       1
spi0.Rx_Lower_Byte_i5_LC_17_7_4/in3                       LogicCell40_SEQ_MODE_1000      0              3331   1690  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_17_7_5/in0
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_17_7_5/clk
Hold Constraint  : 0p
Path slack       : 1690p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1802
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3331
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout                         LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2444/I                                                 Odrv4                          0              1529    786  FALL       1
I__2444/O                                                 Odrv4                        372              1901    786  FALL       1
I__2458/I                                                 LocalMux                       0              1901    786  FALL       1
I__2458/O                                                 LocalMux                     309              2209    786  FALL       1
I__2464/I                                                 InMux                          0              2209   1108  FALL       1
I__2464/O                                                 InMux                        217              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in1    LogicCell40_SEQ_MODE_0000      0              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_0000    379              2805   1690  FALL       7
I__2161/I                                                 LocalMux                       0              2805   1690  FALL       1
I__2161/O                                                 LocalMux                     309              3114   1690  FALL       1
I__2165/I                                                 InMux                          0              3114   1690  FALL       1
I__2165/O                                                 InMux                        217              3331   1690  FALL       1
spi0.Rx_Lower_Byte_i6_LC_17_7_5/in0                       LogicCell40_SEQ_MODE_1000      0              3331   1690  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2478/I                            Span4Mux_h                     0               351  RISE       1
I__2478/O                            Span4Mux_h                   302               652  RISE       1
I__2490/I                            Span4Mux_v                     0               652  RISE       1
I__2490/O                            Span4Mux_v                   351              1003  RISE       1
I__2502/I                            LocalMux                       0              1003  RISE       1
I__2502/O                            LocalMux                     330              1333  RISE       1
I__2509/I                            ClkMux                         0              1333  RISE       1
I__2509/O                            ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_17_7_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i10_LC_16_10_7/in1
Capture Clock    : spi0.t_FSM_i10_LC_16_10_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1880  FALL      15
I__1804/I                                     LocalMux                       0              2644   1880  FALL       1
I__1804/O                                     LocalMux                     309              2953   1880  FALL       1
I__1808/I                                     InMux                          0              2953   1880  FALL       1
I__1808/O                                     InMux                        217              3170   1880  FALL       1
spi0.t_FSM_i10_LC_16_10_7/in1                 LogicCell40_SEQ_MODE_1010      0              3170   1880  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i10_LC_16_10_7/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i12_LC_16_10_5/in1
Capture Clock    : spi0.t_FSM_i12_LC_16_10_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1880  FALL      15
I__1804/I                                     LocalMux                       0              2644   1880  FALL       1
I__1804/O                                     LocalMux                     309              2953   1880  FALL       1
I__1809/I                                     InMux                          0              2953   1880  FALL       1
I__1809/O                                     InMux                        217              3170   1880  FALL       1
spi0.t_FSM_i12_LC_16_10_5/in1                 LogicCell40_SEQ_MODE_1010      0              3170   1880  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i12_LC_16_10_5/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i14_LC_16_10_3/in1
Capture Clock    : spi0.t_FSM_i14_LC_16_10_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1880  FALL      15
I__1804/I                                     LocalMux                       0              2644   1880  FALL       1
I__1804/O                                     LocalMux                     309              2953   1880  FALL       1
I__1810/I                                     InMux                          0              2953   1880  FALL       1
I__1810/O                                     InMux                        217              3170   1880  FALL       1
spi0.t_FSM_i14_LC_16_10_3/in1                 LogicCell40_SEQ_MODE_1010      0              3170   1880  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i14_LC_16_10_3/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i11_LC_16_10_6/in2
Capture Clock    : spi0.t_FSM_i11_LC_16_10_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1880  FALL      15
I__1804/I                                     LocalMux                       0              2644   1880  FALL       1
I__1804/O                                     LocalMux                     309              2953   1880  FALL       1
I__1811/I                                     InMux                          0              2953   1880  FALL       1
I__1811/O                                     InMux                        217              3170   1880  FALL       1
I__1823/I                                     CascadeMux                     0              3170   1880  FALL       1
I__1823/O                                     CascadeMux                     0              3170   1880  FALL       1
spi0.t_FSM_i11_LC_16_10_6/in2                 LogicCell40_SEQ_MODE_1010      0              3170   1880  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i11_LC_16_10_6/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i13_LC_16_10_4/in2
Capture Clock    : spi0.t_FSM_i13_LC_16_10_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1880  FALL      15
I__1804/I                                     LocalMux                       0              2644   1880  FALL       1
I__1804/O                                     LocalMux                     309              2953   1880  FALL       1
I__1812/I                                     InMux                          0              2953   1880  FALL       1
I__1812/O                                     InMux                        217              3170   1880  FALL       1
I__1824/I                                     CascadeMux                     0              3170   1880  FALL       1
I__1824/O                                     CascadeMux                     0              3170   1880  FALL       1
spi0.t_FSM_i13_LC_16_10_4/in2                 LogicCell40_SEQ_MODE_1010      0              3170   1880  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i13_LC_16_10_4/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i15_LC_16_10_0/in2
Capture Clock    : spi0.t_FSM_i15_LC_16_10_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1880  FALL      15
I__1804/I                                     LocalMux                       0              2644   1880  FALL       1
I__1804/O                                     LocalMux                     309              2953   1880  FALL       1
I__1813/I                                     InMux                          0              2953   1880  FALL       1
I__1813/O                                     InMux                        217              3170   1880  FALL       1
I__1825/I                                     CascadeMux                     0              3170   1880  FALL       1
I__1825/O                                     CascadeMux                     0              3170   1880  FALL       1
spi0.t_FSM_i15_LC_16_10_0/in2                 LogicCell40_SEQ_MODE_1010      0              3170   1880  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2475/I                        Odrv4                          0                 0  RISE       1
I__2475/O                        Odrv4                        351               351  RISE       1
I__2486/I                        Span4Mux_h                     0               351  RISE       1
I__2486/O                        Span4Mux_h                   302               652  RISE       1
I__2499/I                        LocalMux                       0               652  RISE       1
I__2499/O                        LocalMux                     330               982  RISE       1
I__2508/I                        ClkMux                         0               982  RISE       1
I__2508/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i15_LC_16_10_0/clk    LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i5_LC_17_10_1/in0
Capture Clock    : spi0.t_FSM_i5_LC_17_10_1/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1880  FALL      15
I__1802/I                                     Odrv4                          0              2644   1901  FALL       1
I__1802/O                                     Odrv4                        372              3016   1901  FALL       1
I__1806/I                                     LocalMux                       0              3016   1901  FALL       1
I__1806/O                                     LocalMux                     309              3324   1901  FALL       1
I__1816/I                                     InMux                          0              3324   1901  FALL       1
I__1816/O                                     InMux                        217              3542   1901  FALL       1
spi0.t_FSM_i5_LC_17_10_1/in0                  LogicCell40_SEQ_MODE_1010      0              3542   1901  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i5_LC_17_10_1/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i3_LC_17_10_5/in2
Capture Clock    : spi0.t_FSM_i3_LC_17_10_5/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1880  FALL      15
I__1802/I                                     Odrv4                          0              2644   1901  FALL       1
I__1802/O                                     Odrv4                        372              3016   1901  FALL       1
I__1806/I                                     LocalMux                       0              3016   1901  FALL       1
I__1806/O                                     LocalMux                     309              3324   1901  FALL       1
I__1817/I                                     InMux                          0              3324   1901  FALL       1
I__1817/O                                     InMux                        217              3542   1901  FALL       1
I__1827/I                                     CascadeMux                     0              3542   1901  FALL       1
I__1827/O                                     CascadeMux                     0              3542   1901  FALL       1
spi0.t_FSM_i3_LC_17_10_5/in2                  LogicCell40_SEQ_MODE_1010      0              3542   1901  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i3_LC_17_10_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i4_LC_17_10_4/in3
Capture Clock    : spi0.t_FSM_i4_LC_17_10_4/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1880  FALL      15
I__1802/I                                     Odrv4                          0              2644   1901  FALL       1
I__1802/O                                     Odrv4                        372              3016   1901  FALL       1
I__1806/I                                     LocalMux                       0              3016   1901  FALL       1
I__1806/O                                     LocalMux                     309              3324   1901  FALL       1
I__1818/I                                     InMux                          0              3324   1901  FALL       1
I__1818/O                                     InMux                        217              3542   1901  FALL       1
spi0.t_FSM_i4_LC_17_10_4/in3                  LogicCell40_SEQ_MODE_1010      0              3542   1901  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i4_LC_17_10_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i6_LC_17_10_2/in3
Capture Clock    : spi0.t_FSM_i6_LC_17_10_2/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1880  FALL      15
I__1802/I                                     Odrv4                          0              2644   1901  FALL       1
I__1802/O                                     Odrv4                        372              3016   1901  FALL       1
I__1806/I                                     LocalMux                       0              3016   1901  FALL       1
I__1806/O                                     LocalMux                     309              3324   1901  FALL       1
I__1819/I                                     InMux                          0              3324   1901  FALL       1
I__1819/O                                     InMux                        217              3542   1901  FALL       1
spi0.t_FSM_i6_LC_17_10_2/in3                  LogicCell40_SEQ_MODE_1010      0              3542   1901  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i9_LC_17_10_0/in3
Capture Clock    : spi0.t_FSM_i9_LC_17_10_0/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1880  FALL      15
I__1802/I                                     Odrv4                          0              2644   1901  FALL       1
I__1802/O                                     Odrv4                        372              3016   1901  FALL       1
I__1806/I                                     LocalMux                       0              3016   1901  FALL       1
I__1806/O                                     LocalMux                     309              3324   1901  FALL       1
I__1820/I                                     InMux                          0              3324   1901  FALL       1
I__1820/O                                     InMux                        217              3542   1901  FALL       1
spi0.t_FSM_i9_LC_17_10_0/in3                  LogicCell40_SEQ_MODE_1010      0              3542   1901  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_17_10_0/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.t_FSM_i7_LC_16_9_2/in3
Capture Clock    : spi0.t_FSM_i7_LC_16_9_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                          LocalMux                       0              1529   1319  FALL       1
I__2418/O                          LocalMux                     309              1838   1319  FALL       1
I__2427/I                          InMux                          0              1838   1319  FALL       1
I__2427/O                          InMux                        217              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/in1        LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i1_4_lut_LC_16_9_6/lcout      LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      15
I__1783/I                          LocalMux                       0              2434   1971  FALL       1
I__1783/O                          LocalMux                     309              2742   1971  FALL       1
I__1787/I                          InMux                          0              2742   1971  FALL       1
I__1787/O                          InMux                        217              2960   1971  FALL       1
spi0.t_FSM_i7_LC_16_9_2/in3        LogicCell40_SEQ_MODE_1010      0              2960   1971  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i7_LC_16_9_2/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.state_reg_i2_LC_16_9_0/in2
Capture Clock    : spi0.state_reg_i2_LC_16_9_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout       LogicCell40_SEQ_MODE_1010    540              1529    786  FALL      13
I__2418/I                               LocalMux                       0              1529   1319  FALL       1
I__2418/O                               LocalMux                     309              1838   1319  FALL       1
I__2426/I                               InMux                          0              1838   1922  FALL       1
I__2426/O                               InMux                        217              2055   1922  FALL       1
spi0.i3099_2_lut_3_lut_LC_16_9_4/in1    LogicCell40_SEQ_MODE_0000      0              2055   1922  FALL       1
spi0.i3099_2_lut_3_lut_LC_16_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              2434   1971  FALL       1
I__1386/I                               LocalMux                       0              2434   1971  FALL       1
I__1386/O                               LocalMux                     309              2742   1971  FALL       1
I__1387/I                               InMux                          0              2742   1971  FALL       1
I__1387/O                               InMux                        217              2960   1971  FALL       1
I__1388/I                               CascadeMux                     0              2960   1971  FALL       1
I__1388/O                               CascadeMux                     0              2960   1971  FALL       1
spi0.state_reg_i2_LC_16_9_0/in2         LogicCell40_SEQ_MODE_1010      0              2960   1971  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.state_reg_i0_LC_16_9_3/in0
Capture Clock    : spi0.state_reg_i0_LC_16_9_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout       LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2442/I                               LocalMux                       0              1529   1066  FALL       1
I__2442/O                               LocalMux                     309              1838   1066  FALL       1
I__2452/I                               InMux                          0              1838   1971  FALL       1
I__2452/O                               InMux                        217              2055   1971  FALL       1
spi0.i1104_2_lut_4_lut_LC_16_9_1/in1    LogicCell40_SEQ_MODE_0000      0              2055   1971  FALL       1
spi0.i1104_2_lut_4_lut_LC_16_9_1/lcout  LogicCell40_SEQ_MODE_0000    379              2434   1971  FALL       4
I__1864/I                               LocalMux                       0              2434   1971  FALL       1
I__1864/O                               LocalMux                     309              2742   1971  FALL       1
I__1867/I                               InMux                          0              2742   1971  FALL       1
I__1867/O                               InMux                        217              2960   1971  FALL       1
spi0.state_reg_i0_LC_16_9_3/in0         LogicCell40_SEQ_MODE_1010      0              2960   1971  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.state_reg_i2_LC_16_9_0/in1
Capture Clock    : spi0.state_reg_i2_LC_16_9_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout       LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2442/I                               LocalMux                       0              1529   1066  FALL       1
I__2442/O                               LocalMux                     309              1838   1066  FALL       1
I__2452/I                               InMux                          0              1838   1971  FALL       1
I__2452/O                               InMux                        217              2055   1971  FALL       1
spi0.i1104_2_lut_4_lut_LC_16_9_1/in1    LogicCell40_SEQ_MODE_0000      0              2055   1971  FALL       1
spi0.i1104_2_lut_4_lut_LC_16_9_1/lcout  LogicCell40_SEQ_MODE_0000    379              2434   1971  FALL       4
I__1864/I                               LocalMux                       0              2434   1971  FALL       1
I__1864/O                               LocalMux                     309              2742   1971  FALL       1
I__1868/I                               InMux                          0              2742   1971  FALL       1
I__1868/O                               InMux                        217              2960   1971  FALL       1
spi0.state_reg_i2_LC_16_9_0/in1         LogicCell40_SEQ_MODE_1010      0              2960   1971  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.state_reg_i0_LC_16_9_3/in1
Capture Clock    : spi0.state_reg_i0_LC_16_9_3/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1438
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2967
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2441/I                          LocalMux                       0              1529    764  FALL       1
I__2441/O                          LocalMux                     309              1838    764  FALL       1
I__2450/I                          InMux                          0              1838   1978  FALL       1
I__2450/O                          InMux                        217              2055   1978  FALL       1
spi0.i28_4_lut_LC_17_9_6/in0       LogicCell40_SEQ_MODE_0000      0              2055   1978  FALL       1
spi0.i28_4_lut_LC_17_9_6/lcout     LogicCell40_SEQ_MODE_0000    386              2441   1978  FALL       1
I__1674/I                          LocalMux                       0              2441   1978  FALL       1
I__1674/O                          LocalMux                     309              2749   1978  FALL       1
I__1675/I                          InMux                          0              2749   1978  FALL       1
I__1675/O                          InMux                        217              2967   1978  FALL       1
spi0.state_reg_i0_LC_16_9_3/in1    LogicCell40_SEQ_MODE_1010      0              2967   1978  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.state_reg_i0_LC_16_9_3/in3
Capture Clock    : spi0.state_reg_i0_LC_16_9_3/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1438
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2967
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2441/I                          LocalMux                       0              1529    764  FALL       1
I__2441/O                          LocalMux                     309              1838    764  FALL       1
I__2448/I                          InMux                          0              1838   1129  FALL       1
I__2448/O                          InMux                        217              2055   1129  FALL       1
i531_4_lut_LC_17_9_0/in0           LogicCell40_SEQ_MODE_0000      0              2055   1129  FALL       1
i531_4_lut_LC_17_9_0/lcout         LogicCell40_SEQ_MODE_0000    386              2441   1978  FALL       5
I__1871/I                          LocalMux                       0              2441   1978  FALL       1
I__1871/O                          LocalMux                     309              2749   1978  FALL       1
I__1876/I                          InMux                          0              2749   1978  FALL       1
I__1876/O                          InMux                        217              2967   1978  FALL       1
spi0.state_reg_i0_LC_16_9_3/in3    LogicCell40_SEQ_MODE_1010      0              2967   1978  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.state_reg_i2_LC_16_9_0/in3
Capture Clock    : spi0.state_reg_i2_LC_16_9_0/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1438
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2967
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2441/I                          LocalMux                       0              1529    764  FALL       1
I__2441/O                          LocalMux                     309              1838    764  FALL       1
I__2448/I                          InMux                          0              1838   1129  FALL       1
I__2448/O                          InMux                        217              2055   1129  FALL       1
i531_4_lut_LC_17_9_0/in0           LogicCell40_SEQ_MODE_0000      0              2055   1129  FALL       1
i531_4_lut_LC_17_9_0/lcout         LogicCell40_SEQ_MODE_0000    386              2441   1978  FALL       5
I__1873/I                          LocalMux                       0              2441   1978  FALL       1
I__1873/O                          LocalMux                     309              2749   1978  FALL       1
I__1878/I                          InMux                          0              2749   1978  FALL       1
I__1878/O                          InMux                        217              2967   1978  FALL       1
spi0.state_reg_i2_LC_16_9_0/in3    LogicCell40_SEQ_MODE_1010      0              2967   1978  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_18_7_6/in3
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_18_7_6/clk
Hold Constraint  : 0p
Path slack       : 1991p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1802
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3331
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout                         LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2444/I                                                 Odrv4                          0              1529    786  FALL       1
I__2444/O                                                 Odrv4                        372              1901    786  FALL       1
I__2458/I                                                 LocalMux                       0              1901    786  FALL       1
I__2458/O                                                 LocalMux                     309              2209    786  FALL       1
I__2464/I                                                 InMux                          0              2209   1108  FALL       1
I__2464/O                                                 InMux                        217              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in1    LogicCell40_SEQ_MODE_0000      0              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_0000    379              2805   1690  FALL       7
I__2162/I                                                 LocalMux                       0              2805   1992  FALL       1
I__2162/O                                                 LocalMux                     309              3114   1992  FALL       1
I__2166/I                                                 InMux                          0              3114   1992  FALL       1
I__2166/O                                                 InMux                        217              3331   1992  FALL       1
spi0.Rx_Lower_Byte_i0_LC_18_7_6/in3                       LogicCell40_SEQ_MODE_1000      0              3331   1992  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i0_LC_18_7_6/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_18_7_4/in3
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_18_7_4/clk
Hold Constraint  : 0p
Path slack       : 1991p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1802
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3331
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout                         LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2444/I                                                 Odrv4                          0              1529    786  FALL       1
I__2444/O                                                 Odrv4                        372              1901    786  FALL       1
I__2458/I                                                 LocalMux                       0              1901    786  FALL       1
I__2458/O                                                 LocalMux                     309              2209    786  FALL       1
I__2464/I                                                 InMux                          0              2209   1108  FALL       1
I__2464/O                                                 InMux                        217              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in1    LogicCell40_SEQ_MODE_0000      0              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_0000    379              2805   1690  FALL       7
I__2162/I                                                 LocalMux                       0              2805   1992  FALL       1
I__2162/O                                                 LocalMux                     309              3114   1992  FALL       1
I__2167/I                                                 InMux                          0              3114   1992  FALL       1
I__2167/O                                                 InMux                        217              3331   1992  FALL       1
spi0.Rx_Lower_Byte_i1_LC_18_7_4/in3                       LogicCell40_SEQ_MODE_1000      0              3331   1992  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i1_LC_18_7_4/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_18_7_1/in0
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_18_7_1/clk
Hold Constraint  : 0p
Path slack       : 1991p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1802
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3331
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout                         LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2444/I                                                 Odrv4                          0              1529    786  FALL       1
I__2444/O                                                 Odrv4                        372              1901    786  FALL       1
I__2458/I                                                 LocalMux                       0              1901    786  FALL       1
I__2458/O                                                 LocalMux                     309              2209    786  FALL       1
I__2464/I                                                 InMux                          0              2209   1108  FALL       1
I__2464/O                                                 InMux                        217              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in1    LogicCell40_SEQ_MODE_0000      0              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_0000    379              2805   1690  FALL       7
I__2162/I                                                 LocalMux                       0              2805   1992  FALL       1
I__2162/O                                                 LocalMux                     309              3114   1992  FALL       1
I__2168/I                                                 InMux                          0              3114   1992  FALL       1
I__2168/O                                                 InMux                        217              3331   1992  FALL       1
spi0.Rx_Lower_Byte_i2_LC_18_7_1/in0                       LogicCell40_SEQ_MODE_1000      0              3331   1992  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i2_LC_18_7_1/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_18_7_3/in0
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_18_7_3/clk
Hold Constraint  : 0p
Path slack       : 1991p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1802
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3331
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                                  model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout                         LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2444/I                                                 Odrv4                          0              1529    786  FALL       1
I__2444/O                                                 Odrv4                        372              1901    786  FALL       1
I__2458/I                                                 LocalMux                       0              1901    786  FALL       1
I__2458/O                                                 LocalMux                     309              2209    786  FALL       1
I__2464/I                                                 InMux                          0              2209   1108  FALL       1
I__2464/O                                                 InMux                        217              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/in1    LogicCell40_SEQ_MODE_0000      0              2427   1108  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_17_7_0/lcout  LogicCell40_SEQ_MODE_0000    379              2805   1690  FALL       7
I__2162/I                                                 LocalMux                       0              2805   1992  FALL       1
I__2162/O                                                 LocalMux                     309              3114   1992  FALL       1
I__2169/I                                                 InMux                          0              3114   1992  FALL       1
I__2169/O                                                 InMux                        217              3331   1992  FALL       1
spi0.Rx_Lower_Byte_i3_LC_18_7_3/in0                       LogicCell40_SEQ_MODE_1000      0              3331   1992  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                            Odrv4                          0                 0  RISE       1
I__2471/O                            Odrv4                        351               351  RISE       1
I__2479/I                            Span4Mux_v                     0               351  RISE       1
I__2479/O                            Span4Mux_v                   351               701  RISE       1
I__2491/I                            LocalMux                       0               701  RISE       1
I__2491/O                            LocalMux                     330              1031  RISE       1
I__2503/I                            ClkMux                         0              1031  RISE       1
I__2503/O                            ClkMux                       309              1340  RISE       1
spi0.Rx_Lower_Byte_i3_LC_18_7_3/clk  LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_17_10_2/lcout
Path End         : spi0.t_FSM_i7_LC_16_9_2/in1
Capture Clock    : spi0.t_FSM_i7_LC_16_9_2/clk
Hold Constraint  : 0p
Path slack       : 2090p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3079
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2474/I                        Odrv4                          0                 0  RISE       1
I__2474/O                        Odrv4                        351               351  RISE       1
I__2485/I                        Span4Mux_v                     0               351  RISE       1
I__2485/O                        Span4Mux_v                   351               701  RISE       1
I__2497/I                        Span4Mux_h                     0               701  RISE       1
I__2497/O                        Span4Mux_h                   302              1003  RISE       1
I__2505/I                        LocalMux                       0              1003  RISE       1
I__2505/O                        LocalMux                     330              1333  RISE       1
I__2510/I                        ClkMux                         0              1333  RISE       1
I__2510/O                        ClkMux                       309              1641  RISE       1
spi0.t_FSM_i6_LC_17_10_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_17_10_2/lcout  LogicCell40_SEQ_MODE_1010    540              2181   2090  FALL       4
I__1843/I                       Odrv4                          0              2181   2090  FALL       1
I__1843/O                       Odrv4                        372              2553   2090  FALL       1
I__1846/I                       LocalMux                       0              2553   2090  FALL       1
I__1846/O                       LocalMux                     309              2861   2090  FALL       1
I__1850/I                       InMux                          0              2861   2090  FALL       1
I__1850/O                       InMux                        217              3079   2090  FALL       1
spi0.t_FSM_i7_LC_16_9_2/in1     LogicCell40_SEQ_MODE_1010      0              3079   2090  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i7_LC_16_9_2/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.CS_w_79_LC_18_9_0/sr
Capture Clock    : spi0.CS_w_79_LC_18_9_0/clk
Hold Constraint  : 0p
Path slack       : 2246p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                            989
- Setup Time                                         -197
--------------------------------------------------   ---- 
End-of-path required time (ps)                        791

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1206
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2377/I                          Odrv12                         0              1831   2245  FALL       1
I__2377/O                          Odrv12                       540              2371   2245  FALL       1
I__2403/I                          LocalMux                       0              2371   2245  FALL       1
I__2403/O                          LocalMux                     309              2679   2245  FALL       1
I__2413/I                          SRMux                          0              2679   2245  FALL       1
I__2413/O                          SRMux                        358              3037   2245  FALL       1
spi0.CS_w_79_LC_18_9_0/sr          LogicCell40_SEQ_MODE_1001      0              3037   2245  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2477/I                        LocalMux                       0               351  RISE       1
I__2477/O                        LocalMux                     330               680  RISE       1
I__2487/I                        ClkMux                         0               680  RISE       1
I__2487/O                        ClkMux                       309               989  RISE       1
spi0.CS_w_79_LC_18_9_0/clk       LogicCell40_SEQ_MODE_1001      0               989  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i1_LC_17_9_3/in1
Capture Clock    : spi0.t_FSM_i1_LC_17_9_3/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1880  FALL      15
I__1802/I                                     Odrv4                          0              2644   1901  FALL       1
I__1802/O                                     Odrv4                        372              3016   1901  FALL       1
I__1805/I                                     LocalMux                       0              3016   2251  FALL       1
I__1805/O                                     LocalMux                     309              3324   2251  FALL       1
I__1814/I                                     InMux                          0              3324   2251  FALL       1
I__1814/O                                     InMux                        217              3542   2251  FALL       1
spi0.t_FSM_i1_LC_17_9_3/in1                   LogicCell40_SEQ_MODE_1010      0              3542   2251  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i1_LC_17_9_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i2_LC_17_9_2/in2
Capture Clock    : spi0.t_FSM_i2_LC_17_9_2/clk
Hold Constraint  : 0p
Path slack       : 2252p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1880  FALL      15
I__1802/I                                     Odrv4                          0              2644   1901  FALL       1
I__1802/O                                     Odrv4                        372              3016   1901  FALL       1
I__1805/I                                     LocalMux                       0              3016   2251  FALL       1
I__1805/O                                     LocalMux                     309              3324   2251  FALL       1
I__1815/I                                     InMux                          0              3324   2251  FALL       1
I__1815/O                                     InMux                        217              3542   2251  FALL       1
I__1826/I                                     CascadeMux                     0              3542   2251  FALL       1
I__1826/O                                     CascadeMux                     0              3542   2251  FALL       1
spi0.t_FSM_i2_LC_17_9_2/in2                   LogicCell40_SEQ_MODE_1010      0              3542   2251  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.t_FSM_i2_LC_17_9_2/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.rx__5_i6_LC_18_7_7/in1
Capture Clock    : spi0.rx__5_i6_LC_18_7_7/clk
Hold Constraint  : 0p
Path slack       : 2307p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   2118
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3647
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2440/I                          LocalMux                       0              1529   1319  FALL       1
I__2440/O                          LocalMux                     309              1838   1319  FALL       1
I__2447/I                          InMux                          0              1838   1319  FALL       1
I__2447/O                          InMux                        217              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1       LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      23
I__2086/I                          Odrv4                          0              2434   2307  FALL       1
I__2086/O                          Odrv4                        372              2805   2307  FALL       1
I__2103/I                          Span4Mux_h                     0              2805   2307  FALL       1
I__2103/O                          Span4Mux_h                   316              3121   2307  FALL       1
I__2108/I                          LocalMux                       0              3121   2307  FALL       1
I__2108/O                          LocalMux                     309              3430   2307  FALL       1
I__2113/I                          InMux                          0              3430   2307  FALL       1
I__2113/O                          InMux                        217              3647   2307  FALL       1
spi0.rx__5_i6_LC_18_7_7/in1        LogicCell40_SEQ_MODE_1000      0              3647   2307  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i6_LC_18_7_7/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.rx__5_i5_LC_18_7_2/in0
Capture Clock    : spi0.rx__5_i5_LC_18_7_2/clk
Hold Constraint  : 0p
Path slack       : 2307p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   2118
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3647
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2440/I                          LocalMux                       0              1529   1319  FALL       1
I__2440/O                          LocalMux                     309              1838   1319  FALL       1
I__2447/I                          InMux                          0              1838   1319  FALL       1
I__2447/O                          InMux                        217              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1       LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      23
I__2086/I                          Odrv4                          0              2434   2307  FALL       1
I__2086/O                          Odrv4                        372              2805   2307  FALL       1
I__2103/I                          Span4Mux_h                     0              2805   2307  FALL       1
I__2103/O                          Span4Mux_h                   316              3121   2307  FALL       1
I__2108/I                          LocalMux                       0              3121   2307  FALL       1
I__2108/O                          LocalMux                     309              3430   2307  FALL       1
I__2114/I                          InMux                          0              3430   2307  FALL       1
I__2114/O                          InMux                        217              3647   2307  FALL       1
spi0.rx__5_i5_LC_18_7_2/in0        LogicCell40_SEQ_MODE_1000      0              3647   2307  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i5_LC_18_7_2/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.rx__5_i7_LC_18_7_0/in0
Capture Clock    : spi0.rx__5_i7_LC_18_7_0/clk
Hold Constraint  : 0p
Path slack       : 2307p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   2118
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3647
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2440/I                          LocalMux                       0              1529   1319  FALL       1
I__2440/O                          LocalMux                     309              1838   1319  FALL       1
I__2447/I                          InMux                          0              1838   1319  FALL       1
I__2447/O                          InMux                        217              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1       LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      23
I__2086/I                          Odrv4                          0              2434   2307  FALL       1
I__2086/O                          Odrv4                        372              2805   2307  FALL       1
I__2103/I                          Span4Mux_h                     0              2805   2307  FALL       1
I__2103/O                          Span4Mux_h                   316              3121   2307  FALL       1
I__2108/I                          LocalMux                       0              3121   2307  FALL       1
I__2108/O                          LocalMux                     309              3430   2307  FALL       1
I__2115/I                          InMux                          0              3430   2307  FALL       1
I__2115/O                          InMux                        217              3647   2307  FALL       1
spi0.rx__5_i7_LC_18_7_0/in0        LogicCell40_SEQ_MODE_1000      0              3647   2307  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2479/I                        Span4Mux_v                     0               351  RISE       1
I__2479/O                        Span4Mux_v                   351               701  RISE       1
I__2491/I                        LocalMux                       0               701  RISE       1
I__2491/O                        LocalMux                     330              1031  RISE       1
I__2503/I                        ClkMux                         0              1031  RISE       1
I__2503/O                        ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_18_7_0/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.rx__5_i2_LC_18_8_4/in1
Capture Clock    : spi0.rx__5_i2_LC_18_8_4/clk
Hold Constraint  : 0p
Path slack       : 2342p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1802
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3331
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2440/I                          LocalMux                       0              1529   1319  FALL       1
I__2440/O                          LocalMux                     309              1838   1319  FALL       1
I__2447/I                          InMux                          0              1838   1319  FALL       1
I__2447/O                          InMux                        217              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1       LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      23
I__2087/I                          Odrv4                          0              2434   2342  FALL       1
I__2087/O                          Odrv4                        372              2805   2342  FALL       1
I__2104/I                          LocalMux                       0              2805   2342  FALL       1
I__2104/O                          LocalMux                     309              3114   2342  FALL       1
I__2109/I                          InMux                          0              3114   2342  FALL       1
I__2109/O                          InMux                        217              3331   2342  FALL       1
spi0.rx__5_i2_LC_18_8_4/in1        LogicCell40_SEQ_MODE_1000      0              3331   2342  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i2_LC_18_8_4/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.rx__5_i1_LC_18_8_5/in3
Capture Clock    : spi0.rx__5_i1_LC_18_8_5/clk
Hold Constraint  : 0p
Path slack       : 2342p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1802
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3331
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2440/I                          LocalMux                       0              1529   1319  FALL       1
I__2440/O                          LocalMux                     309              1838   1319  FALL       1
I__2447/I                          InMux                          0              1838   1319  FALL       1
I__2447/O                          InMux                        217              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1       LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      23
I__2087/I                          Odrv4                          0              2434   2342  FALL       1
I__2087/O                          Odrv4                        372              2805   2342  FALL       1
I__2105/I                          LocalMux                       0              2805   2342  FALL       1
I__2105/O                          LocalMux                     309              3114   2342  FALL       1
I__2111/I                          InMux                          0              3114   2342  FALL       1
I__2111/O                          InMux                        217              3331   2342  FALL       1
spi0.rx__5_i1_LC_18_8_5/in3        LogicCell40_SEQ_MODE_1000      0              3331   2342  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i1_LC_18_8_5/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.rx__5_i4_LC_18_8_6/in1
Capture Clock    : spi0.rx__5_i4_LC_18_8_6/clk
Hold Constraint  : 0p
Path slack       : 2342p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1802
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3331
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2440/I                          LocalMux                       0              1529   1319  FALL       1
I__2440/O                          LocalMux                     309              1838   1319  FALL       1
I__2447/I                          InMux                          0              1838   1319  FALL       1
I__2447/O                          InMux                        217              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1       LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      23
I__2087/I                          Odrv4                          0              2434   2342  FALL       1
I__2087/O                          Odrv4                        372              2805   2342  FALL       1
I__2104/I                          LocalMux                       0              2805   2342  FALL       1
I__2104/O                          LocalMux                     309              3114   2342  FALL       1
I__2110/I                          InMux                          0              3114   2342  FALL       1
I__2110/O                          InMux                        217              3331   2342  FALL       1
spi0.rx__5_i4_LC_18_8_6/in1        LogicCell40_SEQ_MODE_1000      0              3331   2342  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i4_LC_18_8_6/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.rx__5_i3_LC_18_8_7/in3
Capture Clock    : spi0.rx__5_i3_LC_18_8_7/clk
Hold Constraint  : 0p
Path slack       : 2342p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1802
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3331
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout  LogicCell40_SEQ_MODE_1010    540              1529    764  FALL      16
I__2440/I                          LocalMux                       0              1529   1319  FALL       1
I__2440/O                          LocalMux                     309              1838   1319  FALL       1
I__2447/I                          InMux                          0              1838   1319  FALL       1
I__2447/O                          InMux                        217              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1       LogicCell40_SEQ_MODE_0000      0              2055   1319  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout     LogicCell40_SEQ_MODE_0000    379              2434   1319  FALL      23
I__2087/I                          Odrv4                          0              2434   2342  FALL       1
I__2087/O                          Odrv4                        372              2805   2342  FALL       1
I__2105/I                          LocalMux                       0              2805   2342  FALL       1
I__2105/O                          LocalMux                     309              3114   2342  FALL       1
I__2112/I                          InMux                          0              3114   2342  FALL       1
I__2112/O                          InMux                        217              3331   2342  FALL       1
spi0.rx__5_i3_LC_18_8_7/in3        LogicCell40_SEQ_MODE_1000      0              3331   2342  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i3_LC_18_8_7/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i8_LC_16_9_7/in1
Capture Clock    : spi0.t_FSM_i8_LC_16_9_7/clk
Hold Constraint  : 0p
Path slack       : 2553p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1880  FALL      15
I__1803/I                                     Odrv4                          0              2644   2553  FALL       1
I__1803/O                                     Odrv4                        372              3016   2553  FALL       1
I__1807/I                                     LocalMux                       0              3016   2553  FALL       1
I__1807/O                                     LocalMux                     309              3324   2553  FALL       1
I__1821/I                                     InMux                          0              3324   2553  FALL       1
I__1821/O                                     InMux                        217              3542   2553  FALL       1
spi0.t_FSM_i8_LC_16_9_7/in1                   LogicCell40_SEQ_MODE_1010      0              3542   2553  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i8_LC_16_9_7/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.t_FSM_i7_LC_16_9_2/in2
Capture Clock    : spi0.t_FSM_i7_LC_16_9_2/clk
Hold Constraint  : 0p
Path slack       : 2553p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout             LogicCell40_SEQ_MODE_1010    540              1831    715  FALL      31
I__2376/I                                     LocalMux                       0              1831   1066  FALL       1
I__2376/O                                     LocalMux                     309              2139   1066  FALL       1
I__2396/I                                     InMux                          0              2139   1333  FALL       1
I__2396/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_514_i2_4_lut_4_lut_LC_16_10_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1880  FALL      15
I__1803/I                                     Odrv4                          0              2644   2553  FALL       1
I__1803/O                                     Odrv4                        372              3016   2553  FALL       1
I__1807/I                                     LocalMux                       0              3016   2553  FALL       1
I__1807/O                                     LocalMux                     309              3324   2553  FALL       1
I__1822/I                                     InMux                          0              3324   2553  FALL       1
I__1822/O                                     InMux                        217              3542   2553  FALL       1
I__1828/I                                     CascadeMux                     0              3542   2553  FALL       1
I__1828/O                                     CascadeMux                     0              3542   2553  FALL       1
spi0.t_FSM_i7_LC_16_9_2/in2                   LogicCell40_SEQ_MODE_1010      0              3542   2553  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.t_FSM_i7_LC_16_9_2/clk      LogicCell40_SEQ_MODE_1010      0               989  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i7_LC_16_8_1/in2
Capture Clock    : spi0.tx_shift_reg_i7_LC_16_8_1/clk
Hold Constraint  : -500000p
Path slack       : 500722p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    792
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2321
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2416/I                                   LocalMux                       0              1529  500722  FALL       1
I__2416/O                                   LocalMux                     309              1838  500722  FALL       1
I__2423/I                                   InMux                          0              1838  500722  FALL       1
I__2423/O                                   InMux                        217              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in3    LogicCell40_SEQ_MODE_0000      0              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/ltout  LogicCell40_SEQ_MODE_0000    267              2321  500722  RISE       1
I__1355/I                                   CascadeMux                     0              2321  500722  RISE       1
I__1355/O                                   CascadeMux                     0              2321  500722  RISE       1
spi0.tx_shift_reg_i7_LC_16_8_1/in2          LogicCell40_SEQ_MODE_1000      0              2321  500722  RISE       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i7_LC_16_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_8_6/in2
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_8_6/clk
Hold Constraint  : -500000p
Path slack       : 500779p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    849
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2378
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout    LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2440/I                            LocalMux                       0              1529  500764  FALL       1
I__2440/O                            LocalMux                     309              1838  500764  FALL       1
I__2447/I                            InMux                          0              1838  500778  FALL       1
I__2447/O                            InMux                        217              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1         LogicCell40_SEQ_MODE_0000      0              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/ltout       LogicCell40_SEQ_MODE_0000    323              2378  500778  RISE       1
I__1425/I                            CascadeMux                     0              2378  500778  RISE       1
I__1425/O                            CascadeMux                     0              2378  500778  RISE       1
spi0.tx_shift_reg_i10_LC_16_8_6/in2  LogicCell40_SEQ_MODE_1000      0              2378  500778  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i10_LC_16_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i0_LC_16_7_0/in1
Capture Clock    : spi0.tx_shift_reg_i0_LC_16_7_0/clk
Hold Constraint  : -500000p
Path slack       : 501144p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2427
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout   LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2443/I                           Odrv4                          0              1529  501143  FALL       1
I__2443/O                           Odrv4                        372              1901  501143  FALL       1
I__2456/I                           LocalMux                       0              1901  501143  FALL       1
I__2456/O                           LocalMux                     309              2209  501143  FALL       1
I__2462/I                           InMux                          0              2209  501143  FALL       1
I__2462/O                           InMux                        217              2427  501143  FALL       1
spi0.tx_shift_reg_i0_LC_16_7_0/in1  LogicCell40_SEQ_MODE_1000      0              2427  501143  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2473/I                           Odrv4                          0                 0  FALL       1
I__2473/O                           Odrv4                        372               372  FALL       1
I__2484/I                           Span4Mux_v                     0               372  FALL       1
I__2484/O                           Span4Mux_v                   372               743  FALL       1
I__2496/I                           LocalMux                       0               743  FALL       1
I__2496/O                           LocalMux                     309              1052  FALL       1
I__2504/I                           ClkMux                         0              1052  FALL       1
I__2504/O                           ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O          INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_16_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i12_LC_15_8_2/in1
Capture Clock    : spi0.tx_shift_reg_i12_LC_15_8_2/clk
Hold Constraint  : -500000p
Path slack       : 501270p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2869
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2416/I                                   LocalMux                       0              1529  500722  FALL       1
I__2416/O                                   LocalMux                     309              1838  500722  FALL       1
I__2423/I                                   InMux                          0              1838  500722  FALL       1
I__2423/O                                   InMux                        217              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in3    LogicCell40_SEQ_MODE_0000      0              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              2342  501269  FALL      14
I__1401/I                                   LocalMux                       0              2342  501269  FALL       1
I__1401/O                                   LocalMux                     309              2651  501269  FALL       1
I__1405/I                                   InMux                          0              2651  501269  FALL       1
I__1405/O                                   InMux                        217              2869  501269  FALL       1
spi0.tx_shift_reg_i12_LC_15_8_2/in1         LogicCell40_SEQ_MODE_1000      0              2869  501269  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i12_LC_15_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_8_3/in0
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_8_3/clk
Hold Constraint  : -500000p
Path slack       : 501270p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2869
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2416/I                                   LocalMux                       0              1529  500722  FALL       1
I__2416/O                                   LocalMux                     309              1838  500722  FALL       1
I__2423/I                                   InMux                          0              1838  500722  FALL       1
I__2423/O                                   InMux                        217              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in3    LogicCell40_SEQ_MODE_0000      0              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              2342  501269  FALL      14
I__1402/I                                   LocalMux                       0              2342  501269  FALL       1
I__1402/O                                   LocalMux                     309              2651  501269  FALL       1
I__1412/I                                   InMux                          0              2651  501269  FALL       1
I__1412/O                                   InMux                        217              2869  501269  FALL       1
spi0.tx_shift_reg_i11_LC_16_8_3/in0         LogicCell40_SEQ_MODE_1000      0              2869  501269  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i11_LC_16_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i3_LC_15_8_4/in1
Capture Clock    : spi0.tx_shift_reg_i3_LC_15_8_4/clk
Hold Constraint  : -500000p
Path slack       : 501270p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2869
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2416/I                                   LocalMux                       0              1529  500722  FALL       1
I__2416/O                                   LocalMux                     309              1838  500722  FALL       1
I__2423/I                                   InMux                          0              1838  500722  FALL       1
I__2423/O                                   InMux                        217              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in3    LogicCell40_SEQ_MODE_0000      0              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              2342  501269  FALL      14
I__1401/I                                   LocalMux                       0              2342  501269  FALL       1
I__1401/O                                   LocalMux                     309              2651  501269  FALL       1
I__1406/I                                   InMux                          0              2651  501269  FALL       1
I__1406/O                                   InMux                        217              2869  501269  FALL       1
spi0.tx_shift_reg_i3_LC_15_8_4/in1          LogicCell40_SEQ_MODE_1000      0              2869  501269  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i3_LC_15_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i5_LC_15_8_6/in1
Capture Clock    : spi0.tx_shift_reg_i5_LC_15_8_6/clk
Hold Constraint  : -500000p
Path slack       : 501270p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2869
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2416/I                                   LocalMux                       0              1529  500722  FALL       1
I__2416/O                                   LocalMux                     309              1838  500722  FALL       1
I__2423/I                                   InMux                          0              1838  500722  FALL       1
I__2423/O                                   InMux                        217              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in3    LogicCell40_SEQ_MODE_0000      0              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              2342  501269  FALL      14
I__1401/I                                   LocalMux                       0              2342  501269  FALL       1
I__1401/O                                   LocalMux                     309              2651  501269  FALL       1
I__1407/I                                   InMux                          0              2651  501269  FALL       1
I__1407/O                                   InMux                        217              2869  501269  FALL       1
spi0.tx_shift_reg_i5_LC_15_8_6/in1          LogicCell40_SEQ_MODE_1000      0              2869  501269  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i5_LC_15_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i13_LC_15_8_1/in2
Capture Clock    : spi0.tx_shift_reg_i13_LC_15_8_1/clk
Hold Constraint  : -500000p
Path slack       : 501270p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2869
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2416/I                                   LocalMux                       0              1529  500722  FALL       1
I__2416/O                                   LocalMux                     309              1838  500722  FALL       1
I__2423/I                                   InMux                          0              1838  500722  FALL       1
I__2423/O                                   InMux                        217              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in3    LogicCell40_SEQ_MODE_0000      0              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              2342  501269  FALL      14
I__1401/I                                   LocalMux                       0              2342  501269  FALL       1
I__1401/O                                   LocalMux                     309              2651  501269  FALL       1
I__1408/I                                   InMux                          0              2651  501269  FALL       1
I__1408/O                                   InMux                        217              2869  501269  FALL       1
I__1418/I                                   CascadeMux                     0              2869  501269  FALL       1
I__1418/O                                   CascadeMux                     0              2869  501269  FALL       1
spi0.tx_shift_reg_i13_LC_15_8_1/in2         LogicCell40_SEQ_MODE_1000      0              2869  501269  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i13_LC_15_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i14_LC_15_8_3/in2
Capture Clock    : spi0.tx_shift_reg_i14_LC_15_8_3/clk
Hold Constraint  : -500000p
Path slack       : 501270p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2869
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2416/I                                   LocalMux                       0              1529  500722  FALL       1
I__2416/O                                   LocalMux                     309              1838  500722  FALL       1
I__2423/I                                   InMux                          0              1838  500722  FALL       1
I__2423/O                                   InMux                        217              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in3    LogicCell40_SEQ_MODE_0000      0              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              2342  501269  FALL      14
I__1401/I                                   LocalMux                       0              2342  501269  FALL       1
I__1401/O                                   LocalMux                     309              2651  501269  FALL       1
I__1409/I                                   InMux                          0              2651  501269  FALL       1
I__1409/O                                   InMux                        217              2869  501269  FALL       1
I__1419/I                                   CascadeMux                     0              2869  501269  FALL       1
I__1419/O                                   CascadeMux                     0              2869  501269  FALL       1
spi0.tx_shift_reg_i14_LC_15_8_3/in2         LogicCell40_SEQ_MODE_1000      0              2869  501269  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i14_LC_15_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i2_LC_15_8_5/in2
Capture Clock    : spi0.tx_shift_reg_i2_LC_15_8_5/clk
Hold Constraint  : -500000p
Path slack       : 501270p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2869
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2416/I                                   LocalMux                       0              1529  500722  FALL       1
I__2416/O                                   LocalMux                     309              1838  500722  FALL       1
I__2423/I                                   InMux                          0              1838  500722  FALL       1
I__2423/O                                   InMux                        217              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in3    LogicCell40_SEQ_MODE_0000      0              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              2342  501269  FALL      14
I__1401/I                                   LocalMux                       0              2342  501269  FALL       1
I__1401/O                                   LocalMux                     309              2651  501269  FALL       1
I__1410/I                                   InMux                          0              2651  501269  FALL       1
I__1410/O                                   InMux                        217              2869  501269  FALL       1
I__1420/I                                   CascadeMux                     0              2869  501269  FALL       1
I__1420/O                                   CascadeMux                     0              2869  501269  FALL       1
spi0.tx_shift_reg_i2_LC_15_8_5/in2          LogicCell40_SEQ_MODE_1000      0              2869  501269  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i2_LC_15_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i4_LC_15_8_7/in2
Capture Clock    : spi0.tx_shift_reg_i4_LC_15_8_7/clk
Hold Constraint  : -500000p
Path slack       : 501270p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2869
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2416/I                                   LocalMux                       0              1529  500722  FALL       1
I__2416/O                                   LocalMux                     309              1838  500722  FALL       1
I__2423/I                                   InMux                          0              1838  500722  FALL       1
I__2423/O                                   InMux                        217              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in3    LogicCell40_SEQ_MODE_0000      0              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              2342  501269  FALL      14
I__1401/I                                   LocalMux                       0              2342  501269  FALL       1
I__1401/O                                   LocalMux                     309              2651  501269  FALL       1
I__1411/I                                   InMux                          0              2651  501269  FALL       1
I__1411/O                                   InMux                        217              2869  501269  FALL       1
I__1421/I                                   CascadeMux                     0              2869  501269  FALL       1
I__1421/O                                   CascadeMux                     0              2869  501269  FALL       1
spi0.tx_shift_reg_i4_LC_15_8_7/in2          LogicCell40_SEQ_MODE_1000      0              2869  501269  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i4_LC_15_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i8_LC_16_8_7/in0
Capture Clock    : spi0.tx_shift_reg_i8_LC_16_8_7/clk
Hold Constraint  : -500000p
Path slack       : 501270p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2869
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2416/I                                   LocalMux                       0              1529  500722  FALL       1
I__2416/O                                   LocalMux                     309              1838  500722  FALL       1
I__2423/I                                   InMux                          0              1838  500722  FALL       1
I__2423/O                                   InMux                        217              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in3    LogicCell40_SEQ_MODE_0000      0              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              2342  501269  FALL      14
I__1402/I                                   LocalMux                       0              2342  501269  FALL       1
I__1402/O                                   LocalMux                     309              2651  501269  FALL       1
I__1413/I                                   InMux                          0              2651  501269  FALL       1
I__1413/O                                   InMux                        217              2869  501269  FALL       1
spi0.tx_shift_reg_i8_LC_16_8_7/in0          LogicCell40_SEQ_MODE_1000      0              2869  501269  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i8_LC_16_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_8_6/in3
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_8_6/clk
Hold Constraint  : -500000p
Path slack       : 501270p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2869
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2416/I                                   LocalMux                       0              1529  500722  FALL       1
I__2416/O                                   LocalMux                     309              1838  500722  FALL       1
I__2423/I                                   InMux                          0              1838  500722  FALL       1
I__2423/O                                   InMux                        217              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in3    LogicCell40_SEQ_MODE_0000      0              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              2342  501269  FALL      14
I__1402/I                                   LocalMux                       0              2342  501269  FALL       1
I__1402/O                                   LocalMux                     309              2651  501269  FALL       1
I__1414/I                                   InMux                          0              2651  501269  FALL       1
I__1414/O                                   InMux                        217              2869  501269  FALL       1
spi0.tx_shift_reg_i10_LC_16_8_6/in3         LogicCell40_SEQ_MODE_1000      0              2869  501269  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i10_LC_16_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i1_LC_16_8_2/in3
Capture Clock    : spi0.tx_shift_reg_i1_LC_16_8_2/clk
Hold Constraint  : -500000p
Path slack       : 501270p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2869
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2416/I                                   LocalMux                       0              1529  500722  FALL       1
I__2416/O                                   LocalMux                     309              1838  500722  FALL       1
I__2423/I                                   InMux                          0              1838  500722  FALL       1
I__2423/O                                   InMux                        217              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in3    LogicCell40_SEQ_MODE_0000      0              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              2342  501269  FALL      14
I__1402/I                                   LocalMux                       0              2342  501269  FALL       1
I__1402/O                                   LocalMux                     309              2651  501269  FALL       1
I__1415/I                                   InMux                          0              2651  501269  FALL       1
I__1415/O                                   InMux                        217              2869  501269  FALL       1
spi0.tx_shift_reg_i1_LC_16_8_2/in3          LogicCell40_SEQ_MODE_1000      0              2869  501269  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i1_LC_16_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i9_LC_16_8_4/in3
Capture Clock    : spi0.tx_shift_reg_i9_LC_16_8_4/clk
Hold Constraint  : -500000p
Path slack       : 501270p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2869
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2416/I                                   LocalMux                       0              1529  500722  FALL       1
I__2416/O                                   LocalMux                     309              1838  500722  FALL       1
I__2423/I                                   InMux                          0              1838  500722  FALL       1
I__2423/O                                   InMux                        217              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in3    LogicCell40_SEQ_MODE_0000      0              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              2342  501269  FALL      14
I__1402/I                                   LocalMux                       0              2342  501269  FALL       1
I__1402/O                                   LocalMux                     309              2651  501269  FALL       1
I__1416/I                                   InMux                          0              2651  501269  FALL       1
I__1416/O                                   InMux                        217              2869  501269  FALL       1
spi0.tx_shift_reg_i9_LC_16_8_4/in3          LogicCell40_SEQ_MODE_1000      0              2869  501269  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i9_LC_16_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i1_LC_16_8_2/in0
Capture Clock    : spi0.tx_shift_reg_i1_LC_16_8_2/clk
Hold Constraint  : -500000p
Path slack       : 501361p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout   LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2440/I                           LocalMux                       0              1529  500764  FALL       1
I__2440/O                           LocalMux                     309              1838  500764  FALL       1
I__2447/I                           InMux                          0              1838  500778  FALL       1
I__2447/O                           InMux                        217              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1        LogicCell40_SEQ_MODE_0000      0              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    379              2434  501361  FALL      23
I__2083/I                           LocalMux                       0              2434  501361  FALL       1
I__2083/O                           LocalMux                     309              2742  501361  FALL       1
I__2090/I                           InMux                          0              2742  501361  FALL       1
I__2090/O                           InMux                        217              2960  501361  FALL       1
spi0.tx_shift_reg_i1_LC_16_8_2/in0  LogicCell40_SEQ_MODE_1000      0              2960  501361  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i1_LC_16_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i13_LC_15_8_1/in0
Capture Clock    : spi0.tx_shift_reg_i13_LC_15_8_1/clk
Hold Constraint  : -500000p
Path slack       : 501361p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout    LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2440/I                            LocalMux                       0              1529  500764  FALL       1
I__2440/O                            LocalMux                     309              1838  500764  FALL       1
I__2447/I                            InMux                          0              1838  500778  FALL       1
I__2447/O                            InMux                        217              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1         LogicCell40_SEQ_MODE_0000      0              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout       LogicCell40_SEQ_MODE_0000    379              2434  501361  FALL      23
I__2084/I                            LocalMux                       0              2434  501361  FALL       1
I__2084/O                            LocalMux                     309              2742  501361  FALL       1
I__2095/I                            InMux                          0              2742  501361  FALL       1
I__2095/O                            InMux                        217              2960  501361  FALL       1
spi0.tx_shift_reg_i13_LC_15_8_1/in0  LogicCell40_SEQ_MODE_1000      0              2960  501361  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i13_LC_15_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i2_LC_15_8_5/in1
Capture Clock    : spi0.tx_shift_reg_i2_LC_15_8_5/clk
Hold Constraint  : -500000p
Path slack       : 501361p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout   LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2440/I                           LocalMux                       0              1529  500764  FALL       1
I__2440/O                           LocalMux                     309              1838  500764  FALL       1
I__2447/I                           InMux                          0              1838  500778  FALL       1
I__2447/O                           InMux                        217              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1        LogicCell40_SEQ_MODE_0000      0              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    379              2434  501361  FALL      23
I__2085/I                           LocalMux                       0              2434  501361  FALL       1
I__2085/O                           LocalMux                     309              2742  501361  FALL       1
I__2101/I                           InMux                          0              2742  501361  FALL       1
I__2101/O                           InMux                        217              2960  501361  FALL       1
spi0.tx_shift_reg_i2_LC_15_8_5/in1  LogicCell40_SEQ_MODE_1000      0              2960  501361  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i2_LC_15_8_5/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i9_LC_16_8_4/in0
Capture Clock    : spi0.tx_shift_reg_i9_LC_16_8_4/clk
Hold Constraint  : -500000p
Path slack       : 501361p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout   LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2440/I                           LocalMux                       0              1529  500764  FALL       1
I__2440/O                           LocalMux                     309              1838  500764  FALL       1
I__2447/I                           InMux                          0              1838  500778  FALL       1
I__2447/O                           InMux                        217              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1        LogicCell40_SEQ_MODE_0000      0              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    379              2434  501361  FALL      23
I__2083/I                           LocalMux                       0              2434  501361  FALL       1
I__2083/O                           LocalMux                     309              2742  501361  FALL       1
I__2091/I                           InMux                          0              2742  501361  FALL       1
I__2091/O                           InMux                        217              2960  501361  FALL       1
spi0.tx_shift_reg_i9_LC_16_8_4/in0  LogicCell40_SEQ_MODE_1000      0              2960  501361  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i9_LC_16_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_8_3/in3
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_8_3/clk
Hold Constraint  : -500000p
Path slack       : 501361p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout    LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2440/I                            LocalMux                       0              1529  500764  FALL       1
I__2440/O                            LocalMux                     309              1838  500764  FALL       1
I__2447/I                            InMux                          0              1838  500778  FALL       1
I__2447/O                            InMux                        217              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1         LogicCell40_SEQ_MODE_0000      0              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout       LogicCell40_SEQ_MODE_0000    379              2434  501361  FALL      23
I__2083/I                            LocalMux                       0              2434  501361  FALL       1
I__2083/O                            LocalMux                     309              2742  501361  FALL       1
I__2092/I                            InMux                          0              2742  501361  FALL       1
I__2092/O                            InMux                        217              2960  501361  FALL       1
spi0.tx_shift_reg_i11_LC_16_8_3/in3  LogicCell40_SEQ_MODE_1000      0              2960  501361  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2506/I                            LocalMux                       0              1059  FALL       1
I__2506/O                            LocalMux                     309              1368  FALL       1
I__2511/I                            ClkMux                         0              1368  FALL       1
I__2511/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O           INV                            0              1599  RISE       6
spi0.tx_shift_reg_i11_LC_16_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i7_LC_16_8_1/in3
Capture Clock    : spi0.tx_shift_reg_i7_LC_16_8_1/clk
Hold Constraint  : -500000p
Path slack       : 501361p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout   LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2440/I                           LocalMux                       0              1529  500764  FALL       1
I__2440/O                           LocalMux                     309              1838  500764  FALL       1
I__2447/I                           InMux                          0              1838  500778  FALL       1
I__2447/O                           InMux                        217              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1        LogicCell40_SEQ_MODE_0000      0              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    379              2434  501361  FALL      23
I__2083/I                           LocalMux                       0              2434  501361  FALL       1
I__2083/O                           LocalMux                     309              2742  501361  FALL       1
I__2093/I                           InMux                          0              2742  501361  FALL       1
I__2093/O                           InMux                        217              2960  501361  FALL       1
spi0.tx_shift_reg_i7_LC_16_8_1/in3  LogicCell40_SEQ_MODE_1000      0              2960  501361  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i7_LC_16_8_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i8_LC_16_8_7/in3
Capture Clock    : spi0.tx_shift_reg_i8_LC_16_8_7/clk
Hold Constraint  : -500000p
Path slack       : 501361p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout   LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2440/I                           LocalMux                       0              1529  500764  FALL       1
I__2440/O                           LocalMux                     309              1838  500764  FALL       1
I__2447/I                           InMux                          0              1838  500778  FALL       1
I__2447/O                           InMux                        217              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1        LogicCell40_SEQ_MODE_0000      0              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    379              2434  501361  FALL      23
I__2083/I                           LocalMux                       0              2434  501361  FALL       1
I__2083/O                           LocalMux                     309              2742  501361  FALL       1
I__2094/I                           InMux                          0              2742  501361  FALL       1
I__2094/O                           InMux                        217              2960  501361  FALL       1
spi0.tx_shift_reg_i8_LC_16_8_7/in3  LogicCell40_SEQ_MODE_1000      0              2960  501361  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2506/I                           LocalMux                       0              1059  FALL       1
I__2506/O                           LocalMux                     309              1368  FALL       1
I__2511/I                           ClkMux                         0              1368  FALL       1
I__2511/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i7C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i7C/O          INV                            0              1599  RISE       6
spi0.tx_shift_reg_i8_LC_16_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i14_LC_15_8_3/in0
Capture Clock    : spi0.tx_shift_reg_i14_LC_15_8_3/clk
Hold Constraint  : -500000p
Path slack       : 501361p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout    LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2440/I                            LocalMux                       0              1529  500764  FALL       1
I__2440/O                            LocalMux                     309              1838  500764  FALL       1
I__2447/I                            InMux                          0              1838  500778  FALL       1
I__2447/O                            InMux                        217              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1         LogicCell40_SEQ_MODE_0000      0              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout       LogicCell40_SEQ_MODE_0000    379              2434  501361  FALL      23
I__2084/I                            LocalMux                       0              2434  501361  FALL       1
I__2084/O                            LocalMux                     309              2742  501361  FALL       1
I__2096/I                            InMux                          0              2742  501361  FALL       1
I__2096/O                            InMux                        217              2960  501361  FALL       1
spi0.tx_shift_reg_i14_LC_15_8_3/in0  LogicCell40_SEQ_MODE_1000      0              2960  501361  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i14_LC_15_8_3/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i4_LC_15_8_7/in0
Capture Clock    : spi0.tx_shift_reg_i4_LC_15_8_7/clk
Hold Constraint  : -500000p
Path slack       : 501361p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout   LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2440/I                           LocalMux                       0              1529  500764  FALL       1
I__2440/O                           LocalMux                     309              1838  500764  FALL       1
I__2447/I                           InMux                          0              1838  500778  FALL       1
I__2447/O                           InMux                        217              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1        LogicCell40_SEQ_MODE_0000      0              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    379              2434  501361  FALL      23
I__2084/I                           LocalMux                       0              2434  501361  FALL       1
I__2084/O                           LocalMux                     309              2742  501361  FALL       1
I__2097/I                           InMux                          0              2742  501361  FALL       1
I__2097/O                           InMux                        217              2960  501361  FALL       1
spi0.tx_shift_reg_i4_LC_15_8_7/in0  LogicCell40_SEQ_MODE_1000      0              2960  501361  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i4_LC_15_8_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i6_LC_15_8_0/in1
Capture Clock    : spi0.tx_shift_reg_i6_LC_15_8_0/clk
Hold Constraint  : -500000p
Path slack       : 501361p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout   LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2440/I                           LocalMux                       0              1529  500764  FALL       1
I__2440/O                           LocalMux                     309              1838  500764  FALL       1
I__2447/I                           InMux                          0              1838  500778  FALL       1
I__2447/O                           InMux                        217              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1        LogicCell40_SEQ_MODE_0000      0              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    379              2434  501361  FALL      23
I__2084/I                           LocalMux                       0              2434  501361  FALL       1
I__2084/O                           LocalMux                     309              2742  501361  FALL       1
I__2098/I                           InMux                          0              2742  501361  FALL       1
I__2098/O                           InMux                        217              2960  501361  FALL       1
spi0.tx_shift_reg_i6_LC_15_8_0/in1  LogicCell40_SEQ_MODE_1000      0              2960  501361  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i6_LC_15_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i12_LC_15_8_2/in3
Capture Clock    : spi0.tx_shift_reg_i12_LC_15_8_2/clk
Hold Constraint  : -500000p
Path slack       : 501361p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout    LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2440/I                            LocalMux                       0              1529  500764  FALL       1
I__2440/O                            LocalMux                     309              1838  500764  FALL       1
I__2447/I                            InMux                          0              1838  500778  FALL       1
I__2447/O                            InMux                        217              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1         LogicCell40_SEQ_MODE_0000      0              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout       LogicCell40_SEQ_MODE_0000    379              2434  501361  FALL      23
I__2084/I                            LocalMux                       0              2434  501361  FALL       1
I__2084/O                            LocalMux                     309              2742  501361  FALL       1
I__2099/I                            InMux                          0              2742  501361  FALL       1
I__2099/O                            InMux                        217              2960  501361  FALL       1
spi0.tx_shift_reg_i12_LC_15_8_2/in3  LogicCell40_SEQ_MODE_1000      0              2960  501361  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                            Odrv4                          0                 0  FALL       1
I__2475/O                            Odrv4                        372               372  FALL       1
I__2486/I                            Span4Mux_h                     0               372  FALL       1
I__2486/O                            Span4Mux_h                   316               687  FALL       1
I__2498/I                            Span4Mux_v                     0               687  FALL       1
I__2498/O                            Span4Mux_v                   372              1059  FALL       1
I__2507/I                            LocalMux                       0              1059  FALL       1
I__2507/O                            LocalMux                     309              1368  FALL       1
I__2512/I                            ClkMux                         0              1368  FALL       1
I__2512/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1599  RISE       8
spi0.tx_shift_reg_i12_LC_15_8_2/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i3_LC_15_8_4/in3
Capture Clock    : spi0.tx_shift_reg_i3_LC_15_8_4/clk
Hold Constraint  : -500000p
Path slack       : 501361p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout   LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2440/I                           LocalMux                       0              1529  500764  FALL       1
I__2440/O                           LocalMux                     309              1838  500764  FALL       1
I__2447/I                           InMux                          0              1838  500778  FALL       1
I__2447/O                           InMux                        217              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1        LogicCell40_SEQ_MODE_0000      0              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    379              2434  501361  FALL      23
I__2084/I                           LocalMux                       0              2434  501361  FALL       1
I__2084/O                           LocalMux                     309              2742  501361  FALL       1
I__2100/I                           InMux                          0              2742  501361  FALL       1
I__2100/O                           InMux                        217              2960  501361  FALL       1
spi0.tx_shift_reg_i3_LC_15_8_4/in3  LogicCell40_SEQ_MODE_1000      0              2960  501361  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i3_LC_15_8_4/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i5_LC_15_8_6/in0
Capture Clock    : spi0.tx_shift_reg_i5_LC_15_8_6/clk
Hold Constraint  : -500000p
Path slack       : 501361p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout   LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2440/I                           LocalMux                       0              1529  500764  FALL       1
I__2440/O                           LocalMux                     309              1838  500764  FALL       1
I__2447/I                           InMux                          0              1838  500778  FALL       1
I__2447/O                           InMux                        217              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1        LogicCell40_SEQ_MODE_0000      0              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout      LogicCell40_SEQ_MODE_0000    379              2434  501361  FALL      23
I__2085/I                           LocalMux                       0              2434  501361  FALL       1
I__2085/O                           LocalMux                     309              2742  501361  FALL       1
I__2102/I                           InMux                          0              2742  501361  FALL       1
I__2102/O                           InMux                        217              2960  501361  FALL       1
spi0.tx_shift_reg_i5_LC_15_8_6/in0  LogicCell40_SEQ_MODE_1000      0              2960  501361  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i5_LC_15_8_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_17_9_1/lcout
Path End         : spi0.tx_shift_reg_i0_LC_16_7_0/in3
Capture Clock    : spi0.tx_shift_reg_i0_LC_16_7_0/clk
Hold Constraint  : -500000p
Path slack       : 501445p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2471/I                        Odrv4                          0                 0  RISE       1
I__2471/O                        Odrv4                        351               351  RISE       1
I__2478/I                        Span4Mux_h                     0               351  RISE       1
I__2478/O                        Span4Mux_h                   302               652  RISE       1
I__2488/I                        LocalMux                       0               652  RISE       1
I__2488/O                        LocalMux                     330               982  RISE       1
I__2500/I                        ClkMux                         0               982  RISE       1
I__2500/O                        ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_17_9_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_17_9_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  501024  FALL      31
I__2375/I                           Odrv4                          0              1831  501445  FALL       1
I__2375/O                           Odrv4                        372              2202  501445  FALL       1
I__2394/I                           LocalMux                       0              2202  501445  FALL       1
I__2394/O                           LocalMux                     309              2511  501445  FALL       1
I__2410/I                           InMux                          0              2511  501445  FALL       1
I__2410/O                           InMux                        217              2728  501445  FALL       1
spi0.tx_shift_reg_i0_LC_16_7_0/in3  LogicCell40_SEQ_MODE_1000      0              2728  501445  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2473/I                           Odrv4                          0                 0  FALL       1
I__2473/O                           Odrv4                        372               372  FALL       1
I__2484/I                           Span4Mux_v                     0               372  FALL       1
I__2484/O                           Span4Mux_v                   372               743  FALL       1
I__2496/I                           LocalMux                       0               743  FALL       1
I__2496/O                           LocalMux                     309              1052  FALL       1
I__2504/I                           ClkMux                         0              1052  FALL       1
I__2504/O                           ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O          INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_16_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i15_LC_15_9_0/in1
Capture Clock    : spi0.tx_shift_reg_i15_LC_15_9_0/clk
Hold Constraint  : -500000p
Path slack       : 501642p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498773

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1340
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2869
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2416/I                                   LocalMux                       0              1529  500722  FALL       1
I__2416/O                                   LocalMux                     309              1838  500722  FALL       1
I__2423/I                                   InMux                          0              1838  500722  FALL       1
I__2423/O                                   InMux                        217              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in3    LogicCell40_SEQ_MODE_0000      0              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              2342  501269  FALL      14
I__1400/I                                   LocalMux                       0              2342  501641  FALL       1
I__1400/O                                   LocalMux                     309              2651  501641  FALL       1
I__1404/I                                   InMux                          0              2651  501641  FALL       1
I__1404/O                                   InMux                        217              2869  501641  FALL       1
spi0.tx_shift_reg_i15_LC_15_9_0/in1         LogicCell40_SEQ_MODE_1000      0              2869  501641  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2471/I                            Odrv4                          0                 0  FALL       1
I__2471/O                            Odrv4                        372               372  FALL       1
I__2478/I                            Span4Mux_h                     0               372  FALL       1
I__2478/O                            Span4Mux_h                   316               687  FALL       1
I__2489/I                            LocalMux                       0               687  FALL       1
I__2489/O                            LocalMux                     309               996  FALL       1
I__2501/I                            ClkMux                         0               996  FALL       1
I__2501/O                            ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i15C/I          INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i15C/O          INV                            0              1227  RISE       1
spi0.tx_shift_reg_i15_LC_15_9_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_16_9_0/lcout
Path End         : spi0.tx_shift_reg_i15_LC_15_9_0/in3
Capture Clock    : spi0.tx_shift_reg_i15_LC_15_9_0/clk
Hold Constraint  : -500000p
Path slack       : 501733p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498773

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   1431
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2960
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i2_LC_16_9_0/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_16_9_0/lcout    LogicCell40_SEQ_MODE_1010    540              1529  500764  FALL      16
I__2440/I                            LocalMux                       0              1529  500764  FALL       1
I__2440/O                            LocalMux                     309              1838  500764  FALL       1
I__2447/I                            InMux                          0              1838  500778  FALL       1
I__2447/O                            InMux                        217              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/in1         LogicCell40_SEQ_MODE_0000      0              2055  500778  FALL       1
spi0.i19_3_lut_LC_16_8_5/lcout       LogicCell40_SEQ_MODE_0000    379              2434  501361  FALL      23
I__2082/I                            LocalMux                       0              2434  501732  FALL       1
I__2082/O                            LocalMux                     309              2742  501732  FALL       1
I__2089/I                            InMux                          0              2742  501732  FALL       1
I__2089/O                            InMux                        217              2960  501732  FALL       1
spi0.tx_shift_reg_i15_LC_15_9_0/in3  LogicCell40_SEQ_MODE_1000      0              2960  501732  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2471/I                            Odrv4                          0                 0  FALL       1
I__2471/O                            Odrv4                        372               372  FALL       1
I__2478/I                            Span4Mux_h                     0               372  FALL       1
I__2478/O                            Span4Mux_h                   316               687  FALL       1
I__2489/I                            LocalMux                       0               687  FALL       1
I__2489/O                            LocalMux                     309               996  FALL       1
I__2501/I                            ClkMux                         0               996  FALL       1
I__2501/O                            ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i15C/I          INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i15C/O          INV                            0              1227  RISE       1
spi0.tx_shift_reg_i15_LC_15_9_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i6_LC_15_8_0/in0
Capture Clock    : spi0.tx_shift_reg_i6_LC_15_8_0/clk
Hold Constraint  : -500000p
Path slack       : 501957p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   2027
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3556
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout           LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2416/I                                   LocalMux                       0              1529  500722  FALL       1
I__2416/O                                   LocalMux                     309              1838  500722  FALL       1
I__2423/I                                   InMux                          0              1838  500722  FALL       1
I__2423/O                                   InMux                        217              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/in3    LogicCell40_SEQ_MODE_0000      0              2055  500722  FALL       1
spi0.i1_2_lut_3_lut_adj_18_LC_16_8_0/lcout  LogicCell40_SEQ_MODE_0000    288              2342  501269  FALL      14
I__1399/I                                   Odrv4                          0              2342  501957  FALL       1
I__1399/O                                   Odrv4                        372              2714  501957  FALL       1
I__1403/I                                   Span4Mux_h                     0              2714  501957  FALL       1
I__1403/O                                   Span4Mux_h                   316              3030  501957  FALL       1
I__1417/I                                   LocalMux                       0              3030  501957  FALL       1
I__1417/O                                   LocalMux                     309              3338  501957  FALL       1
I__1422/I                                   InMux                          0              3338  501957  FALL       1
I__1422/O                                   InMux                        217              3556  501957  FALL       1
spi0.tx_shift_reg_i6_LC_15_8_0/in0          LogicCell40_SEQ_MODE_1000      0              3556  501957  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2475/I                           Odrv4                          0                 0  FALL       1
I__2475/O                           Odrv4                        372               372  FALL       1
I__2486/I                           Span4Mux_h                     0               372  FALL       1
I__2486/O                           Span4Mux_h                   316               687  FALL       1
I__2498/I                           Span4Mux_v                     0               687  FALL       1
I__2498/O                           Span4Mux_v                   372              1059  FALL       1
I__2507/I                           LocalMux                       0              1059  FALL       1
I__2507/O                           LocalMux                     309              1368  FALL       1
I__2512/I                           ClkMux                         0              1368  FALL       1
I__2512/O                           ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i6C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i6C/O          INV                            0              1599  RISE       8
spi0.tx_shift_reg_i6_LC_15_8_0/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_16_9_3/lcout
Path End         : spi0.tx_shift_reg_i0_LC_16_7_0/sr
Capture Clock    : spi0.tx_shift_reg_i0_LC_16_7_0/clk
Hold Constraint  : -500000p
Path slack       : 502610p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -197
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498914

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   2167
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3696
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2473/I                        Odrv4                          0                 0  RISE       1
I__2473/O                        Odrv4                        351               351  RISE       1
I__2483/I                        LocalMux                       0               351  RISE       1
I__2483/O                        LocalMux                     330               680  RISE       1
I__2495/I                        ClkMux                         0               680  RISE       1
I__2495/O                        ClkMux                       309               989  RISE       1
spi0.state_reg_i0_LC_16_9_3/clk  LogicCell40_SEQ_MODE_1010      0               989  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_16_9_3/lcout  LogicCell40_SEQ_MODE_1010    540              1529  500722  FALL      13
I__2417/I                          LocalMux                       0              1529  502610  FALL       1
I__2417/O                          LocalMux                     309              1838  502610  FALL       1
I__2424/I                          InMux                          0              1838  502610  FALL       1
I__2424/O                          InMux                        217              2055  502610  FALL       1
spi0.i1_1_lut_LC_17_8_3/in3        LogicCell40_SEQ_MODE_0000      0              2055  502610  FALL       1
spi0.i1_1_lut_LC_17_8_3/lcout      LogicCell40_SEQ_MODE_0000    288              2342  502610  FALL       1
I__1686/I                          Odrv4                          0              2342  502610  FALL       1
I__1686/O                          Odrv4                        372              2714  502610  FALL       1
I__1687/I                          Span4Mux_h                     0              2714  502610  FALL       1
I__1687/O                          Span4Mux_h                   316              3030  502610  FALL       1
I__1688/I                          LocalMux                       0              3030  502610  FALL       1
I__1688/O                          LocalMux                     309              3338  502610  FALL       1
I__1689/I                          SRMux                          0              3338  502610  FALL       1
I__1689/O                          SRMux                        358              3696  502610  FALL       1
spi0.tx_shift_reg_i0_LC_16_7_0/sr  LogicCell40_SEQ_MODE_1000      0              3696  502610  FALL       1

Capture Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2473/I                           Odrv4                          0                 0  FALL       1
I__2473/O                           Odrv4                        372               372  FALL       1
I__2484/I                           Span4Mux_v                     0               372  FALL       1
I__2484/O                           Span4Mux_v                   372               743  FALL       1
I__2496/I                           LocalMux                       0               743  FALL       1
I__2496/O                           LocalMux                     309              1052  FALL       1
I__2504/I                           ClkMux                         0              1052  FALL       1
I__2504/O                           ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i0C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i0C/O          INV                            0              1283  RISE       1
spi0.tx_shift_reg_i0_LC_16_7_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ICE_SYSCLK
Path End         : SLM_CLK
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         18169
---------------------------------------   ----- 
End-of-path arrival time (ps)             18169
 
Data path
pin name                                            model name                          delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
ICE_SYSCLK                                          top                                     0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                  IO_PAD                                  0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/DOUT                           IO_PAD                                590               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/PADIN                          PRE_IO_PIN_TYPE_000001                  0               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/DIN0                           PRE_IO_PIN_TYPE_000001                463              1053   +INF  FALL       1
I__444/I                                            Odrv12                                  0              1053   +INF  FALL       1
I__444/O                                            Odrv12                                540              1593   +INF  FALL       1
I__445/I                                            Span12Mux_v                             0              1593   +INF  FALL       1
I__445/O                                            Span12Mux_v                           540              2133   +INF  FALL       1
I__446/I                                            Span12Mux_h                             0              2133   +INF  FALL       1
I__446/O                                            Span12Mux_h                           540              2673   +INF  FALL       1
I__447/I                                            Sp12to4                                 0              2673   +INF  FALL       1
I__447/O                                            Sp12to4                               449              3122   +INF  FALL       1
I__448/I                                            Span4Mux_s3_v                           0              3122   +INF  FALL       1
I__448/O                                            Span4Mux_s3_v                         337              3459   +INF  FALL       1
I__449/I                                            LocalMux                                0              3459   +INF  FALL       1
I__449/O                                            LocalMux                              309              3767   +INF  FALL       1
I__450/I                                            IoInMux                                 0              3767   +INF  FALL       1
I__450/O                                            IoInMux                               217              3985   +INF  FALL       1
clock_inst.pll_config/REFERENCECLK                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3985   +INF  FALL       1
clock_inst.pll_config/PLLOUTGLOBAL                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2847              6832   +INF  FALL       1
I__465/I                                            GlobalMux                               0              6832   +INF  FALL       1
I__465/O                                            GlobalMux                              77              6909   +INF  FALL       1
I__466/I                                            Glb2LocalMux                            0              6909   +INF  FALL       1
I__466/O                                            Glb2LocalMux                          358              7267   +INF  FALL       1
I__467/I                                            LocalMux                                0              7267   +INF  FALL       1
I__467/O                                            LocalMux                              309              7575   +INF  FALL       1
I__468/I                                            InMux                                   0              7575   +INF  FALL       1
I__468/O                                            InMux                                 217              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_5_5_3/in3    LogicCell40_SEQ_MODE_0000               0              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_5_5_3/lcout  LogicCell40_SEQ_MODE_0000             288              8080   +INF  FALL       1
I__458/I                                            Odrv4                                   0              8080   +INF  FALL       1
I__458/O                                            Odrv4                                 372              8452   +INF  FALL       1
I__459/I                                            Span4Mux_v                              0              8452   +INF  FALL       1
I__459/O                                            Span4Mux_v                            372              8824   +INF  FALL       1
I__460/I                                            Span4Mux_h                              0              8824   +INF  FALL       1
I__460/O                                            Span4Mux_h                            316              9139   +INF  FALL       1
I__461/I                                            Span4Mux_s3_h                           0              9139   +INF  FALL       1
I__461/O                                            Span4Mux_s3_h                         231              9371   +INF  FALL       1
I__462/I                                            IoSpan4Mux                              0              9371   +INF  FALL       1
I__462/O                                            IoSpan4Mux                            323              9693   +INF  FALL       1
I__463/I                                            LocalMux                                0              9693   +INF  FALL       1
I__463/O                                            LocalMux                              309             10002   +INF  FALL       1
I__464/I                                            IoInMux                                 0             10002   +INF  FALL       1
I__464/O                                            IoInMux                               217             10219   +INF  FALL       1
clk_gb/USERSIGNALTOGLOBALBUFFER                     ICE_GB                                  0             10219   +INF  FALL       1
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                                561             10781   +INF  FALL     175
I__2780/I                                           gio2CtrlBuf                             0             10781   +INF  FALL       1
I__2780/O                                           gio2CtrlBuf                             0             10781   +INF  FALL       1
I__2781/I                                           GlobalMux                               0             10781   +INF  FALL       1
I__2781/O                                           GlobalMux                              77             10858   +INF  FALL       1
I__2832/I                                           Glb2LocalMux                            0             10858   +INF  FALL       1
I__2832/O                                           Glb2LocalMux                          358             11215   +INF  FALL       1
I__2841/I                                           LocalMux                                0             11215   +INF  FALL       1
I__2841/O                                           LocalMux                              309             11524   +INF  FALL       1
I__2842/I                                           InMux                                   0             11524   +INF  FALL       1
I__2842/O                                           InMux                                 217             11741   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_4/in0      LogicCell40_SEQ_MODE_0000               0             11741   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_4/lcout    LogicCell40_SEQ_MODE_0000             386             12127   +INF  FALL       1
I__2775/I                                           Odrv4                                   0             12127   +INF  FALL       1
I__2775/O                                           Odrv4                                 372             12499   +INF  FALL       1
I__2776/I                                           Span4Mux_s3_h                           0             12499   +INF  FALL       1
I__2776/O                                           Span4Mux_s3_h                         231             12730   +INF  FALL       1
I__2777/I                                           IoSpan4Mux                              0             12730   +INF  FALL       1
I__2777/O                                           IoSpan4Mux                            323             13053   +INF  FALL       1
I__2778/I                                           LocalMux                                0             13053   +INF  FALL       1
I__2778/O                                           LocalMux                              309             13362   +INF  FALL       1
I__2779/I                                           IoInMux                                 0             13362   +INF  FALL       1
I__2779/O                                           IoInMux                               217             13579   +INF  FALL       1
SLM_CLK_pad_preio/DOUT0                             PRE_IO_PIN_TYPE_011001                  0             13579   +INF  FALL       1
SLM_CLK_pad_preio/PADOUT                            PRE_IO_PIN_TYPE_011001               2237             15816   +INF  FALL       1
SLM_CLK_pad_iopad/DIN                               IO_PAD                                  0             15816   +INF  FALL       1
SLM_CLK_pad_iopad/PACKAGEPIN:out                    IO_PAD                               2353             18169   +INF  FALL       1
SLM_CLK                                             top                                     0             18169   +INF  FALL       1


++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SOUT
Path End         : DEBUG_5
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9038
---------------------------------------   ---- 
End-of-path arrival time (ps)             9038
 
Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SOUT                               top                         0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                    590               590   +INF  RISE       1
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__2126/I                          Odrv12                      0              1053   +INF  FALL       1
I__2126/O                          Odrv12                    540              1593   +INF  FALL       1
I__2127/I                          Span12Mux_v                 0              1593   +INF  FALL       1
I__2127/O                          Span12Mux_v               540              2133   +INF  FALL       1
I__2129/I                          Span12Mux_v                 0              2133   +INF  FALL       1
I__2129/O                          Span12Mux_v               540              2673   +INF  FALL       1
I__2131/I                          Span12Mux_h                 0              2673   +INF  FALL       1
I__2131/O                          Span12Mux_h               540              3213   +INF  FALL       1
I__2133/I                          Span12Mux_h                 0              3213   +INF  FALL       1
I__2133/O                          Span12Mux_h               540              3753   +INF  FALL       1
I__2135/I                          Span12Mux_s2_h              0              3753   +INF  FALL       1
I__2135/O                          Span12Mux_s2_h            168              3921   +INF  FALL       1
I__2137/I                          LocalMux                    0              3921   +INF  FALL       1
I__2137/O                          LocalMux                  309              4230   +INF  FALL       1
I__2139/I                          IoInMux                     0              4230   +INF  FALL       1
I__2139/O                          IoInMux                   217              4447   +INF  FALL       1
DEBUG_5_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              4447   +INF  FALL       1
DEBUG_5_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              6685   +INF  FALL       1
DEBUG_5_pad_iopad/DIN              IO_PAD                      0              6685   +INF  FALL       1
DEBUG_5_pad_iopad/PACKAGEPIN:out   IO_PAD                   2353              9038   +INF  FALL       1
DEBUG_5                            top                         0              9038   +INF  FALL       1


++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SOUT
Path End         : spi0.rx__5_i1_LC_18_8_5/in0
Capture Clock    : spi0.rx__5_i1_LC_18_8_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                             989
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4335
---------------------------------------   ---- 
End-of-path arrival time (ps)             4335
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SOUT                               top                            0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__2126/I                          Odrv12                         0              1053   +INF  FALL       1
I__2126/O                          Odrv12                       540              1593   +INF  FALL       1
I__2127/I                          Span12Mux_v                    0              1593   +INF  FALL       1
I__2127/O                          Span12Mux_v                  540              2133   +INF  FALL       1
I__2128/I                          Span12Mux_h                    0              2133   +INF  FALL       1
I__2128/O                          Span12Mux_h                  540              2673   +INF  FALL       1
I__2130/I                          Sp12to4                        0              2673   +INF  FALL       1
I__2130/O                          Sp12to4                      449              3122   +INF  FALL       1
I__2132/I                          Span4Mux_h                     0              3122   +INF  FALL       1
I__2132/O                          Span4Mux_h                   316              3437   +INF  FALL       1
I__2134/I                          Span4Mux_v                     0              3437   +INF  FALL       1
I__2134/O                          Span4Mux_v                   372              3809   +INF  FALL       1
I__2136/I                          LocalMux                       0              3809   +INF  FALL       1
I__2136/O                          LocalMux                     309              4118   +INF  FALL       1
I__2138/I                          InMux                          0              4118   +INF  FALL       1
I__2138/O                          InMux                        217              4335   +INF  FALL       1
spi0.rx__5_i1_LC_18_8_5/in0        LogicCell40_SEQ_MODE_1000      0              4335   +INF  FALL       1

Capture Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2480/I                        LocalMux                       0               351  RISE       1
I__2480/O                        LocalMux                     330               680  RISE       1
I__2492/I                        ClkMux                         0               680  RISE       1
I__2492/O                        ClkMux                       309               989  RISE       1
spi0.rx__5_i1_LC_18_8_5/clk      LogicCell40_SEQ_MODE_1000      0               989  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.spi_clk_76_LC_19_9_2/lcout
Path End         : DEBUG_6
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                   7874
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7874
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout   LogicCell40_SEQ_MODE_1000      0                 0   COMP  RISE      45
I__2472/I                         Odrv4                          0                 0   COMP  RISE       1
I__2472/O                         Odrv4                        351               351   COMP  RISE       1
I__2481/I                         LocalMux                       0               351   +INF  RISE       1
I__2481/O                         LocalMux                     330               680   +INF  RISE       1
I__2493/I                         InMux                          0               680   +INF  RISE       1
I__2493/O                         InMux                        259               940   +INF  RISE       1
spi0.i2_3_lut_LC_19_6_3/in0       LogicCell40_SEQ_MODE_0000      0               940   +INF  RISE       1
spi0.i2_3_lut_LC_19_6_3/lcout     LogicCell40_SEQ_MODE_0000    449              1389   +INF  RISE       2
I__2229/I                         Odrv12                         0              1389   +INF  RISE       1
I__2229/O                         Odrv12                       491              1880   +INF  RISE       1
I__2230/I                         Span12Mux_s9_h                 0              1880   +INF  RISE       1
I__2230/O                         Span12Mux_s9_h               393              2272   +INF  RISE       1
I__2232/I                         Sp12to4                        0              2272   +INF  RISE       1
I__2232/O                         Sp12to4                      428              2700   +INF  RISE       1
I__2234/I                         IoSpan4Mux                     0              2700   +INF  RISE       1
I__2234/O                         IoSpan4Mux                   288              2988   +INF  RISE       1
I__2236/I                         LocalMux                       0              2988   +INF  RISE       1
I__2236/O                         LocalMux                     330              3317   +INF  RISE       1
I__2238/I                         IoInMux                        0              3317   +INF  RISE       1
I__2238/O                         IoInMux                      259              3577   +INF  RISE       1
DEBUG_6_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3577   +INF  RISE       1
DEBUG_6_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2006              5583   +INF  RISE       1
DEBUG_6_pad_iopad/DIN             IO_PAD                         0              5583   +INF  RISE       1
DEBUG_6_pad_iopad/PACKAGEPIN:out  IO_PAD                      2292              7874   +INF  RISE       1
DEBUG_6                           top                            0              7874   +INF  RISE       1


++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.spi_clk_76_LC_19_9_2/lcout
Path End         : SCK
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Data Path Delay                                   9507
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9507
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0   COMP  FALL      45
I__2472/I                        Odrv4                          0                 0   COMP  FALL       1
I__2472/O                        Odrv4                        372               372   COMP  FALL       1
I__2481/I                        LocalMux                       0               372   +INF  FALL       1
I__2481/O                        LocalMux                     309               680   +INF  FALL       1
I__2493/I                        InMux                          0               680   +INF  FALL       1
I__2493/O                        InMux                        217               898   +INF  FALL       1
spi0.i2_3_lut_LC_19_6_3/in0      LogicCell40_SEQ_MODE_0000      0               898   +INF  FALL       1
spi0.i2_3_lut_LC_19_6_3/lcout    LogicCell40_SEQ_MODE_0000    386              1283   +INF  FALL       2
I__2229/I                        Odrv12                         0              1283   +INF  FALL       1
I__2229/O                        Odrv12                       540              1823   +INF  FALL       1
I__2231/I                        Span12Mux_h                    0              1823   +INF  FALL       1
I__2231/O                        Span12Mux_h                  540              2364   +INF  FALL       1
I__2233/I                        Span12Mux_v                    0              2364   +INF  FALL       1
I__2233/O                        Span12Mux_v                  540              2904   +INF  FALL       1
I__2235/I                        Span12Mux_s10_h                0              2904   +INF  FALL       1
I__2235/O                        Span12Mux_s10_h              470              3373   +INF  FALL       1
I__2237/I                        Sp12to4                        0              3373   +INF  FALL       1
I__2237/O                        Sp12to4                      449              3822   +INF  FALL       1
I__2239/I                        Span4Mux_v                     0              3822   +INF  FALL       1
I__2239/O                        Span4Mux_v                   372              4194   +INF  FALL       1
I__2240/I                        Span4Mux_s1_v                  0              4194   +INF  FALL       1
I__2240/O                        Span4Mux_s1_v                196              4390   +INF  FALL       1
I__2241/I                        LocalMux                       0              4390   +INF  FALL       1
I__2241/O                        LocalMux                     309              4699   +INF  FALL       1
I__2242/I                        IoInMux                        0              4699   +INF  FALL       1
I__2242/O                        IoInMux                      217              4916   +INF  FALL       1
SCK_pad_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              4916   +INF  FALL       1
SCK_pad_preio/PADOUT             PRE_IO_PIN_TYPE_011001      2237              7154   +INF  FALL       1
SCK_pad_iopad/DIN                IO_PAD                         0              7154   +INF  FALL       1
SCK_pad_iopad/PACKAGEPIN:out     IO_PAD                      2353              9507   +INF  FALL       1
SCK                              top                            0              9507   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_18_6_0/lcout
Path End         : DEBUG_9
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   6849
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8378
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2482/I                        LocalMux                       0               351  RISE       1
I__2482/O                        LocalMux                     330               680  RISE       1
I__2494/I                        ClkMux                         0               680  RISE       1
I__2494/O                        ClkMux                       309               989  RISE       1
spi0.CS_81_LC_18_6_0/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_18_6_0/lcout        LogicCell40_SEQ_MODE_1011    540              1529   +INF  RISE       3
I__2244/I                         Odrv4                          0              1529   +INF  RISE       1
I__2244/O                         Odrv4                        351              1880   +INF  RISE       1
I__2247/I                         Span4Mux_h                     0              1880   +INF  RISE       1
I__2247/O                         Span4Mux_h                   302              2181   +INF  RISE       1
I__2249/I                         Span4Mux_v                     0              2181   +INF  RISE       1
I__2249/O                         Span4Mux_v                   351              2532   +INF  RISE       1
I__2251/I                         Span4Mux_v                     0              2532   +INF  RISE       1
I__2251/O                         Span4Mux_v                   351              2883   +INF  RISE       1
I__2253/I                         Span4Mux_s3_v                  0              2883   +INF  RISE       1
I__2253/O                         Span4Mux_s3_v                316              3198   +INF  RISE       1
I__2255/I                         LocalMux                       0              3198   +INF  RISE       1
I__2255/O                         LocalMux                     330              3528   +INF  RISE       1
I__2257/I                         IoInMux                        0              3528   +INF  RISE       1
I__2257/O                         IoInMux                      259              3787   +INF  RISE       1
DEBUG_9_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3787   +INF  RISE       1
DEBUG_9_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6025   +INF  FALL       1
DEBUG_9_pad_iopad/DIN             IO_PAD                         0              6025   +INF  FALL       1
DEBUG_9_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353              8378   +INF  FALL       1
DEBUG_9                           top                            0              8378   +INF  FALL       1


++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_18_6_0/lcout
Path End         : SEN
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   7690
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9219
 
Launch Clock Path
pin name                         model name                 delay  cumulative delay  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      45
I__2472/I                        Odrv4                          0                 0  RISE       1
I__2472/O                        Odrv4                        351               351  RISE       1
I__2482/I                        LocalMux                       0               351  RISE       1
I__2482/O                        LocalMux                     330               680  RISE       1
I__2494/I                        ClkMux                         0               680  RISE       1
I__2494/O                        ClkMux                       309               989  RISE       1
spi0.CS_81_LC_18_6_0/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_18_6_0/lcout    LogicCell40_SEQ_MODE_1011    540              1529   +INF  FALL       3
I__2245/I                     Odrv12                         0              1529   +INF  FALL       1
I__2245/O                     Odrv12                       540              2069   +INF  FALL       1
I__2248/I                     Span12Mux_v                    0              2069   +INF  FALL       1
I__2248/O                     Span12Mux_v                  540              2609   +INF  FALL       1
I__2250/I                     Span12Mux_h                    0              2609   +INF  FALL       1
I__2250/O                     Span12Mux_h                  540              3149   +INF  FALL       1
I__2252/I                     Sp12to4                        0              3149   +INF  FALL       1
I__2252/O                     Sp12to4                      449              3598   +INF  FALL       1
I__2254/I                     Span4Mux_h                     0              3598   +INF  FALL       1
I__2254/O                     Span4Mux_h                   316              3914   +INF  FALL       1
I__2256/I                     Span4Mux_s0_v                  0              3914   +INF  FALL       1
I__2256/O                     Span4Mux_s0_v                189              4103   +INF  FALL       1
I__2258/I                     LocalMux                       0              4103   +INF  FALL       1
I__2258/O                     LocalMux                     309              4411   +INF  FALL       1
I__2259/I                     IoInMux                        0              4411   +INF  FALL       1
I__2259/O                     IoInMux                      217              4629   +INF  FALL       1
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4629   +INF  FALL       1
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6866   +INF  FALL       1
SEN_pad_iopad/DIN             IO_PAD                         0              6866   +INF  FALL       1
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353              9219   +INF  FALL       1
SEN                           top                            0              9219   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i15_LC_15_9_0/lcout
Path End         : DEBUG_8
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1227
+ Clock To Q                                         540
+ Data Path Delay                                   7081
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8848
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2471/I                            Odrv4                          0                 0  FALL       1
I__2471/O                            Odrv4                        372               372  FALL       1
I__2478/I                            Span4Mux_h                     0               372  FALL       1
I__2478/O                            Span4Mux_h                   316               687  FALL       1
I__2489/I                            LocalMux                       0               687  FALL       1
I__2489/O                            LocalMux                     309               996  FALL       1
I__2501/I                            ClkMux                         0               996  FALL       1
I__2501/O                            ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i15C/I          INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i15C/O          INV                            0              1227  RISE       1
spi0.tx_shift_reg_i15_LC_15_9_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i15_LC_15_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              1767   +INF  RISE       2
I__1273/I                              Odrv12                         0              1767   +INF  RISE       1
I__1273/O                              Odrv12                       491              2258   +INF  RISE       1
I__1274/I                              Span12Mux_v                    0              2258   +INF  RISE       1
I__1274/O                              Span12Mux_v                  491              2749   +INF  RISE       1
I__1276/I                              Sp12to4                        0              2749   +INF  RISE       1
I__1276/O                              Sp12to4                      428              3177   +INF  RISE       1
I__1278/I                              Span4Mux_s0_v                  0              3177   +INF  RISE       1
I__1278/O                              Span4Mux_s0_v                203              3380   +INF  RISE       1
I__1280/I                              IoSpan4Mux                     0              3380   +INF  RISE       1
I__1280/O                              IoSpan4Mux                   288              3668   +INF  RISE       1
I__1282/I                              LocalMux                       0              3668   +INF  RISE       1
I__1282/O                              LocalMux                     330              3998   +INF  RISE       1
I__1284/I                              IoInMux                        0              3998   +INF  RISE       1
I__1284/O                              IoInMux                      259              4257   +INF  RISE       1
DEBUG_8_pad_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0              4257   +INF  RISE       1
DEBUG_8_pad_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237              6494   +INF  FALL       1
DEBUG_8_pad_iopad/DIN                  IO_PAD                         0              6494   +INF  FALL       1
DEBUG_8_pad_iopad/PACKAGEPIN:out       IO_PAD                      2353              8848   +INF  FALL       1
DEBUG_8                                top                            0              8848   +INF  FALL       1


++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i15_LC_15_9_0/lcout
Path End         : SDAT
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1227
+ Clock To Q                                         540
+ Data Path Delay                                   7754
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9521
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_19_9_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      45
I__2471/I                            Odrv4                          0                 0  FALL       1
I__2471/O                            Odrv4                        372               372  FALL       1
I__2478/I                            Span4Mux_h                     0               372  FALL       1
I__2478/O                            Span4Mux_h                   316               687  FALL       1
I__2489/I                            LocalMux                       0               687  FALL       1
I__2489/O                            LocalMux                     309               996  FALL       1
I__2501/I                            ClkMux                         0               996  FALL       1
I__2501/O                            ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i15C/I          INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i15C/O          INV                            0              1227  RISE       1
spi0.tx_shift_reg_i15_LC_15_9_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i15_LC_15_9_0/lcout  LogicCell40_SEQ_MODE_1000    540              1767   +INF  FALL       2
I__1273/I                              Odrv12                         0              1767   +INF  FALL       1
I__1273/O                              Odrv12                       540              2307   +INF  FALL       1
I__1275/I                              Span12Mux_v                    0              2307   +INF  FALL       1
I__1275/O                              Span12Mux_v                  540              2847   +INF  FALL       1
I__1277/I                              Span12Mux_h                    0              2847   +INF  FALL       1
I__1277/O                              Span12Mux_h                  540              3387   +INF  FALL       1
I__1279/I                              Sp12to4                        0              3387   +INF  FALL       1
I__1279/O                              Sp12to4                      449              3836   +INF  FALL       1
I__1281/I                              Span4Mux_v                     0              3836   +INF  FALL       1
I__1281/O                              Span4Mux_v                   372              4208   +INF  FALL       1
I__1283/I                              Span4Mux_s1_v                  0              4208   +INF  FALL       1
I__1283/O                              Span4Mux_s1_v                196              4404   +INF  FALL       1
I__1285/I                              LocalMux                       0              4404   +INF  FALL       1
I__1285/O                              LocalMux                     309              4713   +INF  FALL       1
I__1286/I                              IoInMux                        0              4713   +INF  FALL       1
I__1286/O                              IoInMux                      217              4930   +INF  FALL       1
SDAT_pad_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              4930   +INF  FALL       1
SDAT_pad_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237              7168   +INF  FALL       1
SDAT_pad_iopad/DIN                     IO_PAD                         0              7168   +INF  FALL       1
SDAT_pad_iopad/PACKAGEPIN:out          IO_PAD                      2353              9521   +INF  FALL       1
SDAT                                   top                            0              9521   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

