Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 065b24f1651e4cfdbcb9bd0f289efcec --debug typical --relax --mt 2 -L fifo_generator_v13_1_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_bench_behav xil_defaultlib.top_bench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 2 into rrst_reg is out of bounds [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
WARNING: [VRFC 10-1783] select index 2 into rrst_q is out of bounds [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4895]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.gn4124_core_pkg
Compiling package xil_defaultlib.common_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.simple_counter [simple_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.wb_master64 [\wb_master64(address_mask_c="000...]
Compiling architecture syn of entity xil_defaultlib.dma_controller_wb_slave [dma_controller_wb_slave_default]
Compiling architecture behaviour of entity xil_defaultlib.dma_controller [dma_controller_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_p...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module xil_defaultlib.fifo_92x512
Compiling architecture syn of entity xil_defaultlib.generic_async_fifo [\generic_async_fifo(g_data_width...]
Compiling architecture behaviour of entity xil_defaultlib.p2l_dma_master [p2l_dma_master_default]
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_sync_stag...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_a...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_bhv_ver_p...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3_CONV_VER(...
Compiling module fifo_generator_v13_1_3.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_1_3.fifo_generator_v13_1_3(C_DATA_CO...
Compiling module xil_defaultlib.fifo_generator_0
Compiling architecture l2p_fifo_a of entity xil_defaultlib.l2p_fifo [l2p_fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.l2p_dma_master [l2p_dma_master_default]
Compiling architecture rtl of entity xil_defaultlib.l2p_arbiter [l2p_arbiter_default]
Compiling architecture behavioral of entity xil_defaultlib.bram_wbs [\bram_wbs(addr_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.app [app_default]
Compiling architecture behavioral of entity xil_defaultlib.top_bench
Built simulation snapshot top_bench_behav
