// Seed: 2306227529
module module_0 (
    input tri1  id_0,
    input wire  id_1,
    input tri   id_2,
    input uwire id_3
);
  always begin
    id_5 <= 0;
    assign id_5 = 1'b0;
  end
  initial begin
    $display;
  end
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    inout uwire id_1,
    input tri1 id_2,
    output wire id_3,
    input tri0 id_4,
    inout uwire id_5,
    output tri id_6,
    input supply1 id_7
);
  supply1 id_9 = id_5;
  module_0(
      id_4, id_1, id_1, id_9
  );
endmodule
