(pcb "/Users/kuninet/Box Sync/github/KZ80_PIOSIO/KiCAD/KZ80_PIOSIO.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.0-3-g5ebb6b6)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  200000 -115000  100000 -115000  100000 -40000  200000 -40000
            200000 -115000)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (place C1 139000 -73500 front 0 (PN 0.1u))
      (place C3 161000 -66000 front 180 (PN 0.1u))
      (place C5 185500 -57500 front 180 (PN 0.1u))
      (place C7 178500 -43500 front 0 (PN 22p))
    )
    (component Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm::1
      (place C2 119000 -74500 front 0 (PN 0.1u))
      (place C4 186000 -82000 front 180 (PN 0.1u))
      (place C6 173000 -82500 front 270 (PN 22p))
      (place C8 188500 -43500 front 180 (PN 22p))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Horizontal
      (place J6 171500 -48000 front 90 (PN Conn_01x02))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place JP1 158000 -91500 front 270 (PN "A7 JP"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Horizontal
      (place J1 193000 -75000 front 0 (PN "CON-A"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Horizontal::1
      (place J2 193000 -92500 front 0 (PN "CON-B"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (place J7 152000 -85000 front 90 (PN "ADDR-JP"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x07_P2.54mm_Vertical
      (place J3 106500 -69000 front 180 (PN "PIO-A"))
      (place J8 194000 -53000 front 0 (PN "Z80 CONTROL"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x07_P2.54mm_Vertical::1
      (place J4 106500 -99500 front 180 (PN "PIO-B"))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Horizontal
      (place J5 174000 -102362 front 270 (PN "SBC8080 BUS"))
    )
    (component "Crystal:Crystal_HC49-4H_Vertical"
      (place Y1 181000 -48000 front 0 (PN 19.6608MHz))
    )
    (component MountingHole:MountingHole_3.2mm_M3
      (place MH1 105500 -44500 front 0 (PN MountingHole))
      (place MH3 105500 -110500 front 0 (PN MountingHole))
    )
    (component MountingHole:MountingHole_3.2mm_M3::1
      (place MH2 194500 -44500 front 0 (PN MountingHole))
      (place MH4 194500 -110500 front 0 (PN MountingHole))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U3 178000 -85000 front 0 (PN 74HC139))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (place U5 178000 -60500 front 0 (PN 74HC4060))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket"
      (place U4 152000 -45000 front 0 (PN "Z80-CTC"))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U1 132250 -45000 front 0 (PN "Z80-SIO2"))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket::1"
      (place U2 112500 -45000 front 0 (PN "Z80-PIO"))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline_Wide"
      (place Q1 164500 -84000 front 0 (PN 2SC1815))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R1 173000 -90500 front 180 (PN 100k))
      (place R3 179000 -53500 front 0 (PN 1M))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (place R2 173000 -95500 front 180 (PN 1k))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm
      (outline (path signal 50  3550 1050  -1050 1050))
      (outline (path signal 50  3550 -1050  3550 1050))
      (outline (path signal 50  -1050 -1050  3550 -1050))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 120  621 -920  1879 -920))
      (outline (path signal 120  621 920  1879 920))
      (outline (path signal 100  2750 800  -250 800))
      (outline (path signal 100  2750 -800  2750 800))
      (outline (path signal 100  -250 -800  2750 -800))
      (outline (path signal 100  -250 800  -250 -800))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D3.0mm_W1.6mm_P2.50mm::1
      (outline (path signal 100  -250 800  -250 -800))
      (outline (path signal 100  -250 -800  2750 -800))
      (outline (path signal 100  2750 -800  2750 800))
      (outline (path signal 100  2750 800  -250 800))
      (outline (path signal 120  621 920  1879 920))
      (outline (path signal 120  621 -920  1879 -920))
      (outline (path signal 50  -1050 1050  -1050 -1050))
      (outline (path signal 50  -1050 -1050  3550 -1050))
      (outline (path signal 50  3550 -1050  3550 1050))
      (outline (path signal 50  3550 1050  -1050 1050))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Horizontal
      (outline (path signal 100  2135 1270  4040 1270))
      (outline (path signal 100  4040 1270  4040 -3810))
      (outline (path signal 100  4040 -3810  1500 -3810))
      (outline (path signal 100  1500 -3810  1500 635))
      (outline (path signal 100  1500 635  2135 1270))
      (outline (path signal 100  -320 320  1500 320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  1500 -320))
      (outline (path signal 100  4040 320  10040 320))
      (outline (path signal 100  10040 320  10040 -320))
      (outline (path signal 100  4040 -320  10040 -320))
      (outline (path signal 100  -320 -2220  1500 -2220))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  1500 -2860))
      (outline (path signal 100  4040 -2220  10040 -2220))
      (outline (path signal 100  10040 -2220  10040 -2860))
      (outline (path signal 100  4040 -2860  10040 -2860))
      (outline (path signal 120  1440 1330  1440 -3870))
      (outline (path signal 120  1440 -3870  4100 -3870))
      (outline (path signal 120  4100 -3870  4100 1330))
      (outline (path signal 120  4100 1330  1440 1330))
      (outline (path signal 120  4100 380  10100 380))
      (outline (path signal 120  10100 380  10100 -380))
      (outline (path signal 120  10100 -380  4100 -380))
      (outline (path signal 120  4100 320  10100 320))
      (outline (path signal 120  4100 200  10100 200))
      (outline (path signal 120  4100 80  10100 80))
      (outline (path signal 120  4100 -40  10100 -40))
      (outline (path signal 120  4100 -160  10100 -160))
      (outline (path signal 120  4100 -280  10100 -280))
      (outline (path signal 120  1110 380  1440 380))
      (outline (path signal 120  1110 -380  1440 -380))
      (outline (path signal 120  1440 -1270  4100 -1270))
      (outline (path signal 120  4100 -2160  10100 -2160))
      (outline (path signal 120  10100 -2160  10100 -2920))
      (outline (path signal 120  10100 -2920  4100 -2920))
      (outline (path signal 120  1042.93 -2160  1440 -2160))
      (outline (path signal 120  1042.93 -2920  1440 -2920))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  10550 -4350))
      (outline (path signal 50  10550 -4350  10550 1800))
      (outline (path signal 50  10550 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Horizontal
      (outline (path signal 50  10550 1800  -1800 1800))
      (outline (path signal 50  10550 -14500  10550 1800))
      (outline (path signal 50  -1800 -14500  10550 -14500))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  1042.93 -13080  1440 -13080))
      (outline (path signal 120  1042.93 -12320  1440 -12320))
      (outline (path signal 120  10100 -13080  4100 -13080))
      (outline (path signal 120  10100 -12320  10100 -13080))
      (outline (path signal 120  4100 -12320  10100 -12320))
      (outline (path signal 120  1440 -11430  4100 -11430))
      (outline (path signal 120  1042.93 -10540  1440 -10540))
      (outline (path signal 120  1042.93 -9780  1440 -9780))
      (outline (path signal 120  10100 -10540  4100 -10540))
      (outline (path signal 120  10100 -9780  10100 -10540))
      (outline (path signal 120  4100 -9780  10100 -9780))
      (outline (path signal 120  1440 -8890  4100 -8890))
      (outline (path signal 120  1042.93 -8000  1440 -8000))
      (outline (path signal 120  1042.93 -7240  1440 -7240))
      (outline (path signal 120  10100 -8000  4100 -8000))
      (outline (path signal 120  10100 -7240  10100 -8000))
      (outline (path signal 120  4100 -7240  10100 -7240))
      (outline (path signal 120  1440 -6350  4100 -6350))
      (outline (path signal 120  1042.93 -5460  1440 -5460))
      (outline (path signal 120  1042.93 -4700  1440 -4700))
      (outline (path signal 120  10100 -5460  4100 -5460))
      (outline (path signal 120  10100 -4700  10100 -5460))
      (outline (path signal 120  4100 -4700  10100 -4700))
      (outline (path signal 120  1440 -3810  4100 -3810))
      (outline (path signal 120  1042.93 -2920  1440 -2920))
      (outline (path signal 120  1042.93 -2160  1440 -2160))
      (outline (path signal 120  10100 -2920  4100 -2920))
      (outline (path signal 120  10100 -2160  10100 -2920))
      (outline (path signal 120  4100 -2160  10100 -2160))
      (outline (path signal 120  1440 -1270  4100 -1270))
      (outline (path signal 120  1110 -380  1440 -380))
      (outline (path signal 120  1110 380  1440 380))
      (outline (path signal 120  4100 -280  10100 -280))
      (outline (path signal 120  4100 -160  10100 -160))
      (outline (path signal 120  4100 -40  10100 -40))
      (outline (path signal 120  4100 80  10100 80))
      (outline (path signal 120  4100 200  10100 200))
      (outline (path signal 120  4100 320  10100 320))
      (outline (path signal 120  10100 -380  4100 -380))
      (outline (path signal 120  10100 380  10100 -380))
      (outline (path signal 120  4100 380  10100 380))
      (outline (path signal 120  4100 1330  1440 1330))
      (outline (path signal 120  4100 -14030  4100 1330))
      (outline (path signal 120  1440 -14030  4100 -14030))
      (outline (path signal 120  1440 1330  1440 -14030))
      (outline (path signal 100  4040 -13020  10040 -13020))
      (outline (path signal 100  10040 -12380  10040 -13020))
      (outline (path signal 100  4040 -12380  10040 -12380))
      (outline (path signal 100  -320 -13020  1500 -13020))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -12380  1500 -12380))
      (outline (path signal 100  4040 -10480  10040 -10480))
      (outline (path signal 100  10040 -9840  10040 -10480))
      (outline (path signal 100  4040 -9840  10040 -9840))
      (outline (path signal 100  -320 -10480  1500 -10480))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -9840  1500 -9840))
      (outline (path signal 100  4040 -7940  10040 -7940))
      (outline (path signal 100  10040 -7300  10040 -7940))
      (outline (path signal 100  4040 -7300  10040 -7300))
      (outline (path signal 100  -320 -7940  1500 -7940))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7300  1500 -7300))
      (outline (path signal 100  4040 -5400  10040 -5400))
      (outline (path signal 100  10040 -4760  10040 -5400))
      (outline (path signal 100  4040 -4760  10040 -4760))
      (outline (path signal 100  -320 -5400  1500 -5400))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -4760  1500 -4760))
      (outline (path signal 100  4040 -2860  10040 -2860))
      (outline (path signal 100  10040 -2220  10040 -2860))
      (outline (path signal 100  4040 -2220  10040 -2220))
      (outline (path signal 100  -320 -2860  1500 -2860))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2220  1500 -2220))
      (outline (path signal 100  4040 -320  10040 -320))
      (outline (path signal 100  10040 320  10040 -320))
      (outline (path signal 100  4040 320  10040 320))
      (outline (path signal 100  -320 -320  1500 -320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 320  1500 320))
      (outline (path signal 100  1500 635  2135 1270))
      (outline (path signal 100  1500 -13970  1500 635))
      (outline (path signal 100  4040 -13970  1500 -13970))
      (outline (path signal 100  4040 1270  4040 -13970))
      (outline (path signal 100  2135 1270  4040 1270))
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Horizontal::1
      (outline (path signal 100  2135 1270  4040 1270))
      (outline (path signal 100  4040 1270  4040 -13970))
      (outline (path signal 100  4040 -13970  1500 -13970))
      (outline (path signal 100  1500 -13970  1500 635))
      (outline (path signal 100  1500 635  2135 1270))
      (outline (path signal 100  -320 320  1500 320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  1500 -320))
      (outline (path signal 100  4040 320  10040 320))
      (outline (path signal 100  10040 320  10040 -320))
      (outline (path signal 100  4040 -320  10040 -320))
      (outline (path signal 100  -320 -2220  1500 -2220))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  1500 -2860))
      (outline (path signal 100  4040 -2220  10040 -2220))
      (outline (path signal 100  10040 -2220  10040 -2860))
      (outline (path signal 100  4040 -2860  10040 -2860))
      (outline (path signal 100  -320 -4760  1500 -4760))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  1500 -5400))
      (outline (path signal 100  4040 -4760  10040 -4760))
      (outline (path signal 100  10040 -4760  10040 -5400))
      (outline (path signal 100  4040 -5400  10040 -5400))
      (outline (path signal 100  -320 -7300  1500 -7300))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  1500 -7940))
      (outline (path signal 100  4040 -7300  10040 -7300))
      (outline (path signal 100  10040 -7300  10040 -7940))
      (outline (path signal 100  4040 -7940  10040 -7940))
      (outline (path signal 100  -320 -9840  1500 -9840))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -10480  1500 -10480))
      (outline (path signal 100  4040 -9840  10040 -9840))
      (outline (path signal 100  10040 -9840  10040 -10480))
      (outline (path signal 100  4040 -10480  10040 -10480))
      (outline (path signal 100  -320 -12380  1500 -12380))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -13020  1500 -13020))
      (outline (path signal 100  4040 -12380  10040 -12380))
      (outline (path signal 100  10040 -12380  10040 -13020))
      (outline (path signal 100  4040 -13020  10040 -13020))
      (outline (path signal 120  1440 1330  1440 -14030))
      (outline (path signal 120  1440 -14030  4100 -14030))
      (outline (path signal 120  4100 -14030  4100 1330))
      (outline (path signal 120  4100 1330  1440 1330))
      (outline (path signal 120  4100 380  10100 380))
      (outline (path signal 120  10100 380  10100 -380))
      (outline (path signal 120  10100 -380  4100 -380))
      (outline (path signal 120  4100 320  10100 320))
      (outline (path signal 120  4100 200  10100 200))
      (outline (path signal 120  4100 80  10100 80))
      (outline (path signal 120  4100 -40  10100 -40))
      (outline (path signal 120  4100 -160  10100 -160))
      (outline (path signal 120  4100 -280  10100 -280))
      (outline (path signal 120  1110 380  1440 380))
      (outline (path signal 120  1110 -380  1440 -380))
      (outline (path signal 120  1440 -1270  4100 -1270))
      (outline (path signal 120  4100 -2160  10100 -2160))
      (outline (path signal 120  10100 -2160  10100 -2920))
      (outline (path signal 120  10100 -2920  4100 -2920))
      (outline (path signal 120  1042.93 -2160  1440 -2160))
      (outline (path signal 120  1042.93 -2920  1440 -2920))
      (outline (path signal 120  1440 -3810  4100 -3810))
      (outline (path signal 120  4100 -4700  10100 -4700))
      (outline (path signal 120  10100 -4700  10100 -5460))
      (outline (path signal 120  10100 -5460  4100 -5460))
      (outline (path signal 120  1042.93 -4700  1440 -4700))
      (outline (path signal 120  1042.93 -5460  1440 -5460))
      (outline (path signal 120  1440 -6350  4100 -6350))
      (outline (path signal 120  4100 -7240  10100 -7240))
      (outline (path signal 120  10100 -7240  10100 -8000))
      (outline (path signal 120  10100 -8000  4100 -8000))
      (outline (path signal 120  1042.93 -7240  1440 -7240))
      (outline (path signal 120  1042.93 -8000  1440 -8000))
      (outline (path signal 120  1440 -8890  4100 -8890))
      (outline (path signal 120  4100 -9780  10100 -9780))
      (outline (path signal 120  10100 -9780  10100 -10540))
      (outline (path signal 120  10100 -10540  4100 -10540))
      (outline (path signal 120  1042.93 -9780  1440 -9780))
      (outline (path signal 120  1042.93 -10540  1440 -10540))
      (outline (path signal 120  1440 -11430  4100 -11430))
      (outline (path signal 120  4100 -12320  10100 -12320))
      (outline (path signal 120  10100 -12320  10100 -13080))
      (outline (path signal 120  10100 -13080  4100 -13080))
      (outline (path signal 120  1042.93 -12320  1440 -12320))
      (outline (path signal 120  1042.93 -13080  1440 -13080))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  10550 -14500))
      (outline (path signal 50  10550 -14500  10550 1800))
      (outline (path signal 50  10550 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x07_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -16510))
      (outline (path signal 100  3810 -16510  -1270 -16510))
      (outline (path signal 100  -1270 -16510  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -16570  3870 -16570))
      (outline (path signal 120  -1330 -1270  -1330 -16570))
      (outline (path signal 120  3870 1330  3870 -16570))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -17050))
      (outline (path signal 50  -1800 -17050  4350 -17050))
      (outline (path signal 50  4350 -17050  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x07_P2.54mm_Vertical::1
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -17050  4350 1800))
      (outline (path signal 50  -1800 -17050  4350 -17050))
      (outline (path signal 50  -1800 1800  -1800 -17050))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -16570))
      (outline (path signal 120  -1330 -1270  -1330 -16570))
      (outline (path signal 120  -1330 -16570  3870 -16570))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -16510  -1270 0))
      (outline (path signal 100  3810 -16510  -1270 -16510))
      (outline (path signal 100  3810 1270  3810 -16510))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Horizontal
      (outline (path signal 100  4675 1270  6580 1270))
      (outline (path signal 100  6580 1270  6580 -49530))
      (outline (path signal 100  6580 -49530  4040 -49530))
      (outline (path signal 100  4040 -49530  4040 635))
      (outline (path signal 100  4040 635  4675 1270))
      (outline (path signal 100  -320 320  4040 320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  4040 -320))
      (outline (path signal 100  6580 320  12580 320))
      (outline (path signal 100  12580 320  12580 -320))
      (outline (path signal 100  6580 -320  12580 -320))
      (outline (path signal 100  -320 -2220  4040 -2220))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  4040 -2860))
      (outline (path signal 100  6580 -2220  12580 -2220))
      (outline (path signal 100  12580 -2220  12580 -2860))
      (outline (path signal 100  6580 -2860  12580 -2860))
      (outline (path signal 100  -320 -4760  4040 -4760))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  4040 -5400))
      (outline (path signal 100  6580 -4760  12580 -4760))
      (outline (path signal 100  12580 -4760  12580 -5400))
      (outline (path signal 100  6580 -5400  12580 -5400))
      (outline (path signal 100  -320 -7300  4040 -7300))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  4040 -7940))
      (outline (path signal 100  6580 -7300  12580 -7300))
      (outline (path signal 100  12580 -7300  12580 -7940))
      (outline (path signal 100  6580 -7940  12580 -7940))
      (outline (path signal 100  -320 -9840  4040 -9840))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -10480  4040 -10480))
      (outline (path signal 100  6580 -9840  12580 -9840))
      (outline (path signal 100  12580 -9840  12580 -10480))
      (outline (path signal 100  6580 -10480  12580 -10480))
      (outline (path signal 100  -320 -12380  4040 -12380))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -13020  4040 -13020))
      (outline (path signal 100  6580 -12380  12580 -12380))
      (outline (path signal 100  12580 -12380  12580 -13020))
      (outline (path signal 100  6580 -13020  12580 -13020))
      (outline (path signal 100  -320 -14920  4040 -14920))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -15560  4040 -15560))
      (outline (path signal 100  6580 -14920  12580 -14920))
      (outline (path signal 100  12580 -14920  12580 -15560))
      (outline (path signal 100  6580 -15560  12580 -15560))
      (outline (path signal 100  -320 -17460  4040 -17460))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -18100  4040 -18100))
      (outline (path signal 100  6580 -17460  12580 -17460))
      (outline (path signal 100  12580 -17460  12580 -18100))
      (outline (path signal 100  6580 -18100  12580 -18100))
      (outline (path signal 100  -320 -20000  4040 -20000))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -20640  4040 -20640))
      (outline (path signal 100  6580 -20000  12580 -20000))
      (outline (path signal 100  12580 -20000  12580 -20640))
      (outline (path signal 100  6580 -20640  12580 -20640))
      (outline (path signal 100  -320 -22540  4040 -22540))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -23180  4040 -23180))
      (outline (path signal 100  6580 -22540  12580 -22540))
      (outline (path signal 100  12580 -22540  12580 -23180))
      (outline (path signal 100  6580 -23180  12580 -23180))
      (outline (path signal 100  -320 -25080  4040 -25080))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -25720  4040 -25720))
      (outline (path signal 100  6580 -25080  12580 -25080))
      (outline (path signal 100  12580 -25080  12580 -25720))
      (outline (path signal 100  6580 -25720  12580 -25720))
      (outline (path signal 100  -320 -27620  4040 -27620))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -28260  4040 -28260))
      (outline (path signal 100  6580 -27620  12580 -27620))
      (outline (path signal 100  12580 -27620  12580 -28260))
      (outline (path signal 100  6580 -28260  12580 -28260))
      (outline (path signal 100  -320 -30160  4040 -30160))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -30800  4040 -30800))
      (outline (path signal 100  6580 -30160  12580 -30160))
      (outline (path signal 100  12580 -30160  12580 -30800))
      (outline (path signal 100  6580 -30800  12580 -30800))
      (outline (path signal 100  -320 -32700  4040 -32700))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  -320 -33340  4040 -33340))
      (outline (path signal 100  6580 -32700  12580 -32700))
      (outline (path signal 100  12580 -32700  12580 -33340))
      (outline (path signal 100  6580 -33340  12580 -33340))
      (outline (path signal 100  -320 -35240  4040 -35240))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  -320 -35880  4040 -35880))
      (outline (path signal 100  6580 -35240  12580 -35240))
      (outline (path signal 100  12580 -35240  12580 -35880))
      (outline (path signal 100  6580 -35880  12580 -35880))
      (outline (path signal 100  -320 -37780  4040 -37780))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  -320 -38420  4040 -38420))
      (outline (path signal 100  6580 -37780  12580 -37780))
      (outline (path signal 100  12580 -37780  12580 -38420))
      (outline (path signal 100  6580 -38420  12580 -38420))
      (outline (path signal 100  -320 -40320  4040 -40320))
      (outline (path signal 100  -320 -40320  -320 -40960))
      (outline (path signal 100  -320 -40960  4040 -40960))
      (outline (path signal 100  6580 -40320  12580 -40320))
      (outline (path signal 100  12580 -40320  12580 -40960))
      (outline (path signal 100  6580 -40960  12580 -40960))
      (outline (path signal 100  -320 -42860  4040 -42860))
      (outline (path signal 100  -320 -42860  -320 -43500))
      (outline (path signal 100  -320 -43500  4040 -43500))
      (outline (path signal 100  6580 -42860  12580 -42860))
      (outline (path signal 100  12580 -42860  12580 -43500))
      (outline (path signal 100  6580 -43500  12580 -43500))
      (outline (path signal 100  -320 -45400  4040 -45400))
      (outline (path signal 100  -320 -45400  -320 -46040))
      (outline (path signal 100  -320 -46040  4040 -46040))
      (outline (path signal 100  6580 -45400  12580 -45400))
      (outline (path signal 100  12580 -45400  12580 -46040))
      (outline (path signal 100  6580 -46040  12580 -46040))
      (outline (path signal 100  -320 -47940  4040 -47940))
      (outline (path signal 100  -320 -47940  -320 -48580))
      (outline (path signal 100  -320 -48580  4040 -48580))
      (outline (path signal 100  6580 -47940  12580 -47940))
      (outline (path signal 100  12580 -47940  12580 -48580))
      (outline (path signal 100  6580 -48580  12580 -48580))
      (outline (path signal 120  3980 1330  3980 -49590))
      (outline (path signal 120  3980 -49590  6640 -49590))
      (outline (path signal 120  6640 -49590  6640 1330))
      (outline (path signal 120  6640 1330  3980 1330))
      (outline (path signal 120  6640 380  12640 380))
      (outline (path signal 120  12640 380  12640 -380))
      (outline (path signal 120  12640 -380  6640 -380))
      (outline (path signal 120  6640 320  12640 320))
      (outline (path signal 120  6640 200  12640 200))
      (outline (path signal 120  6640 80  12640 80))
      (outline (path signal 120  6640 -40  12640 -40))
      (outline (path signal 120  6640 -160  12640 -160))
      (outline (path signal 120  6640 -280  12640 -280))
      (outline (path signal 120  3582.93 380  3980 380))
      (outline (path signal 120  3582.93 -380  3980 -380))
      (outline (path signal 120  1110 380  1497.07 380))
      (outline (path signal 120  1110 -380  1497.07 -380))
      (outline (path signal 120  3980 -1270  6640 -1270))
      (outline (path signal 120  6640 -2160  12640 -2160))
      (outline (path signal 120  12640 -2160  12640 -2920))
      (outline (path signal 120  12640 -2920  6640 -2920))
      (outline (path signal 120  3582.93 -2160  3980 -2160))
      (outline (path signal 120  3582.93 -2920  3980 -2920))
      (outline (path signal 120  1042.93 -2160  1497.07 -2160))
      (outline (path signal 120  1042.93 -2920  1497.07 -2920))
      (outline (path signal 120  3980 -3810  6640 -3810))
      (outline (path signal 120  6640 -4700  12640 -4700))
      (outline (path signal 120  12640 -4700  12640 -5460))
      (outline (path signal 120  12640 -5460  6640 -5460))
      (outline (path signal 120  3582.93 -4700  3980 -4700))
      (outline (path signal 120  3582.93 -5460  3980 -5460))
      (outline (path signal 120  1042.93 -4700  1497.07 -4700))
      (outline (path signal 120  1042.93 -5460  1497.07 -5460))
      (outline (path signal 120  3980 -6350  6640 -6350))
      (outline (path signal 120  6640 -7240  12640 -7240))
      (outline (path signal 120  12640 -7240  12640 -8000))
      (outline (path signal 120  12640 -8000  6640 -8000))
      (outline (path signal 120  3582.93 -7240  3980 -7240))
      (outline (path signal 120  3582.93 -8000  3980 -8000))
      (outline (path signal 120  1042.93 -7240  1497.07 -7240))
      (outline (path signal 120  1042.93 -8000  1497.07 -8000))
      (outline (path signal 120  3980 -8890  6640 -8890))
      (outline (path signal 120  6640 -9780  12640 -9780))
      (outline (path signal 120  12640 -9780  12640 -10540))
      (outline (path signal 120  12640 -10540  6640 -10540))
      (outline (path signal 120  3582.93 -9780  3980 -9780))
      (outline (path signal 120  3582.93 -10540  3980 -10540))
      (outline (path signal 120  1042.93 -9780  1497.07 -9780))
      (outline (path signal 120  1042.93 -10540  1497.07 -10540))
      (outline (path signal 120  3980 -11430  6640 -11430))
      (outline (path signal 120  6640 -12320  12640 -12320))
      (outline (path signal 120  12640 -12320  12640 -13080))
      (outline (path signal 120  12640 -13080  6640 -13080))
      (outline (path signal 120  3582.93 -12320  3980 -12320))
      (outline (path signal 120  3582.93 -13080  3980 -13080))
      (outline (path signal 120  1042.93 -12320  1497.07 -12320))
      (outline (path signal 120  1042.93 -13080  1497.07 -13080))
      (outline (path signal 120  3980 -13970  6640 -13970))
      (outline (path signal 120  6640 -14860  12640 -14860))
      (outline (path signal 120  12640 -14860  12640 -15620))
      (outline (path signal 120  12640 -15620  6640 -15620))
      (outline (path signal 120  3582.93 -14860  3980 -14860))
      (outline (path signal 120  3582.93 -15620  3980 -15620))
      (outline (path signal 120  1042.93 -14860  1497.07 -14860))
      (outline (path signal 120  1042.93 -15620  1497.07 -15620))
      (outline (path signal 120  3980 -16510  6640 -16510))
      (outline (path signal 120  6640 -17400  12640 -17400))
      (outline (path signal 120  12640 -17400  12640 -18160))
      (outline (path signal 120  12640 -18160  6640 -18160))
      (outline (path signal 120  3582.93 -17400  3980 -17400))
      (outline (path signal 120  3582.93 -18160  3980 -18160))
      (outline (path signal 120  1042.93 -17400  1497.07 -17400))
      (outline (path signal 120  1042.93 -18160  1497.07 -18160))
      (outline (path signal 120  3980 -19050  6640 -19050))
      (outline (path signal 120  6640 -19940  12640 -19940))
      (outline (path signal 120  12640 -19940  12640 -20700))
      (outline (path signal 120  12640 -20700  6640 -20700))
      (outline (path signal 120  3582.93 -19940  3980 -19940))
      (outline (path signal 120  3582.93 -20700  3980 -20700))
      (outline (path signal 120  1042.93 -19940  1497.07 -19940))
      (outline (path signal 120  1042.93 -20700  1497.07 -20700))
      (outline (path signal 120  3980 -21590  6640 -21590))
      (outline (path signal 120  6640 -22480  12640 -22480))
      (outline (path signal 120  12640 -22480  12640 -23240))
      (outline (path signal 120  12640 -23240  6640 -23240))
      (outline (path signal 120  3582.93 -22480  3980 -22480))
      (outline (path signal 120  3582.93 -23240  3980 -23240))
      (outline (path signal 120  1042.93 -22480  1497.07 -22480))
      (outline (path signal 120  1042.93 -23240  1497.07 -23240))
      (outline (path signal 120  3980 -24130  6640 -24130))
      (outline (path signal 120  6640 -25020  12640 -25020))
      (outline (path signal 120  12640 -25020  12640 -25780))
      (outline (path signal 120  12640 -25780  6640 -25780))
      (outline (path signal 120  3582.93 -25020  3980 -25020))
      (outline (path signal 120  3582.93 -25780  3980 -25780))
      (outline (path signal 120  1042.93 -25020  1497.07 -25020))
      (outline (path signal 120  1042.93 -25780  1497.07 -25780))
      (outline (path signal 120  3980 -26670  6640 -26670))
      (outline (path signal 120  6640 -27560  12640 -27560))
      (outline (path signal 120  12640 -27560  12640 -28320))
      (outline (path signal 120  12640 -28320  6640 -28320))
      (outline (path signal 120  3582.93 -27560  3980 -27560))
      (outline (path signal 120  3582.93 -28320  3980 -28320))
      (outline (path signal 120  1042.93 -27560  1497.07 -27560))
      (outline (path signal 120  1042.93 -28320  1497.07 -28320))
      (outline (path signal 120  3980 -29210  6640 -29210))
      (outline (path signal 120  6640 -30100  12640 -30100))
      (outline (path signal 120  12640 -30100  12640 -30860))
      (outline (path signal 120  12640 -30860  6640 -30860))
      (outline (path signal 120  3582.93 -30100  3980 -30100))
      (outline (path signal 120  3582.93 -30860  3980 -30860))
      (outline (path signal 120  1042.93 -30100  1497.07 -30100))
      (outline (path signal 120  1042.93 -30860  1497.07 -30860))
      (outline (path signal 120  3980 -31750  6640 -31750))
      (outline (path signal 120  6640 -32640  12640 -32640))
      (outline (path signal 120  12640 -32640  12640 -33400))
      (outline (path signal 120  12640 -33400  6640 -33400))
      (outline (path signal 120  3582.93 -32640  3980 -32640))
      (outline (path signal 120  3582.93 -33400  3980 -33400))
      (outline (path signal 120  1042.93 -32640  1497.07 -32640))
      (outline (path signal 120  1042.93 -33400  1497.07 -33400))
      (outline (path signal 120  3980 -34290  6640 -34290))
      (outline (path signal 120  6640 -35180  12640 -35180))
      (outline (path signal 120  12640 -35180  12640 -35940))
      (outline (path signal 120  12640 -35940  6640 -35940))
      (outline (path signal 120  3582.93 -35180  3980 -35180))
      (outline (path signal 120  3582.93 -35940  3980 -35940))
      (outline (path signal 120  1042.93 -35180  1497.07 -35180))
      (outline (path signal 120  1042.93 -35940  1497.07 -35940))
      (outline (path signal 120  3980 -36830  6640 -36830))
      (outline (path signal 120  6640 -37720  12640 -37720))
      (outline (path signal 120  12640 -37720  12640 -38480))
      (outline (path signal 120  12640 -38480  6640 -38480))
      (outline (path signal 120  3582.93 -37720  3980 -37720))
      (outline (path signal 120  3582.93 -38480  3980 -38480))
      (outline (path signal 120  1042.93 -37720  1497.07 -37720))
      (outline (path signal 120  1042.93 -38480  1497.07 -38480))
      (outline (path signal 120  3980 -39370  6640 -39370))
      (outline (path signal 120  6640 -40260  12640 -40260))
      (outline (path signal 120  12640 -40260  12640 -41020))
      (outline (path signal 120  12640 -41020  6640 -41020))
      (outline (path signal 120  3582.93 -40260  3980 -40260))
      (outline (path signal 120  3582.93 -41020  3980 -41020))
      (outline (path signal 120  1042.93 -40260  1497.07 -40260))
      (outline (path signal 120  1042.93 -41020  1497.07 -41020))
      (outline (path signal 120  3980 -41910  6640 -41910))
      (outline (path signal 120  6640 -42800  12640 -42800))
      (outline (path signal 120  12640 -42800  12640 -43560))
      (outline (path signal 120  12640 -43560  6640 -43560))
      (outline (path signal 120  3582.93 -42800  3980 -42800))
      (outline (path signal 120  3582.93 -43560  3980 -43560))
      (outline (path signal 120  1042.93 -42800  1497.07 -42800))
      (outline (path signal 120  1042.93 -43560  1497.07 -43560))
      (outline (path signal 120  3980 -44450  6640 -44450))
      (outline (path signal 120  6640 -45340  12640 -45340))
      (outline (path signal 120  12640 -45340  12640 -46100))
      (outline (path signal 120  12640 -46100  6640 -46100))
      (outline (path signal 120  3582.93 -45340  3980 -45340))
      (outline (path signal 120  3582.93 -46100  3980 -46100))
      (outline (path signal 120  1042.93 -45340  1497.07 -45340))
      (outline (path signal 120  1042.93 -46100  1497.07 -46100))
      (outline (path signal 120  3980 -46990  6640 -46990))
      (outline (path signal 120  6640 -47880  12640 -47880))
      (outline (path signal 120  12640 -47880  12640 -48640))
      (outline (path signal 120  12640 -48640  6640 -48640))
      (outline (path signal 120  3582.93 -47880  3980 -47880))
      (outline (path signal 120  3582.93 -48640  3980 -48640))
      (outline (path signal 120  1042.93 -47880  1497.07 -47880))
      (outline (path signal 120  1042.93 -48640  1497.07 -48640))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  13100 -50050))
      (outline (path signal 50  13100 -50050  13100 1800))
      (outline (path signal 50  13100 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
    )
    (image "Crystal:Crystal_HC49-4H_Vertical"
      (outline (path signal 100  -760 2325  5640 2325))
      (outline (path signal 100  -760 -2325  5640 -2325))
      (outline (path signal 100  -560 2000  5440 2000))
      (outline (path signal 100  -560 -2000  5440 -2000))
      (outline (path signal 120  -760 2525  5640 2525))
      (outline (path signal 120  -760 -2525  5640 -2525))
      (outline (path signal 50  -3600 2800  -3600 -2800))
      (outline (path signal 50  -3600 -2800  8500 -2800))
      (outline (path signal 50  8500 -2800  8500 2800))
      (outline (path signal 50  8500 2800  -3600 2800))
      (pin Round[A]Pad_1500_um 1 0 0)
      (pin Round[A]Pad_1500_um 2 4880 0)
    )
    (image MountingHole:MountingHole_3.2mm_M3
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image MountingHole:MountingHole_3.2mm_M3::1
      (outline (path signal 150  3200 0  3119.77 -712.067  2883.1 -1388.43  2501.86 -1995.17
            1995.17 -2501.86  1388.43 -2883.1  712.067 -3119.77  0 -3200
            -712.067 -3119.77  -1388.43 -2883.1  -1995.17 -2501.86  -2501.86 -1995.17
            -2883.1 -1388.43  -3119.77 -712.067  -3200 0  -3119.77 712.067
            -2883.1 1388.43  -2501.86 1995.17  -1995.17 2501.86  -1388.43 2883.1
            -712.067 3119.77  0 3200  712.067 3119.77  1388.43 2883.1  1995.17 2501.86
            2501.86 1995.17  2883.1 1388.43  3119.77 712.067  3200 0))
      (outline (path signal 50  3450 0  3369.34 -741.648  3131.14 -1448.62  2746.52 -2087.85
            2233.48 -2629.46  1616.01 -3048.12  922.973 -3324.25  186.779 -3444.94
            -558.148 -3404.55  -1276.98 -3204.97  -1936.1 -2855.53  -2504.68 -2372.56
            -2956.16 -1778.66  -3269.4 -1101.59  -3429.78 -373.011  -3429.78 373.011
            -3269.4 1101.59  -2956.16 1778.66  -2504.68 2372.56  -1936.1 2855.53
            -1276.98 3204.97  -558.148 3404.55  186.779 3444.94  922.973 3324.25
            1616.01 3048.12  2233.48 2629.46  2746.52 2087.85  3131.14 1448.62
            3369.34 741.648  3450 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket::1"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline_Wide"
      (outline (path signal 120  740 -1850  4340 -1850))
      (outline (path signal 100  800 -1750  4300 -1750))
      (outline (path signal 50  -1010 2730  6090 2730))
      (outline (path signal 50  -1010 2730  -1010 -2010))
      (outline (path signal 50  6090 -2010  6090 2730))
      (outline (path signal 50  6090 -2010  -1010 -2010))
      (pin Round[A]Pad_1500_um (rotate 90) 2 2540 0)
      (pin Round[A]Pad_1500_um (rotate 90) 3 5080 0)
      (pin Rect[A]Pad_1500x1500_um (rotate 90) 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal::1
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  1930 1250  1930 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1500x1500_um
      (shape (rect F.Cu -750 -750 750 750))
      (shape (rect B.Cu -750 -750 750 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(C7-Pad1)"
      (pins C7-1 Y1-1 U5-11 R3-1)
    )
    (net "Net-(C8-Pad1)"
      (pins C8-1 Y1-2 U5-10 R3-2)
    )
    (net "Net-(JP1-Pad1)"
      (pins JP1-1 Q1-2 R2-2)
    )
    (net VCC
      (pins C1-1 C2-1 C3-1 C4-1 C5-1 J3-13 J4-13 J5-1 J5-3 U3-16 U5-16 U4-24 U1-9
        U1-6 U2-26 R2-1)
    )
    (net "Net-(C6-Pad1)"
      (pins C6-1 Q1-3 R1-1)
    )
    (net A7
      (pins C6-2 JP1-3 J5-32 R1-2)
    )
    (net GND
      (pins C1-2 C2-2 C3-2 C4-2 C5-2 C7-2 C8-2 J6-2 J1-1 J2-1 J3-14 J4-14 J5-2 J5-4
        U3-8 U5-12 U5-8 U4-5 U1-31 U2-11 Q1-1)
    )
    (net /D2
      (pins J5-11 U4-27 U1-39 U2-1)
    )
    (net BRDY
      (pins J4-9 U2-21)
    )
    (net /D7
      (pins J5-16 U4-4 U1-4 U2-2)
    )
    (net "Net-(U2-Pad22)"
      (pins U4-13 U2-22)
    )
    (net /D6
      (pins J5-15 U4-3 U1-37 U2-3)
    )
    (net "~INT-J"
      (pins J8-10 U4-12 U1-5 U2-23)
    )
    (net "PIO-CE"
      (pins U3-5 U2-4)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7 U2-24)
    )
    (net A0
      (pins J5-25 U4-18 U1-34 U2-6)
    )
    (net CLK
      (pins J5-8 U4-15 U1-20 U2-25)
    )
    (net A1
      (pins J5-26 U4-19 U1-33 U2-5)
    )
    (net PA7
      (pins J3-8 U2-7)
    )
    (net PB0
      (pins J4-1 U2-27)
    )
    (net PA6
      (pins J3-7 U2-8)
    )
    (net PB1
      (pins J4-2 U2-28)
    )
    (net PA5
      (pins J3-6 U2-9)
    )
    (net PB2
      (pins J4-3 U2-29)
    )
    (net PA4
      (pins J3-5 U2-10)
    )
    (net PB3
      (pins J4-4 U2-30)
    )
    (net PB4
      (pins J4-5 U2-31)
    )
    (net PA3
      (pins J3-4 U2-12)
    )
    (net PB5
      (pins J4-6 U2-32)
    )
    (net PA2
      (pins J3-3 U2-13)
    )
    (net PB6
      (pins J4-7 U2-33)
    )
    (net PA1
      (pins J3-2 U2-14)
    )
    (net PB7
      (pins J4-8 U2-34)
    )
    (net PA0
      (pins J3-1 U2-15)
    )
    (net ~RD
      (pins J8-1 U4-6 U1-32 U2-35)
    )
    (net ~ASTB
      (pins J3-10 U2-16)
    )
    (net ~IORQ
      (pins J8-3 U4-10 U1-36 U2-36)
    )
    (net ~BSTB
      (pins J4-10 U2-17)
    )
    (net ~M1
      (pins J8-5 U4-14 U1-8 U2-37)
    )
    (net ARDY
      (pins J3-9 U2-18)
    )
    (net /D5
      (pins J5-14 U4-2 U1-3 U2-38)
    )
    (net /D0
      (pins J5-9 U4-25 U1-40 U2-19)
    )
    (net /D4
      (pins J5-13 U4-1 U1-38 U2-39)
    )
    (net /D1
      (pins J5-10 U4-26 U1-1 U2-20)
    )
    (net /D3
      (pins J5-12 U4-28 U1-2 U2-40)
    )
    (net "Net-(U1-Pad16)"
      (pins U1-19 U1-16)
    )
    (net CTSA
      (pins J1-6 U1-18)
    )
    (net RTSA
      (pins J1-2 U1-17)
    )
    (net "SIO-CE"
      (pins U3-4 U1-35)
    )
    (net TxDA
      (pins J1-5 U1-15)
    )
    (net "SIO-CLK"
      (pins U4-9 U1-14 U1-13 U1-28 U1-27)
    )
    (net RxDA
      (pins J1-4 U1-12)
    )
    (net "Net-(U1-Pad11)"
      (pins U1-11)
    )
    (net "Net-(U1-Pad30)"
      (pins U1-30)
    )
    (net "Net-(U1-Pad10)"
      (pins U1-10)
    )
    (net RxDB
      (pins J2-4 U1-29)
    )
    (net TxDB
      (pins J2-5 U1-26)
    )
    (net "Net-(U1-Pad22)"
      (pins U1-25 U1-22)
    )
    (net RTSB
      (pins J2-2 U1-24)
    )
    (net CTSB
      (pins J2-6 U1-23)
    )
    (net ~RESET
      (pins J8-6 U4-17 U1-21)
    )
    (net "CTC-CE"
      (pins U3-6 U4-16)
    )
    (net SPK
      (pins J6-1 U4-20 U4-8)
    )
    (net "Net-(U4-Pad22)"
      (pins U4-7 U4-22)
    )
    (net "Net-(U4-Pad21)"
      (pins U5-7 U4-21 U4-23)
    )
    (net "Net-(U5-Pad1)"
      (pins U5-1)
    )
    (net "Net-(U5-Pad9)"
      (pins U5-9)
    )
    (net "Net-(U5-Pad2)"
      (pins U5-2)
    )
    (net "Net-(U5-Pad3)"
      (pins U5-3)
    )
    (net "Net-(U5-Pad4)"
      (pins U5-4)
    )
    (net "Net-(U5-Pad5)"
      (pins U5-5)
    )
    (net "Net-(U5-Pad13)"
      (pins U5-13)
    )
    (net "Net-(U5-Pad6)"
      (pins U5-6)
    )
    (net "Net-(U5-Pad14)"
      (pins U5-14)
    )
    (net "Net-(U5-Pad15)"
      (pins U5-15)
    )
    (net "Net-(JP1-Pad2)"
      (pins JP1-2 U3-15)
    )
    (net "Net-(U3-Pad7)"
      (pins U3-7)
    )
    (net A5
      (pins J5-30 U3-14)
    )
    (net A6
      (pins J5-31 U3-13)
    )
    (net "Net-(J7-Pad1)"
      (pins J7-1 U3-12)
    )
    (net "Net-(J7-Pad3)"
      (pins J7-3 U3-11)
    )
    (net A4
      (pins J5-29 U3-3)
    )
    (net "Net-(J7-Pad5)"
      (pins J7-5 U3-10)
    )
    (net A3
      (pins J5-28 U3-2)
    )
    (net "Net-(J7-Pad7)"
      (pins J7-7 U3-9)
    )
    (net "Net-(J7-Pad2)"
      (pins J7-2 J7-4 J7-6 J7-8 U3-1)
    )
    (net /~IOR
      (pins J5-17)
    )
    (net /~IOW
      (pins J5-19)
    )
    (net /RES
      (pins J5-21)
    )
    (net /INT
      (pins J5-23)
    )
    (net /A2
      (pins J5-27)
    )
    (net /A8
      (pins J5-33)
    )
    (net /A10
      (pins J5-35)
    )
    (net /A12
      (pins J5-37)
    )
    (net /A14
      (pins J5-39)
    )
    (net /A15
      (pins J5-40)
    )
    (net /A13
      (pins J5-38)
    )
    (net /A11
      (pins J5-36)
    )
    (net /A9
      (pins J5-34)
    )
    (net /HOLD
      (pins J5-24)
    )
    (net /HLDA
      (pins J5-22)
    )
    (net /~MEMW
      (pins J5-20)
    )
    (net /~MEMR
      (pins J5-18)
    )
    (net /~WR
      (pins J8-2)
    )
    (net /~MEMRQ
      (pins J8-4)
    )
    (net /~BUSREQ
      (pins J8-7)
    )
    (net /~BUSACK
      (pins J8-8)
    )
    (net /~NMI
      (pins J8-9)
    )
    (net /~RFSH
      (pins J8-11)
    )
    (net /~WAIT
      (pins J8-12)
    )
    (net /HALT
      (pins J8-13)
    )
    (net "Net-(J8-Pad14)"
      (pins J8-14)
    )
    (net "Net-(J4-Pad12)"
      (pins J4-12)
    )
    (net "Net-(J4-Pad11)"
      (pins J4-11)
    )
    (net "Net-(J3-Pad11)"
      (pins J3-11)
    )
    (net "Net-(J3-Pad12)"
      (pins J3-12)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3)
    )
    (net "Net-(J5-Pad5)"
      (pins J5-5)
    )
    (net "Net-(J5-Pad6)"
      (pins J5-6)
    )
    (net "Net-(J5-Pad7)"
      (pins J5-7)
    )
    (net "Net-(U4-Pad11)"
      (pins U4-11)
    )
    (class kicad_default "" /A10 /A11 /A12 /A13 /A14 /A15 /A2 /A8 /A9 /D0
      /D1 /D2 /D3 /D4 /D5 /D6 /D7 /HALT /HLDA /HOLD /INT /RES /~BUSACK /~BUSREQ
      /~IOR /~IOW /~MEMR /~MEMRQ /~MEMW /~NMI /~RFSH /~WAIT /~WR A0 A1 A3
      A4 A5 A6 A7 ARDY BRDY CLK "CTC-CE" CTSA CTSB "Net-(C6-Pad1)" "Net-(C7-Pad1)"
      "Net-(C8-Pad1)" "Net-(J1-Pad3)" "Net-(J2-Pad3)" "Net-(J3-Pad11)" "Net-(J3-Pad12)"
      "Net-(J4-Pad11)" "Net-(J4-Pad12)" "Net-(J5-Pad5)" "Net-(J5-Pad6)" "Net-(J5-Pad7)"
      "Net-(J7-Pad1)" "Net-(J7-Pad2)" "Net-(J7-Pad3)" "Net-(J7-Pad5)" "Net-(J7-Pad7)"
      "Net-(J8-Pad14)" "Net-(JP1-Pad1)" "Net-(JP1-Pad2)" "Net-(U1-Pad10)"
      "Net-(U1-Pad11)" "Net-(U1-Pad16)" "Net-(U1-Pad22)" "Net-(U1-Pad30)"
      "Net-(U1-Pad7)" "Net-(U2-Pad22)" "Net-(U3-Pad7)" "Net-(U4-Pad11)" "Net-(U4-Pad21)"
      "Net-(U4-Pad22)" "Net-(U5-Pad1)" "Net-(U5-Pad13)" "Net-(U5-Pad14)" "Net-(U5-Pad15)"
      "Net-(U5-Pad2)" "Net-(U5-Pad3)" "Net-(U5-Pad4)" "Net-(U5-Pad5)" "Net-(U5-Pad6)"
      "Net-(U5-Pad9)" PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7 PB0 PB1 PB2 PB3 PB4
      PB5 PB6 PB7 "PIO-CE" RTSA RTSB RxDA RxDB "SIO-CE" "SIO-CLK" SPK TxDA
      TxDB ~ASTB ~BSTB "~INT-J" ~IORQ ~M1 ~RD ~RESET
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class BOLD GND VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 600)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
