// Seed: 1932704285
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    output tri0 id_2,
    output wire id_3,
    output wor  id_4,
    input  wor  id_5,
    input  wor  id_6
);
  wire id_8;
  ;
  module_2 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.id_0 = 0;
  wire id_9;
  ;
  logic id_10 = id_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd40
) (
    output supply1 id_0,
    input tri _id_1,
    input supply0 id_2,
    input uwire id_3
);
  logic [1 : id_1] id_5, id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_3
  );
endmodule
module module_2 (
    input wor  id_0,
    input wire id_1
);
  wire id_3;
endmodule
