# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/CLOCK_DIVIDER.vhd" \
"../../../../project_2.srcs/sources_1/new/Control.vhd" \
"../../../../project_2.srcs/sources_1/new/Displays.vhd" \
"../../../../project_2.srcs/sources_1/new/FSM_CONTROL.vhd" \
"../../../../project_2.srcs/sources_1/new/Leds.vhd" \
"../../../../project_2.srcs/sources_1/new/Sistema_fisico.vhd" \
"../../../../project_2.srcs/sources_1/new/Lavadora.vhd" \
"../../../../project_2.srcs/sim_1/new/CLOCK_DIVIDER_tb.vhd" \
"../../../../project_2.srcs/sim_1/new/DISPLAYS_TESTBENCH.vhd" \
"../../../../project_2.srcs/sim_1/new/Leds_tb.vhd" \
"../../../../project_2.srcs/sim_1/new/control_tb.vhd" \
"../../../../project_2.srcs/sim_1/new/slave_tb.vhd" \
"../../../../project_2.srcs/sim_1/new/LAVADORA_TESTBENCH.vhd" \

# Do not sort compile order
nosort
