{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707298472370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707298472370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  7 10:34:32 2024 " "Processing started: Wed Feb  7 10:34:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707298472370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298472370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_proyecto -c DE10_Standard_proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_proyecto -c DE10_Standard_proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298472370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707298472525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_Standard_proyecto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE10_Standard_proyecto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Standard_proyecto-rtl " "Found design unit 1: DE10_Standard_proyecto-rtl" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298476948 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_proyecto " "Found entity 1: DE10_Standard_proyecto" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298476948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298476948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART/UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-ART_UART " "Found design unit 1: UART-ART_UART" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298476948 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298476948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298476948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART/UART_UC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UART/UART_UC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_UC-def_UART_UC " "Found design unit 1: UART_UC-def_UART_UC" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298476949 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_UC " "Found entity 1: UART_UC" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298476949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298476949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_proyecto " "Elaborating entity \"DE10_Standard_proyecto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707298476965 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_l DE10_Standard_proyecto.vhd(119) " "Verilog HDL or VHDL warning at DE10_Standard_proyecto.vhd(119): object \"reset_l\" assigned a value but never read" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1707298476966 "|DE10_Standard_proyecto"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:UART_MAP " "Elaborating entity \"UART\" for hierarchy \"UART:UART_MAP\"" {  } { { "DE10_Standard_proyecto.vhd" "UART_MAP" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707298476968 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt_dat UART.vhd(76) " "VHDL Process Statement warning at UART.vhd(76): signal \"cnt_dat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707298476969 "|DE10_Standard_proyecto|UART:UART_MAP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_UC UART:UART_MAP\|UART_UC:UC " "Elaborating entity \"UART_UC\" for hierarchy \"UART:UART_MAP\|UART_UC:UC\"" {  } { { "UART/UART.vhd" "UC" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707298476971 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "INC_8 UART_UC.vhd(23) " "VHDL Signal Declaration warning at UART_UC.vhd(23): used implicit default value for signal \"INC_8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1707298476972 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bits UART_UC.vhd(59) " "VHDL Process Statement warning at UART_UC.vhd(59): signal \"bits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707298476972 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ES UART_UC.vhd(71) " "VHDL Process Statement warning at UART_UC.vhd(71): signal \"ES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1707298476972 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ES UART_UC.vhd(33) " "VHDL Process Statement warning at UART_UC.vhd(33): inferring latch(es) for signal or variable \"ES\", which holds its previous value in one or more paths through the process" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1707298476972 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FIRST UART_UC.vhd(33) " "VHDL Process Statement warning at UART_UC.vhd(33): inferring latch(es) for signal or variable \"FIRST\", which holds its previous value in one or more paths through the process" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1707298476972 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESET_8 UART_UC.vhd(33) " "VHDL Process Statement warning at UART_UC.vhd(33): inferring latch(es) for signal or variable \"RESET_8\", which holds its previous value in one or more paths through the process" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1707298476972 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "UART_DONE UART_UC.vhd(33) " "VHDL Process Statement warning at UART_UC.vhd(33): inferring latch(es) for signal or variable \"UART_DONE\", which holds its previous value in one or more paths through the process" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1707298476972 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UART_DONE UART_UC.vhd(33) " "Inferred latch for \"UART_DONE\" at UART_UC.vhd(33)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298476972 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESET_8 UART_UC.vhd(33) " "Inferred latch for \"RESET_8\" at UART_UC.vhd(33)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298476972 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIRST UART_UC.vhd(33) " "Inferred latch for \"FIRST\" at UART_UC.vhd(33)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298476972 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.E4 UART_UC.vhd(33) " "Inferred latch for \"ES.E4\" at UART_UC.vhd(33)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298476972 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e3 UART_UC.vhd(33) " "Inferred latch for \"ES.e3\" at UART_UC.vhd(33)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298476972 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e2 UART_UC.vhd(33) " "Inferred latch for \"ES.e2\" at UART_UC.vhd(33)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298476972 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e1 UART_UC.vhd(33) " "Inferred latch for \"ES.e1\" at UART_UC.vhd(33)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298476972 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ES.e0 UART_UC.vhd(33) " "Inferred latch for \"ES.e0\" at UART_UC.vhd(33)" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298476972 "|DE10_Standard_proyecto|UART:UART_MAP|UART_UC:UC"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0o84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0o84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0o84 " "Found entity 1: altsyncram_0o84" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/altsyncram_0o84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298477634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298477634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tma " "Found entity 1: decode_tma" {  } { { "db/decode_tma.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/decode_tma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298477740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298477740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_uib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_uib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_uib " "Found entity 1: mux_uib" {  } { { "db/mux_uib.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/mux_uib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298477763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298477763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/mux_glc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298477822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298477822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298477848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298477848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298477882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298477882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298477902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298477902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_85j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_85j " "Found entity 1: cntr_85j" {  } { { "db/cntr_85j.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_85j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298477928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298477928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_49i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298477959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298477959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298477981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298477981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298478007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298478007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298478027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298478027 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707298478274 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1707298478340 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.02.07.10:34:39 Progress: Loading sld24255213/alt_sld_fab_wrapper_hw.tcl " "2024.02.07.10:34:39 Progress: Loading sld24255213/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298479786 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298480584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298480639 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298481005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298481060 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298481115 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298481181 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298481183 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298481183 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1707298481843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld24255213/alt_sld_fab.v" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298481967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298481967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298482010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298482010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298482011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298482011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298482045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298482045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298482091 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298482091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298482091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707298482128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298482128 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART:UART_MAP\|UART_UC:UC\|FIRST " "Latch UART:UART_MAP\|UART_UC:UC\|FIRST has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:UART_MAP\|UART_UC:UC\|EP.e2 " "Ports D and ENA on the latch are fed by the same signal UART:UART_MAP\|UART_UC:UC\|EP.e2" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707298482828 ""}  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707298482828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART:UART_MAP\|UART_UC:UC\|ES.e1_191 " "Latch UART:UART_MAP\|UART_UC:UC\|ES.e1_191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:UART_MAP\|UART_UC:UC\|EP.e0 " "Ports D and ENA on the latch are fed by the same signal UART:UART_MAP\|UART_UC:UC\|EP.e0" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707298482828 ""}  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707298482828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART:UART_MAP\|UART_UC:UC\|ES.e2_179 " "Latch UART:UART_MAP\|UART_UC:UC\|ES.e2_179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:UART_MAP\|UART_UC:UC\|EP.e1 " "Ports D and ENA on the latch are fed by the same signal UART:UART_MAP\|UART_UC:UC\|EP.e1" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707298482828 ""}  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707298482828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART:UART_MAP\|UART_UC:UC\|ES.e0_203 " "Latch UART:UART_MAP\|UART_UC:UC\|ES.e0_203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:UART_MAP\|UART_UC:UC\|EP.E4 " "Ports D and ENA on the latch are fed by the same signal UART:UART_MAP\|UART_UC:UC\|EP.E4" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707298482828 ""}  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707298482828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UART:UART_MAP\|UART_UC:UC\|ES.e3_167 " "Latch UART:UART_MAP\|UART_UC:UC\|ES.e3_167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UART:UART_MAP\|UART_UC:UC\|EP.e2 " "Ports D and ENA on the latch are fed by the same signal UART:UART_MAP\|UART_UC:UC\|EP.e2" {  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1707298482828 ""}  } { { "UART/UART_UC.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART_UC.vhd" 33 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1707298482828 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1707298482829 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1707298482829 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:UART_MAP\|CNT\[12\] UART:UART_MAP\|CNT\[12\]~_emulated UART:UART_MAP\|CNT\[12\]~1 " "Register \"UART:UART_MAP\|CNT\[12\]\" is converted into an equivalent circuit using register \"UART:UART_MAP\|CNT\[12\]~_emulated\" and latch \"UART:UART_MAP\|CNT\[12\]~1\"" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1707298482829 "|DE10_Standard_proyecto|UART:UART_MAP|CNT[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:UART_MAP\|CNT\[11\] UART:UART_MAP\|CNT\[11\]~_emulated UART:UART_MAP\|CNT\[11\]~5 " "Register \"UART:UART_MAP\|CNT\[11\]\" is converted into an equivalent circuit using register \"UART:UART_MAP\|CNT\[11\]~_emulated\" and latch \"UART:UART_MAP\|CNT\[11\]~5\"" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1707298482829 "|DE10_Standard_proyecto|UART:UART_MAP|CNT[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:UART_MAP\|CNT\[9\] UART:UART_MAP\|CNT\[9\]~_emulated UART:UART_MAP\|CNT\[12\]~1 " "Register \"UART:UART_MAP\|CNT\[9\]\" is converted into an equivalent circuit using register \"UART:UART_MAP\|CNT\[9\]~_emulated\" and latch \"UART:UART_MAP\|CNT\[12\]~1\"" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1707298482829 "|DE10_Standard_proyecto|UART:UART_MAP|CNT[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:UART_MAP\|CNT\[6\] UART:UART_MAP\|CNT\[6\]~_emulated UART:UART_MAP\|CNT\[11\]~5 " "Register \"UART:UART_MAP\|CNT\[6\]\" is converted into an equivalent circuit using register \"UART:UART_MAP\|CNT\[6\]~_emulated\" and latch \"UART:UART_MAP\|CNT\[11\]~5\"" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1707298482829 "|DE10_Standard_proyecto|UART:UART_MAP|CNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART:UART_MAP\|CNT\[2\] UART:UART_MAP\|CNT\[2\]~_emulated UART:UART_MAP\|CNT\[12\]~1 " "Register \"UART:UART_MAP\|CNT\[2\]\" is converted into an equivalent circuit using register \"UART:UART_MAP\|CNT\[2\]~_emulated\" and latch \"UART:UART_MAP\|CNT\[12\]~1\"" {  } { { "UART/UART.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/UART/UART.vhd" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1707298482829 "|DE10_Standard_proyecto|UART:UART_MAP|CNT[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1707298482829 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707298482848 "|DE10_Standard_proyecto|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] VCC " "Pin \"LEDR\[9\]\" is stuck at VCC" {  } { { "DE10_Standard_proyecto.vhd" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707298482848 "|DE10_Standard_proyecto|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707298482848 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707298482888 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 69 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 69 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1707298483577 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707298483644 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707298483644 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1434 " "Implemented 1434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707298483759 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707298483759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1128 " "Implemented 1128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707298483759 ""} { "Info" "ICUT_CUT_TM_RAMS" "288 " "Implemented 288 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1707298483759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707298483759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "559 " "Peak virtual memory: 559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707298483769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 10:34:43 2024 " "Processing ended: Wed Feb  7 10:34:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707298483769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707298483769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707298483769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707298483769 ""}
