{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491426152597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491426152599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 17:02:32 2017 " "Processing started: Wed Apr  5 17:02:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491426152599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491426152599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491426152599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1491426153195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_bjt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_bjt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_bjt-stacklike " "Found design unit 1: g07_bjt-stacklike" {  } { { "g07_bjt.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_bjt.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153751 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_bjt " "Found entity 1: g07_bjt" {  } { { "g07_bjt.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_bjt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bjt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bjt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bjt-stacklike " "Found design unit 1: bjt-stacklike" {  } { { "bjt.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153752 ""} { "Info" "ISGN_ENTITY_NAME" "1 bjt " "Found entity 1: bjt" {  } { { "bjt.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bjt52.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bjt52.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bjt52-stacklike " "Found design unit 1: bjt52-stacklike" {  } { { "bjt52.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt52.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153763 ""} { "Info" "ISGN_ENTITY_NAME" "1 bjt52 " "Found entity 1: bjt52" {  } { { "bjt52.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt52.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bjt26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bjt26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bjt26-stacklike " "Found design unit 1: bjt26-stacklike" {  } { { "bjt26.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt26.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153766 ""} { "Info" "ISGN_ENTITY_NAME" "1 bjt26 " "Found entity 1: bjt26" {  } { { "bjt26.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt26.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compFSM-fsm " "Found design unit 1: compFSM-fsm" {  } { { "compFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/compFSM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153774 ""} { "Info" "ISGN_ENTITY_NAME" "1 compFSM " "Found entity 1: compFSM" {  } { { "compFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/compFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_lab5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_lab5 " "Found entity 1: g07_lab5" {  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_counter-cnt " "Found design unit 1: g07_counter-cnt" {  } { { "g07_counter.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153780 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_counter " "Found entity 1: g07_counter" {  } { { "g07_counter.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_register6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_register6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_register6-reg " "Found design unit 1: g07_register6-reg" {  } { { "g07_register6.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_register6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153781 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_register6 " "Found entity 1: g07_register6" {  } { { "g07_register6.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_register6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_compare-comp " "Found design unit 1: g07_compare-comp" {  } { { "g07_compare.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_compare.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153783 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_compare " "Found entity 1: g07_compare" {  } { { "g07_compare.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_compare.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_rules-legal " "Found design unit 1: g07_rules-legal" {  } { { "g07_rules.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_rules.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153785 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_rules " "Found entity 1: g07_rules" {  } { { "g07_rules.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_rules.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_busmux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_busmux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_busmux21-multiplexor " "Found design unit 1: g07_busmux21-multiplexor" {  } { { "g07_busmux21.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_busmux21.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153787 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_busmux21 " "Found entity 1: g07_busmux21" {  } { { "g07_busmux21.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_busmux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_RANDU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_RANDU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_RANDU-generator " "Found design unit 1: g07_RANDU-generator" {  } { { "g07_RANDU.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_RANDU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153789 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_RANDU " "Found entity 1: g07_RANDU" {  } { { "g07_RANDU.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_RANDU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_numreducer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_numreducer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_numreducer-reduce " "Found design unit 1: g07_numreducer-reduce" {  } { { "g07_numreducer.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_numreducer.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153790 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_numreducer " "Found entity 1: g07_numreducer" {  } { { "g07_numreducer.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_numreducer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_dealerFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_dealerFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_dealerFSM-machineOfState " "Found design unit 1: g07_dealerFSM-machineOfState" {  } { { "g07_dealerFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_dealerFSM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153792 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_dealerFSM " "Found entity 1: g07_dealerFSM" {  } { { "g07_dealerFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_dealerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file systemFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 systemFSM-system " "Found design unit 1: systemFSM-system" {  } { { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153794 ""} { "Info" "ISGN_ENTITY_NAME" "1 systemFSM " "Found entity 1: systemFSM" {  } { { "systemFSM.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/systemFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153794 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "g07_debounder.vhd " "Can't analyze file -- file g07_debounder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1491426153796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_debounder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_debounder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_debounder " "Found entity 1: g07_debounder" {  } { { "g07_debounder.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_debounder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_mod13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_mod13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_mod13-behavior " "Found design unit 1: g07_mod13-behavior" {  } { { "g07_mod13.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_mod13.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153799 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_mod13 " "Found entity 1: g07_mod13" {  } { { "g07_mod13.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_mod13.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_7_segment_decoder-costanza " "Found design unit 1: g07_7_segment_decoder-costanza" {  } { { "g07_7_segment_decoder.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_7_segment_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153800 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_7_segment_decoder " "Found entity 1: g07_7_segment_decoder" {  } { { "g07_7_segment_decoder.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_7_segment_decoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_and6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_and6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_and6-anding " "Found design unit 1: g07_and6-anding" {  } { { "g07_and6.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_and6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153802 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_and6 " "Found entity 1: g07_and6" {  } { { "g07_and6.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_and6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randinator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randinator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randinator-random " "Found design unit 1: randinator-random" {  } { { "randinator.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/randinator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153804 ""} { "Info" "ISGN_ENTITY_NAME" "1 randinator " "Found entity 1: randinator" {  } { { "randinator.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/randinator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426153804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426153804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g07_lab5 " "Elaborating entity \"g07_lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491426153919 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst19 " "Primitive \"OR2\" of instance \"inst19\" not used" {  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 920 1224 1272 984 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1491426153976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemFSM systemFSM:inst74 " "Elaborating entity \"systemFSM\" for hierarchy \"systemFSM:inst74\"" {  } { { "g07_lab5.bdf" "inst74" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 784 -216 16 1088 "inst74" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426153984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_debounder g07_debounder:inst34 " "Elaborating entity \"g07_debounder\" for hierarchy \"g07_debounder:inst34\"" {  } { { "g07_lab5.bdf" "inst34" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 112 -120 24 208 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426153987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE g07_debounder:inst34\|LPM_COMPARE:inst21 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"g07_debounder:inst34\|LPM_COMPARE:inst21\"" {  } { { "g07_debounder.bdf" "inst21" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_debounder.bdf" { { 376 1312 1440 504 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g07_debounder:inst34\|LPM_COMPARE:inst21 " "Elaborated megafunction instantiation \"g07_debounder:inst34\|LPM_COMPARE:inst21\"" {  } { { "g07_debounder.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_debounder.bdf" { { 376 1312 1440 504 "inst21" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491426154027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g07_debounder:inst34\|LPM_COMPARE:inst21 " "Instantiated megafunction \"g07_debounder:inst34\|LPM_COMPARE:inst21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154028 ""}  } { { "g07_debounder.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_debounder.bdf" { { 376 1312 1440 504 "inst21" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491426154028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_65d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_65d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_65d " "Found entity 1: cmpr_65d" {  } { { "db/cmpr_65d.tdf" "" { Text "/home/harwiltz/DSDLabs/Lab5/db/cmpr_65d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426154079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426154079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_65d g07_debounder:inst34\|LPM_COMPARE:inst21\|cmpr_65d:auto_generated " "Elaborating entity \"cmpr_65d\" for hierarchy \"g07_debounder:inst34\|LPM_COMPARE:inst21\|cmpr_65d:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER g07_debounder:inst34\|LPM_COUNTER:inst8 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"g07_debounder:inst34\|LPM_COUNTER:inst8\"" {  } { { "g07_debounder.bdf" "inst8" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_debounder.bdf" { { 336 1088 1224 536 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g07_debounder:inst34\|LPM_COUNTER:inst8 " "Elaborated megafunction instantiation \"g07_debounder:inst34\|LPM_COUNTER:inst8\"" {  } { { "g07_debounder.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_debounder.bdf" { { 336 1088 1224 536 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491426154098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g07_debounder:inst34\|LPM_COUNTER:inst8 " "Instantiated megafunction \"g07_debounder:inst34\|LPM_COUNTER:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 24 " "Parameter \"LPM_WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154098 ""}  } { { "g07_debounder.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_debounder.bdf" { { 336 1088 1224 536 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491426154098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7jg " "Found entity 1: cntr_7jg" {  } { { "db/cntr_7jg.tdf" "" { Text "/home/harwiltz/DSDLabs/Lab5/db/cntr_7jg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426154148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426154148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7jg g07_debounder:inst34\|LPM_COUNTER:inst8\|cntr_7jg:auto_generated " "Elaborating entity \"cntr_7jg\" for hierarchy \"g07_debounder:inst34\|LPM_COUNTER:inst8\|cntr_7jg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compFSM compFSM:inst " "Elaborating entity \"compFSM\" for hierarchy \"compFSM:inst\"" {  } { { "g07_lab5.bdf" "inst" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 184 344 560 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_compare g07_compare:inst6 " "Elaborating entity \"g07_compare\" for hierarchy \"g07_compare:inst6\"" {  } { { "g07_lab5.bdf" "inst6" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 504 680 856 616 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst4 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst4\"" {  } { { "g07_lab5.bdf" "inst4" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 392 392 528 592 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst4 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst4\"" {  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 392 392 528 592 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491426154158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst4 " "Instantiated megafunction \"LPM_COUNTER:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154158 ""}  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 392 392 528 592 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491426154158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_40h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_40h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_40h " "Found entity 1: cntr_40h" {  } { { "db/cntr_40h.tdf" "" { Text "/home/harwiltz/DSDLabs/Lab5/db/cntr_40h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426154205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426154205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_40h LPM_COUNTER:inst4\|cntr_40h:auto_generated " "Elaborating entity \"cntr_40h\" for hierarchy \"LPM_COUNTER:inst4\|cntr_40h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bjt52 bjt52:inst67 " "Elaborating entity \"bjt52\" for hierarchy \"bjt52:inst67\"" {  } { { "g07_lab5.bdf" "inst67" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 184 896 1080 328 "inst67" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_busmux21 g07_busmux21:inst28 " "Elaborating entity \"g07_busmux21\" for hierarchy \"g07_busmux21:inst28\"" {  } { { "g07_lab5.bdf" "inst28" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 112 640 864 224 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_register6 g07_register6:inst5 " "Elaborating entity \"g07_register6\" for hierarchy \"g07_register6:inst5\"" {  } { { "g07_lab5.bdf" "inst5" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 624 352 560 736 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:inst1 " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:inst1\"" {  } { { "g07_lab5.bdf" "inst1" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 928 1312 1488 1072 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154221 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_AVALUE parameter because the aset port is not used " "Assertion warning: Ignored LPM_AVALUE parameter because the aset port is not used" {  } { { "lpm_ff.tdf" "" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/lpm_ff.tdf" 91 2 0 } } { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 928 1312 1488 1072 "inst1" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1491426154222 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ac " "Variable or input pin \"ac\" is defined but never used." {  } { { "lpm_ff.tdf" "" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/lpm_ff.tdf" 71 4 0 } } { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 928 1312 1488 1072 "inst1" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1491426154222 "|g07_lab5|LPM_FF:inst1"}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:inst1 " "Elaborated megafunction instantiation \"LPM_FF:inst1\"" {  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 928 1312 1488 1072 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491426154222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:inst1 " "Instantiated megafunction \"LPM_FF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE D " "Parameter \"LPM_AVALUE\" = \"D\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154222 ""}  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 928 1312 1488 1072 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491426154222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_dealerFSM g07_dealerFSM:inst23 " "Elaborating entity \"g07_dealerFSM\" for hierarchy \"g07_dealerFSM:inst23\"" {  } { { "g07_lab5.bdf" "inst23" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 1248 960 1160 1360 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_and6 g07_and6:inst69 " "Elaborating entity \"g07_and6\" for hierarchy \"g07_and6:inst69\"" {  } { { "g07_lab5.bdf" "inst69" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 1408 608 792 1488 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_numreducer g07_numreducer:inst22 " "Elaborating entity \"g07_numreducer\" for hierarchy \"g07_numreducer:inst22\"" {  } { { "g07_lab5.bdf" "inst22" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 1312 280 488 1392 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_busmux21 g07_busmux21:inst32 " "Elaborating entity \"g07_busmux21\" for hierarchy \"g07_busmux21:inst32\"" {  } { { "g07_lab5.bdf" "inst32" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 912 664 888 1024 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst31 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst31\"" {  } { { "g07_lab5.bdf" "inst31" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 1224 -120 16 1424 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst31 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst31\"" {  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 1224 -120 16 1424 "inst31" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491426154235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst31 " "Instantiated megafunction \"LPM_COUNTER:inst31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 17 " "Parameter \"LPM_MODULUS\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154235 ""}  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 1224 -120 16 1424 "inst31" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491426154235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "/home/harwiltz/DSDLabs/Lab5/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426154282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426154282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qbi LPM_COUNTER:inst31\|cntr_qbi:auto_generated " "Elaborating entity \"cntr_qbi\" for hierarchy \"LPM_COUNTER:inst31\|cntr_qbi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "/home/harwiltz/DSDLabs/Lab5/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426154329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426154329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_acc LPM_COUNTER:inst31\|cntr_qbi:auto_generated\|cmpr_acc:cmpr2 " "Elaborating entity \"cmpr_acc\" for hierarchy \"LPM_COUNTER:inst31\|cntr_qbi:auto_generated\|cmpr_acc:cmpr2\"" {  } { { "db/cntr_qbi.tdf" "cmpr2" { Text "/home/harwiltz/DSDLabs/Lab5/db/cntr_qbi.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_busmux21 g07_busmux21:inst16 " "Elaborating entity \"g07_busmux21\" for hierarchy \"g07_busmux21:inst16\"" {  } { { "g07_lab5.bdf" "inst16" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 1184 296 520 1296 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst41 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst41\"" {  } { { "g07_lab5.bdf" "inst41" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { -24 -16 96 24 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst41 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst41\"" {  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { -24 -16 96 24 "inst41" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491426154339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst41 " "Instantiated megafunction \"LPM_CONSTANT:inst41\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 3 " "Parameter \"LPM_CVALUE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154339 ""}  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { -24 -16 96 24 "inst41" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491426154339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randinator randinator:inst87 " "Elaborating entity \"randinator\" for hierarchy \"randinator:inst87\"" {  } { { "g07_lab5.bdf" "inst87" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 1408 296 456 1488 "inst87" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_RANDU randinator:inst87\|g07_RANDU:randu " "Elaborating entity \"g07_RANDU\" for hierarchy \"randinator:inst87\|g07_RANDU:randu\"" {  } { { "randinator.vhd" "randu" { Text "/home/harwiltz/DSDLabs/Lab5/randinator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB randinator:inst87\|g07_RANDU:randu\|LPM_ADD_SUB:M1 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"randinator:inst87\|g07_RANDU:randu\|LPM_ADD_SUB:M1\"" {  } { { "g07_RANDU.vhd" "M1" { Text "/home/harwiltz/DSDLabs/Lab5/g07_RANDU.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "randinator:inst87\|g07_RANDU:randu\|LPM_ADD_SUB:M1 " "Elaborated megafunction instantiation \"randinator:inst87\|g07_RANDU:randu\|LPM_ADD_SUB:M1\"" {  } { { "g07_RANDU.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_RANDU.vhd" 27 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491426154360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "randinator:inst87\|g07_RANDU:randu\|LPM_ADD_SUB:M1 " "Instantiated megafunction \"randinator:inst87\|g07_RANDU:randu\|LPM_ADD_SUB:M1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154360 ""}  } { { "g07_RANDU.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_RANDU.vhd" 27 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491426154360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ree.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ree.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ree " "Found entity 1: add_sub_ree" {  } { { "db/add_sub_ree.tdf" "" { Text "/home/harwiltz/DSDLabs/Lab5/db/add_sub_ree.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426154406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426154406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ree randinator:inst87\|g07_RANDU:randu\|LPM_ADD_SUB:M1\|add_sub_ree:auto_generated " "Elaborating entity \"add_sub_ree\" for hierarchy \"randinator:inst87\|g07_RANDU:randu\|LPM_ADD_SUB:M1\|add_sub_ree:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB randinator:inst87\|g07_RANDU:randu\|LPM_ADD_SUB:M2 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"randinator:inst87\|g07_RANDU:randu\|LPM_ADD_SUB:M2\"" {  } { { "g07_RANDU.vhd" "M2" { Text "/home/harwiltz/DSDLabs/Lab5/g07_RANDU.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "randinator:inst87\|g07_RANDU:randu\|LPM_ADD_SUB:M2 " "Elaborated megafunction instantiation \"randinator:inst87\|g07_RANDU:randu\|LPM_ADD_SUB:M2\"" {  } { { "g07_RANDU.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_RANDU.vhd" 28 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491426154418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "randinator:inst87\|g07_RANDU:randu\|LPM_ADD_SUB:M2 " "Instantiated megafunction \"randinator:inst87\|g07_RANDU:randu\|LPM_ADD_SUB:M2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154418 ""}  } { { "g07_RANDU.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_RANDU.vhd" 28 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491426154418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst27 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst27\"" {  } { { "g07_lab5.bdf" "inst27" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 40 -16 96 88 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst27 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst27\"" {  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 40 -16 96 88 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491426154422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst27 " "Instantiated megafunction \"LPM_CONSTANT:inst27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154422 ""}  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 40 -16 96 88 "inst27" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491426154422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_rules g07_rules:inst7 " "Elaborating entity \"g07_rules\" for hierarchy \"g07_rules:inst7\"" {  } { { "g07_lab5.bdf" "inst7" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 688 1304 1536 768 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_mod13 g07_rules:inst7\|g07_mod13:m1 " "Elaborating entity \"g07_mod13\" for hierarchy \"g07_rules:inst7\|g07_mod13:m1\"" {  } { { "g07_rules.vhd" "m1" { Text "/home/harwiltz/DSDLabs/Lab5/g07_rules.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bjt26 bjt26:inst11 " "Elaborating entity \"bjt26\" for hierarchy \"bjt26:inst11\"" {  } { { "g07_lab5.bdf" "inst11" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 184 1640 1824 328 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst12 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst12\"" {  } { { "g07_lab5.bdf" "inst12" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 184 1384 1520 384 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst12 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst12\"" {  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 184 1384 1520 384 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491426154434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst12 " "Instantiated megafunction \"LPM_COUNTER:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154434 ""}  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 184 1384 1520 384 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491426154434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vne " "Found entity 1: cntr_vne" {  } { { "db/cntr_vne.tdf" "" { Text "/home/harwiltz/DSDLabs/Lab5/db/cntr_vne.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491426154479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491426154479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vne LPM_COUNTER:inst12\|cntr_vne:auto_generated " "Elaborating entity \"cntr_vne\" for hierarchy \"LPM_COUNTER:inst12\|cntr_vne:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/harwiltz/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_busmux21 g07_busmux21:inst13 " "Elaborating entity \"g07_busmux21\" for hierarchy \"g07_busmux21:inst13\"" {  } { { "g07_lab5.bdf" "inst13" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 1512 2200 2424 1624 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_7_segment_decoder g07_7_segment_decoder:inst45 " "Elaborating entity \"g07_7_segment_decoder\" for hierarchy \"g07_7_segment_decoder:inst45\"" {  } { { "g07_lab5.bdf" "inst45" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 1040 2608 2824 1120 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_mod13 g07_mod13:inst49 " "Elaborating entity \"g07_mod13\" for hierarchy \"g07_mod13:inst49\"" {  } { { "g07_lab5.bdf" "inst49" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 1112 2344 2536 1192 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst30 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst30\"" {  } { { "g07_lab5.bdf" "inst30" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { -40 392 504 8 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst30 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst30\"" {  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { -40 392 504 8 "inst30" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491426154505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst30 " "Instantiated megafunction \"LPM_CONSTANT:inst30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 63 " "Parameter \"LPM_CVALUE\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491426154505 ""}  } { { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { -40 392 504 8 "inst30" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491426154505 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1491426159459 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491426159459 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2095 " "Implemented 2095 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1491426159688 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1491426159688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2053 " "Implemented 2053 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1491426159688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1491426159688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491426159720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 17:02:39 2017 " "Processing ended: Wed Apr  5 17:02:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491426159720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491426159720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491426159720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491426159720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491426163814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491426163815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 17:02:43 2017 " "Processing started: Wed Apr  5 17:02:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491426163815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1491426163815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1491426163816 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1491426163844 ""}
{ "Info" "0" "" "Project  = g07_lab5" {  } {  } 0 0 "Project  = g07_lab5" 0 0 "Fitter" 0 0 1491426163845 ""}
{ "Info" "0" "" "Revision = g07_lab5" {  } {  } 0 0 "Revision = g07_lab5" 0 0 "Fitter" 0 0 1491426163845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1491426164135 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "g07_lab5 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"g07_lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1491426164157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491426164176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1491426164176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1491426164379 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1491426164389 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491426164791 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491426164791 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1491426164791 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1491426164791 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 3481 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491426164799 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 3482 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491426164799 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 3483 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1491426164799 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1491426164799 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g07_lab5.sdc " "Synopsys Design Constraints File file not found: 'g07_lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1491426165185 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1491426165186 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1491426165213 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1491426165381 ""}  } { { "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/harwiltz/altera/13.0/quartus/linux/pin_planner.ppl" { clock } } } { "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/harwiltz/altera/13.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "g07_lab5.bdf" "" { Schematic "/home/harwiltz/DSDLabs/Lab5/g07_lab5.bdf" { { 616 -168 0 632 "clock" "" } } } } { "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/harwiltz/altera/13.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1491426165381 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1491426165660 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491426165665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1491426165665 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491426165670 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1491426165676 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1491426165680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1491426165680 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1491426165684 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1491426165767 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1491426165771 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1491426165771 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491426165821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1491426166496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491426167161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1491426167183 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1491426171027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491426171027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1491426171373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "/home/harwiltz/DSDLabs/Lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1491426173601 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1491426173601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491426176358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1491426176361 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1491426176361 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.83 " "Total time spent on timing analysis during the Fitter is 1.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1491426176430 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491426176439 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "turn_led 0 " "Pin \"turn_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "notturn_led 0 " "Pin \"notturn_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "invalid_led 0 " "Pin \"invalid_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gg_led 0 " "Pin \"gg_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_led 0 " "Pin \"w_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "l_led 0 " "Pin \"l_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_led 0 " "Pin \"d_led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnll\[6\] 0 " "Pin \"svnll\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnll\[5\] 0 " "Pin \"svnll\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnll\[4\] 0 " "Pin \"svnll\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnll\[3\] 0 " "Pin \"svnll\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnll\[2\] 0 " "Pin \"svnll\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnll\[1\] 0 " "Pin \"svnll\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnll\[0\] 0 " "Pin \"svnll\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnlr\[6\] 0 " "Pin \"svnlr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnlr\[5\] 0 " "Pin \"svnlr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnlr\[4\] 0 " "Pin \"svnlr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnlr\[3\] 0 " "Pin \"svnlr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnlr\[2\] 0 " "Pin \"svnlr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnlr\[1\] 0 " "Pin \"svnlr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnlr\[0\] 0 " "Pin \"svnlr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnrl\[6\] 0 " "Pin \"svnrl\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnrl\[5\] 0 " "Pin \"svnrl\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnrl\[4\] 0 " "Pin \"svnrl\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnrl\[3\] 0 " "Pin \"svnrl\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnrl\[2\] 0 " "Pin \"svnrl\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnrl\[1\] 0 " "Pin \"svnrl\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnrl\[0\] 0 " "Pin \"svnrl\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnrr\[6\] 0 " "Pin \"svnrr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnrr\[5\] 0 " "Pin \"svnrr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnrr\[4\] 0 " "Pin \"svnrr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnrr\[3\] 0 " "Pin \"svnrr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnrr\[2\] 0 " "Pin \"svnrr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnrr\[1\] 0 " "Pin \"svnrr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "svnrr\[0\] 0 " "Pin \"svnrr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1491426176517 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1491426176517 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491426176952 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1491426177093 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1491426177589 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1491426177954 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1491426178057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/harwiltz/DSDLabs/Lab5/output_files/g07_lab5.fit.smsg " "Generated suppressed messages file /home/harwiltz/DSDLabs/Lab5/output_files/g07_lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1491426178306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491426178872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 17:02:58 2017 " "Processing ended: Wed Apr  5 17:02:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491426178872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491426178872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491426178872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1491426178872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1491426182802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491426182803 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 17:03:02 2017 " "Processing started: Wed Apr  5 17:03:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491426182803 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1491426182803 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1491426182804 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1491426183918 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1491426183958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491426184414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 17:03:04 2017 " "Processing ended: Wed Apr  5 17:03:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491426184414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491426184414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491426184414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1491426184414 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1491426186649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1491426188025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 17:03:07 2017 " "Processing started: Wed Apr  5 17:03:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491426188026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491426188026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta g07_lab5 -c g07_lab5 " "Command: quartus_sta g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491426188026 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1491426188056 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1491426188330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1491426188352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1491426188352 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g07_lab5.sdc " "Synopsys Design Constraints File file not found: 'g07_lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1491426188570 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1491426188570 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188578 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188578 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1491426188594 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1491426188604 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491426188639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.069 " "Worst-case setup slack is -15.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.069     -6722.079 clock  " "  -15.069     -6722.079 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491426188640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clock  " "    0.445         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491426188649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.023 " "Worst-case recovery slack is -3.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.023       -24.336 clock  " "   -3.023       -24.336 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491426188650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.649 " "Worst-case removal slack is 1.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.649         0.000 clock  " "    1.649         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491426188651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631     -1164.975 clock  " "   -1.631     -1164.975 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491426188653 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1491426188774 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1491426188775 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1491426188868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.002 " "Worst-case setup slack is -5.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.002     -2028.105 clock  " "   -5.002     -2028.105 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491426188870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491426188880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.626 " "Worst-case recovery slack is -0.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.626        -3.756 clock  " "   -0.626        -3.756 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491426188882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.770 " "Worst-case removal slack is 0.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770         0.000 clock  " "    0.770         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491426188885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -953.380 clock  " "   -1.380      -953.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1491426188888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1491426188888 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1491426189004 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1491426189368 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1491426189374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "368 " "Peak virtual memory: 368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491426189475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 17:03:09 2017 " "Processing ended: Wed Apr  5 17:03:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491426189475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491426189475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491426189475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491426189475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491426193887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491426193889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 17:03:13 2017 " "Processing started: Wed Apr  5 17:03:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491426193889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491426193889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491426193889 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "g07_lab5.vho\", \"g07_lab5_fast.vho g07_lab5_vhd.sdo g07_lab5_vhd_fast.sdo /home/harwiltz/DSDLabs/Lab5/simulation/modelsim/ simulation " "Generated files \"g07_lab5.vho\", \"g07_lab5_fast.vho\", \"g07_lab5_vhd.sdo\" and \"g07_lab5_vhd_fast.sdo\" in directory \"/home/harwiltz/DSDLabs/Lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1491426195633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491426195717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 17:03:15 2017 " "Processing ended: Wed Apr  5 17:03:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491426195717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491426195717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491426195717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491426195717 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491426198024 ""}
