// license:BSD-3-Clause
// copyright-holders:Angelo Salese

#include "emu.h"
#include "mb86292.h"

#include "screen.h"

#define LOG_WARN      (1U << 1)
#define LOG_REGS      (1U << 2)
#define LOG_CRTC      (1U << 3)
#define LOG_DASM      (1U << 4) // display list FIFO commands
#define LOG_IRQ       (1U << 5)

#define VERBOSE (LOG_GENERAL | LOG_WARN | LOG_REGS | LOG_CRTC | LOG_DASM)
//#define LOG_OUTPUT_FUNC osd_printf_info
#include "logmacro.h"

#define LOGWARN(...)            LOGMASKED(LOG_WARN, __VA_ARGS__)
#define LOGREGS(...)            LOGMASKED(LOG_REGS, __VA_ARGS__)
#define LOGCRTC(...)            LOGMASKED(LOG_CRTC, __VA_ARGS__)
#define LOGDASM(...)            LOGMASKED(LOG_DASM, __VA_ARGS__)
#define LOGIRQ(...)             LOGMASKED(LOG_IRQ, __VA_ARGS__)

#define DEBUG_VRAM_VIEWER 0

//DEFINE_DEVICE_TYPE(MB86290A, mb86290a_device, "mb86290a", "Fujitsu MB86290A \"Cremson\" Graphics Controller")
//DEFINE_DEVICE_TYPE(MB86291, mb86291_device, "mb86291", "Fujitsu MB86291 \"Scarlet\" Graphics Controller")
DEFINE_DEVICE_TYPE(MB86292, mb86292_device, "mb86292", "Fujitsu MB86292 \"Orchid\" Graphics Controller")
//DEFINE_DEVICE_TYPE(MB86293, mb86293_device, "mb86293", "Fujitsu MB86293 \"Coral LQ\" Graphics Controller")
//DEFINE_DEVICE_TYPE(MB86294, mb86294_device, "mb86294", "Fujitsu MB86294 \"Coral LB\" Graphics Controller")
//DEFINE_DEVICE_TYPE(MB86294S, mb86294s_device, "mb86294s", "Fujitsu MB86294S \"Coral LB\" Graphics Controller")
// PCI, to move in sub-file
//DEFINE_DEVICE_TYPE(MB86295S, mb86295s_device, "mb86295s", "Fujitsu MB86295S \"Coral P\" Graphics Controller")
// set_ids(0x10cf2019, <rev>, 0x038000, <subvendor>);
// INTA#
//DEFINE_DEVICE_TYPE(MB86296S, mb86296s_device, "mb86296s", "Fujitsu MB86296S \"Coral PA\" Graphics Controller")
// set_ids(0x10cf201e, <rev>, 0x038000, <subvendor>);
//DEFINE_DEVICE_TYPE(MB86297A, mb86297a_device, "mb86297a", "Fujitsu MB86297A \"Carmine\" Graphics Controller")
// set_ids(0x10cf202b, <rev>, 0x038000, <subvendor>);


mb86292_device::mb86292_device(machine_config const &mconfig, device_type type, char const *tag, device_t *owner, u32 clock)
	: device_t(mconfig, type, tag, owner, clock)
	, device_video_interface(mconfig, *this)
	, device_memory_interface(mconfig, *this)
	, m_screen(*this, finder_base::DUMMY_TAG)
	, m_vram(*this, finder_base::DUMMY_TAG)
	, m_xint_cb(*this)
{
	m_draw_io_space_config = address_space_config("draw_regs", ENDIANNESS_LITTLE, 32, 16, 0, address_map_constructor(FUNC(mb86292_device::draw_io_map), this));
}

mb86292_device::mb86292_device(machine_config const &mconfig, char const *tag, device_t *owner, u32 clock)
	: mb86292_device(mconfig, MB86292, tag, owner, clock)
{
}

device_memory_interface::space_config_vector mb86292_device::memory_space_config() const
{
	return space_config_vector {
		std::make_pair(AS_IO, &m_draw_io_space_config)
	};
}

void mb86292_device::device_start()
{
	m_vsync_timer = timer_alloc(FUNC(mb86292_device::vsync_cb), this);
	screen().register_screen_bitmap(m_fb_bitmap);

	save_item(NAME(m_dce));
	save_item(STRUCT_MEMBER(m_displaylist, lsa));
	save_item(STRUCT_MEMBER(m_displaylist, lco));
	save_item(STRUCT_MEMBER(m_displaylist, lreq));
	save_item(STRUCT_MEMBER(m_crtc, hdp));
	save_item(STRUCT_MEMBER(m_crtc, hdb));
	save_item(STRUCT_MEMBER(m_crtc, hsp));
	save_item(STRUCT_MEMBER(m_crtc, hsw));
	save_item(STRUCT_MEMBER(m_crtc, vtr));
	save_item(STRUCT_MEMBER(m_crtc, vsp));
	save_item(STRUCT_MEMBER(m_crtc, vdp));
	save_item(STRUCT_MEMBER(m_crtc, vsw));
	save_item(STRUCT_MEMBER(m_irq, ist));
	save_item(STRUCT_MEMBER(m_irq, mask));
	save_item(STRUCT_MEMBER(m_fb, base));
	save_item(STRUCT_MEMBER(m_fb, xres));
	save_item(STRUCT_MEMBER(m_draw, fc));
	save_item(STRUCT_MEMBER(m_draw, bc));
	//save_item(STRUCT_MEMBER(m_draw, fifo));
	//save_item(STRUCT_MEMBER(m_draw, state));
	save_item(STRUCT_MEMBER(m_c_layer, cm));
	save_item(STRUCT_MEMBER(m_c_layer, cc));
	save_item(STRUCT_MEMBER(m_c_layer, ch));
	save_item(STRUCT_MEMBER(m_c_layer, cw));
	save_item(STRUCT_MEMBER(m_c_layer, cda));
	save_item(STRUCT_MEMBER(m_c_layer, tc));
	save_item(STRUCT_MEMBER(m_ml_layer, mlda));
}

void mb86292_device::reset_drawing_engine()
{
	m_draw.fifo.clear();
	m_draw.state = DRAW_IDLE;
	m_draw.command_count = 0;
	m_draw.data_count = 0;

	m_dce = 0;
	m_displaylist.lsa = m_displaylist.lco = 0;
	m_displaylist.lreq = false;
}

void mb86292_device::device_reset()
{
	reset_drawing_engine();

	m_vsync_timer->adjust(attotime::never);

//  m_crtc.vtr = m_crtc.htp = m_crtc.hdp = m_crtc.hdb = m_crtc.hsp = m_crtc.hsw = 0;
//  m_crtc.vtr = m_crtc.vsp = m_crtc.vdp = m_crtc.vsw = 0;
	m_irq.ist = m_irq.mask = 0;
	m_dce = 0;
}

void mb86292_device::vregs_map(address_map &map)
{
	// 0x1fc0000 Host interface HostBase
//  map(0x00000, 0x00003) DTC DMA Transfer Count
//  map(0x00004, 0x00004) DSU DMA Set Up
//  map(0x00005, 0x00005) DRM DMA Request Mask
//  map(0x00006, 0x00006) DST DMA STatus
//  map(0x00008, 0x00008) DTS DMA Transfer Stop
//  map(0x00009, 0x00009) LTS display [List] Transfer Stop
//  map(0x00010, 0x00010) LSTA display List Transfer STAtus
//  map(0x00018, 0x00018) DRQ DMA ReQuest
	// IST Interrupt STatus
	map(0x00020, 0x00023).lrw32(
		NAME([this] (offs_t offset) {
			return m_irq.ist;
		}),
		NAME([this] (offs_t offset, u32 data, u32 mem_mask) {
			m_irq.ist &= data;
			check_irqs();
			LOGIRQ("IST ack %08x & %08x -> %08x\n", data, mem_mask, m_irq.ist);
		})
	);
	// MASK Interrupt MASK
	map(0x00024, 0x00027).lrw32(
		NAME([this] (offs_t offset) {
			return m_irq.mask;
		}),
		NAME([this] (offs_t offset, u32 data, u32 mem_mask) {
			COMBINE_DATA(&m_irq.mask);
			check_irqs();
			LOGIRQ("MASK %08x & %08x -> %08x\n", data, mem_mask, m_irq.mask);
		})
	);
	// SRST Software ReSeT
	map(0x0002c, 0x0002c).lw8(
		NAME([this] (offs_t offset, u8 data) {
			if (BIT(data, 0))
				reset_drawing_engine();
			LOGREGS("SRST %02x\n", data);
		})
	);
	// LSA display List Source Address
	map(0x00040, 0x00043).lrw32(
		NAME([this] (offs_t offset) {
			return m_displaylist.lsa;
		}),
		NAME([this] (offs_t offset, u32 data, u32 mem_mask) {
			COMBINE_DATA(&m_displaylist.lsa);
			m_displaylist.lsa &= 0xffffff;
			LOGREGS("LSA %08x & %08x -> %08x\n", data, mem_mask, m_displaylist.lsa);
		})
	);
	// LCO display List COunt
	map(0x00044, 0x00047).lrw32(
		NAME([this] (offs_t offset) {
			return m_displaylist.lco;
		}),
		NAME([this] (offs_t offset, u32 data, u32 mem_mask) {
			COMBINE_DATA(&m_displaylist.lco);
			m_displaylist.lco &= 0xffffff;
			LOGREGS("LCO %08x & %08x -> %08x\n", data, mem_mask, m_displaylist.lco);
		})
	);
	// LREQ display List transfer REQuest
	map(0x00048, 0x00048).lrw8(
		NAME([this] (offs_t offset) {
			return m_displaylist.lreq;
		}),
		NAME([this] (offs_t offset, u8 data) {
			m_displaylist.lreq = bool(BIT(data, 0));
			LOGREGS("LREQ %02x\n", data, m_displaylist.lreq);
			process_display_list();
		})
	);
//  map(0x0fffc, 0x0ffff) MMR Memory I/F Mode Register

	// 0x1fd0000 Display engine DisplayBase
//  map(0x10000, 0x10001) DCM Display Control Mode
	// DCE Display Controller Enable
	map(0x10002, 0x10003).lrw16(
		NAME([this] (offs_t offset) {
			return m_dce;
		}),
		NAME([this] (offs_t offset, u16 data, u16 mem_mask) {
			COMBINE_DATA(&m_dce);
			LOGREGS("DCE %04x & %04x\n", data, mem_mask);
		})
	);
	// HTP Horizontal Total Pixels
	map(0x10006, 0x10007).lrw16(
		NAME([this] (offs_t offset) {
			return m_crtc.htp;
		}),
		NAME([this] (offs_t offset, u16 data, u16 mem_mask) {
			COMBINE_DATA(&m_crtc.htp);
			m_crtc.htp &= 0xfff;
			LOGCRTC("HTP %04x & %04x -> %d\n", data, mem_mask, m_crtc.htp + 1);
			reconfigure_screen();
		})
	);
	// HDP Horizontal Display Period
	map(0x10008, 0x10009).lrw16(
		NAME([this] (offs_t offset) {
			return m_crtc.hdp;
		}),
		NAME([this] (offs_t offset, u16 data, u16 mem_mask) {
			COMBINE_DATA(&m_crtc.hdp);
			m_crtc.hdp &= 0xfff;
			LOGCRTC("HDP %04x & %04x -> %d\n", data, mem_mask, m_crtc.hdp + 1);
			reconfigure_screen();
		})
	);
	// HDB Horizontal Display Boundary
	map(0x1000a, 0x1000b).lrw16(
		NAME([this] (offs_t offset) {
			return m_crtc.hdb;
		}),
		NAME([this] (offs_t offset, u16 data, u16 mem_mask) {
			COMBINE_DATA(&m_crtc.hdb);
			m_crtc.hdb &= 0xfff;
			LOGCRTC("HDB %04x & %04x -> %d\n", data, mem_mask, m_crtc.hdb + 1);
			reconfigure_screen();
		})
	);
	// HSP Horizontal Sync pulse Position
	map(0x1000c, 0x1000d).lrw16(
		NAME([this] (offs_t offset) {
			return m_crtc.hsp;
		}),
		NAME([this] (offs_t offset, u16 data, u16 mem_mask) {
			COMBINE_DATA(&m_crtc.hsp);
			m_crtc.hsp &= 0xfff;
			LOGCRTC("HSP %04x & %04x -> %d\n", data, mem_mask, m_crtc.hsp + 1);
			reconfigure_screen();
		})
	);
	// HSW Horizontal Sync pulse Width
	map(0x1000e, 0x1000e).lrw8(
		NAME([this] (offs_t offset) {
			return m_crtc.hsw;
		}),
		NAME([this] (offs_t offset, u8 data) {
			m_crtc.hsw = (data & 0x3f);
			LOGCRTC("HSW %04x -> %d\n", data, m_crtc.hsw + 1);
			reconfigure_screen();
		})
	);
	// VSW Vertical Sync pulse Width
	map(0x1000f, 0x1000f).lrw8(
		NAME([this] (offs_t offset) {
			return m_crtc.vsw;
		}),
		NAME([this] (offs_t offset, u8 data) {
			m_crtc.vsw = (data & 0x3f);
			LOGCRTC("VSW %04x -> %d\n", data, m_crtc.vsw + 1);
			reconfigure_screen();
		})
	);
	// VTR Vertical Total Rasters
	map(0x10012, 0x10013).lrw16(
		NAME([this] (offs_t offset) {
			return m_crtc.vtr;
		}),
		NAME([this] (offs_t offset, u16 data, u16 mem_mask) {
			COMBINE_DATA(&m_crtc.vtr);
			m_crtc.vtr &= 0xfff;
			// actually +1.5 & +3 for interlace mode fields
			LOGCRTC("VTR %04x & %04x -> %d\n", data, mem_mask, m_crtc.vtr + 1);
			reconfigure_screen();
		})
	);
	// VSP Vertical Sync pulse Position
	map(0x10014, 0x10015).lrw16(
		NAME([this] (offs_t offset) {
			return m_crtc.vsp;
		}),
		NAME([this] (offs_t offset, u16 data, u16 mem_mask) {
			COMBINE_DATA(&m_crtc.vsp);
			m_crtc.vsp &= 0xfff;
			LOGCRTC("VSP %04x & %04x -> %d\n", data, mem_mask, m_crtc.vsp + 1);
			reconfigure_screen();
		})
	);
	// VDP Vertical Display Period
	map(0x10016, 0x10017).lrw16(
		NAME([this] (offs_t offset) {
			return m_crtc.vdp;
		}),
		NAME([this] (offs_t offset, u16 data, u16 mem_mask) {
			COMBINE_DATA(&m_crtc.vdp);
			m_crtc.vdp &= 0xfff;
			LOGCRTC("VDP %04x & %04x -> %d\n", data, mem_mask, m_crtc.vdp + 1);
			reconfigure_screen();
		})
	);
//  map(0x10018, 0x10019) WX Window position X
//  map(0x1001a, 0x1001b) WX Window position Y
//  map(0x1001c, 0x1001d) WW Window Width
//  map(0x1001e, 0x1001f) WH Window Height
	// C[onsole] layer
	// CM C layer Mode
	map(0x10020, 0x10023).lrw32(
		NAME([this] (offs_t offset) {
			return m_c_layer.cm;
		}),
		NAME([this] (offs_t offset, u32 data, u32 mem_mask) {
			COMBINE_DATA(&m_c_layer.cm);
			m_c_layer.ch = (m_c_layer.cm & 0xfff) + 1;
			m_c_layer.cw = ((m_c_layer.cm >> 16) & 0x3f) * 64;
			m_c_layer.cc = bool(BIT(m_c_layer.cm, 31));
			LOGREGS("CM %08x & %08x -> CW %d CH %d CC %d\n"
				, data, mem_mask
				, m_c_layer.cw
				, m_c_layer.ch
				, m_c_layer.cc
			);
		})
	);
//  map(0x10024, 0x10027) COA C layer Origin Address
	// CDA C layer Display Address
	map(0x10028, 0x1002b).lrw32(
		NAME([this] (offs_t offset) {
			return m_c_layer.cda;
		}),
		NAME([this] (offs_t offset, u32 data, u32 mem_mask) {
			COMBINE_DATA(&m_c_layer.cda);
			m_c_layer.cda &= 0x3ffffff;
			LOGREGS("CDA %08x & %08x -> %08x\n"
				, data, mem_mask
				, m_c_layer.cda
			);
		})
	);
//  map(0x1002c, 0x1002d) CDX C layer Display position X
//  map(0x1002e, 0x1002f) CDY C layer Display position Y
//  map(0x10030, 0x10033) WM W[indow] layer Mode
//  map(0x10034, 0x10037) WOA W layer Origin Address
//  map(0x10038, 0x1003b) WDA W layer Display Address
	// M[iddle] L[eft] layer
//  map(0x10040, 0x10043) MLM ML layer Mode
//  map(0x10044, 0x10047) MLOA0 ML Origin Address 0
	map(0x10048, 0x1004b).rw(FUNC(mb86292_device::mlda_r<0>), FUNC(mb86292_device::mlda_w<0>));
//  map(0x1004c, 0x1004f) MLOA1 ML Origin Address 1
	map(0x10050, 0x10053).rw(FUNC(mb86292_device::mlda_r<1>), FUNC(mb86292_device::mlda_w<1>));
//  map(0x10054, 0x10055) MLDX ML Display position X
//  map(0x10056, 0x10057) MLDY ML Display position Y
//  map(0x10058, 0x1005b) MRM M[iddle] R[ight] layer Mode
//  map(0x1005c, 0x1005f) MROA0 MR Origin Address 0
//  map(0x10060, 0x10063) MRDA0 MR Display Address 0
//  map(0x10064, 0x10067) MROA1 MR Origin Address 1
//  map(0x10068, 0x1006b) MRDA1 MR Display Address 1
//  map(0x1006c, 0x1006d) MRDX MR Display position X
//  map(0x1006e, 0x1006f) MRDY MR Display position Y
	// B[ase] L[eft] layer
	// BLM BL layer Mode
	map(0x10070, 0x10073).lrw32(
		NAME([this] (offs_t offset) {
			return m_bl_layer.blm;
		}),
		NAME([this] (offs_t offset, u32 data, u32 mem_mask) {
			COMBINE_DATA(&m_bl_layer.blm);
			m_bl_layer.blh = (m_bl_layer.blm & 0xfff) + 1;
			m_bl_layer.blw = ((m_bl_layer.blm >> 16) & 0xff) * 64;
			m_bl_layer.blflp = (m_bl_layer.blm >> 29) & 3;
			m_bl_layer.blc = bool(BIT(m_bl_layer.blm, 31));
			LOGREGS("BLM %08x & %08x -> BLH %d BLW %d BLFLP %01x BLC %d\n"
				, data, mem_mask
				, m_bl_layer.blh
				, m_bl_layer.blw
				, m_bl_layer.blflp
				, m_bl_layer.blc
			);
		})
	);
//  map(0x10074, 0x10077) BLOA0 BL Origin Address 0
	map(0x10078, 0x1007b).rw(FUNC(mb86292_device::blda_r<0>), FUNC(mb86292_device::blda_w<0>));
//  map(0x1007c, 0x1007f) BLOA1 BL Origin Address 1
	map(0x10080, 0x10083).rw(FUNC(mb86292_device::blda_r<1>), FUNC(mb86292_device::blda_w<1>));
//  map(0x10084, 0x10085) BLDX BL Display position X
//  map(0x10086, 0x10087) BLDY BL Display position Y
//  map(0x10088, 0x1008b) BRM B[ase] R[ight] layer Mode
//  map(0x1008c, 0x1008f) BROA0 BR Origin Address 0
//  map(0x10090, 0x10093) BRDA0 BR Display Address 0
//  map(0x10094, 0x10097) BROA1 BR Origin Address 1
//  map(0x10098, 0x1009b) BRDA1 BR Display Address 1
//  map(0x1009c, 0x1009d) BRDX BR Display position X
//  map(0x1009e, 0x1009f) BRDY BR Display position Y
//  map(0x100a0, 0x100a1) CUTC Cursor Transparent Control
//  map(0x100a2, 0x100a2) CPM Cursor Priority Mode
//  map(0x100a4, 0x100a7) CUOA0 CUrsor 0 Origin Address
//  map(0x100a8, 0x100a9) CUX0 CUrsor 0 X position
//  map(0x100aa, 0x100ab) CUY0 CUrsor 0 Y position
//  map(0x100ac, 0x100af) CUOA1 CUrsor 1 Origin Address
//  map(0x100b0, 0x100b1) CUX1 CUrsor 1 X position
//  map(0x100b2, 0x100b3) CUY1 CUrsor 1 Y position
//  map(0x100b4, 0x100b5) BRATIO Blend RATIO
//  map(0x100b6, 0x100b7) BMODE Blend MODE
	//  CTC C layer Transparent Control
	map(0x100bc, 0x100bd).lrw16(
		NAME([this] (offs_t offset) { return m_c_layer.tc; }),
		NAME([this] (offs_t offset, u16 data, u16 mem_mask) {
			COMBINE_DATA(&m_c_layer.tc);
			m_c_layer.transpen = (m_c_layer.tc == 0)
				? 0xffff
				: m_c_layer.tc & 0x8000 ? 0 : m_c_layer.tc & 0x7fff;
			LOGREGS("CTC %04x & %04x -> %04x\n"
				, data, mem_mask
				, m_c_layer.tc
			);
		})
	);
//  map(0x100c0, 0x100c1) MRTC MR layer Transparent Control
//  map(0x100c2, 0x100c3) MLTC ML layer Transparent Control
//  map(0x10400, 0x107ff) CPAL C layer PALette
//  map(0x10800, 0x10bff) MBPAL M & B layer PALette
	// 0x1fd8000 Video capture CaptureBase
//  map(0x18000, 0x18003) VCM Video Capture Mode
//  map(0x18004, 0x18007) CSC Capture SCale
//  map(0x18008, 0x1800b) VCS Video Capture Status
//  map(0x18010, 0x18013) CBM video Capture Buffer Mode
//  map(0x18014, 0x18017) CBOA video Capture Buffer Origin Address
//  map(0x18018, 0x1801b) CBLA video Capture Buffer Limit Address
//  map(0x1801c, 0x1801d) CIHSTR Capture Image Horizontal STaRt
//  map(0x1801e, 0x1801f) CIVSTR Capture Image Vertical STaRt
//  map(0x18020, 0x18021) CIHEND Capture Image Horizontal END
//  map(0x18022, 0x18023) CIVEND Capture Image Vertical END
//  map(0x18028, 0x1802b) CHP Capture Horizontal Pixel
//  map(0x1802c, 0x1802f) CVP Capture Vertical Pixel
//  map(0x1c000, 0x1c003) CDCN Capture Data Count NTSC
//  map(0x1c004, 0x1c007) CDCP Capture Data Count PAL

	// 0x1fe0000 Internal texture memory TextureBase
//  map(0x20000, ...)
	// 0x1ff0000 Drawing engine DrawBase
	// 0x1ff8000 Geometry engine GeometryBase
	map(0x30000, 0x3ffff).m(FUNC(mb86292_device::draw_io_map));
}

// MLDA0/MLDA1 ML Display Address 0/1
template <unsigned N> u32 mb86292_device::mlda_r(offs_t offset)
{
	return m_ml_layer.mlda[N];
}

template <unsigned N> void mb86292_device::mlda_w(offs_t offset, u32 data, u32 mem_mask)
{
	COMBINE_DATA(&m_ml_layer.mlda[N]);
	LOGREGS("MLDA%d %04x & %08x -> %08x\n"
		, N, data, mem_mask
		, m_ml_layer.mlda[N]
	);
}

// BLDA0/BLDA1 BL Display Address 0/1
template <unsigned N> u32 mb86292_device::blda_r(offs_t offset)
{
	return m_bl_layer.blda[N];
}

template <unsigned N> void mb86292_device::blda_w(offs_t offset, u32 data, u32 mem_mask)
{
	COMBINE_DATA(&m_bl_layer.blda[N]);
	m_bl_layer.blda[N] &= 0x3ffffff;
	LOGREGS("BLDA%d %04x & %08x -> %08x\n"
		, N, data, mem_mask
		, m_bl_layer.blda[N]
	);
}

void mb86292_device::draw_io_map(address_map &map)
{
//  map(0x0400, 0x0403) CTR ConTrol Register
	map(0x0400, 0x0403).r(FUNC(mb86292_device::ctr_r));
//  map(0x0404, 0x0407) IFSR Input FIFO Status Register (CTR bits 14-12 alias)
//  map(0x0408, 0x040b) IFCNT Input FIFO CouNTer (CTR bits 19-15 alias)
//  map(0x040c, 0x040f) SST Setup engine STatus (CTR bits 9-8 alias)
//  map(0x0410, 0x0413) DST DDA STatus (CTR bits 5-4 alias)
//  map(0x0414, 0x0417) PST Pixel engine STatus (CTR bits 1-0 alias)
//  map(0x0418, 0x041b) EST Error STatus (CTR bits 24-22 alias)
//  map(0x0420, 0x0423) MDR0 MoDe Register 0 (miscellaneous)
//  map(0x0424, 0x0427) MDR1 MoDe Register 1 (line)
//  map(0x0428, 0x042b) MDR2 MoDe Register 2 (polygon)
//  map(0x042c, 0x042f) MDR3 MoDe Register 3 (texture)
//  map(0x0430, 0x0433) MDR4 MoDe Register 4 (BitBLT)
	// FBR Frame Buffer Register base address
	map(0x0440, 0x0443).lrw32(
		NAME([this] (offs_t offset) {
			return m_fb.base;
		}),
		NAME([this] (offs_t offset, u32 data, u32 mem_mask) {
			COMBINE_DATA(&m_fb.base);
			m_fb.base &= 0x3ffffff;
			LOGREGS("FBASE %08x & %08x -> %08x\n", data, mem_mask, m_fb.base);
		})
	);
	// XRES X RESoultion
	map(0x0444, 0x0447).lrw32(
		NAME([this] (offs_t offset) {
			return m_fb.xres;
		}),
		NAME([this] (offs_t offset, u32 data, u32 mem_mask) {
			COMBINE_DATA(&m_fb.xres);
			m_fb.xres &= 0xfff;
			LOGREGS("XRES %04x & %04x -> %d\n", data, mem_mask, m_fb.xres);
		})
	);
//  map(0x0448, 0x044b) ZBR Z-Buffer Register base address
//  map(0x044c, 0x044f) TBR Texture memory Base address
//  map(0x0450, 0x0453) PFBR 2d Polygon Flag Buffer base address
//  map(0x0454, 0x0457) CXMIN Clip X MINimum
//  map(0x0458, 0x045b) CXMAX Clip X MAXimum
//  map(0x045c, 0x045f) CYMIN Clip Y MINimum
//  map(0x0460, 0x0463) CYMAX Clip Y MAXimum
//  map(0x0464, 0x0467) TXS TeXture Size
//  map(0x0468, 0x046b) TIle Size
//  map(0x046c, 0x046f) TOA Texture buffer Offset Address
	// FC Foreground Color
	map(0x0480, 0x0483).lrw32(
		NAME([this] (offs_t offset) {
			return m_draw.fc;
		}),
		NAME([this] (offs_t offset, u32 data, u32 mem_mask) {
			COMBINE_DATA(&m_draw.fc);
			m_draw.fc &= 0xffff;
			LOGREGS("FC %08x & %08x\n", data, mem_mask);
		})
	);
	// BC Background Color
	map(0x0484, 0x0487).lrw32(
		NAME([this] (offs_t offset) {
			return m_draw.bc;
		}),
		NAME([this] (offs_t offset, u32 data, u32 mem_mask) {
			COMBINE_DATA(&m_draw.bc);
			m_draw.bc &= 0xffff;
			LOGREGS("BC %08x & %08x\n", data, mem_mask);
		})
	);
//  map(0x0488, 0x048b) ALF ALpha Factor
//  map(0x048c, 0x048f) BLP Broken Line Pattern
//  map(0x03e0?, 0x03e3?) BLPO Broken Line Pattern Offset <- assume doc mistake, 0x490 seems more realistic
//  map(0x0494, 0x0497) TBC Texture Border Color
//  Other stuff in the area are apparently r/o copies of the drawing engine internals.

	map(0x8000, 0x8003).r(FUNC(mb86292_device::gctr_r));
//  map(0x8040, 0x8043) GMDR0 Geometry MoDe Register 0 (vertex)
//  map(0x8044, 0x8047) GMDR1 Geometry MoDe Register 1 (line)
//  map(0x8048, 0x804b) GMDR2 Geometry MoDe Register 2 (triangle)
	// DFIFOG Display List FIFO for Geometry
	map(0x8400, 0x8403).lw32(
		NAME([this] (offs_t offset, u32 data, u32 mem_mask) {
			process_display_opcode(data);
		})
	);
}

/*
 * CRTC section
 */

 // TODO: refresh rate, interlace, sync
void mb86292_device::reconfigure_screen()
{
	const u16 hdb = m_crtc.hdb + 1;
	const u16 hdp = m_crtc.hdp + 1;
	const u16 hsp = m_crtc.hsp + 1;
	const u16 hse = hsp + m_crtc.hsw + 1;
	const u16 htp = m_crtc.htp + 1;
	// Supported resolutions:
	// 1024x768, 1024x600, 800x600, 854x480, 640x480, 480x234, 400x234, 320x234
	// 0 < m_crtc.hdb <= m_crtc.hdp < m_crtc.hsp < (m_crtc.hsp + m_crtc.hsw + 1) < m_crtc.htp
	std::array<bool, 6> horiz_assert = {
		0 < hdb,
		hdb <= hdp,
		hdp < hsp,
		hsp < hse,
		hse < htp,
		hdp >= 320
	};
	if (!std::all_of(horiz_assert.begin(), horiz_assert.end(), [](bool res) { return res; }))
	{
		LOGCRTC("\tScreen off (H)\n");
		m_vsync_timer->adjust(attotime::never);
		return;
	}
	const u16 vdp = m_crtc.vdp + 1;
	const u16 vsp = m_crtc.vsp + 1;
	const u16 vse = (vsp + m_crtc.vsw + 1);
	const u16 vtr = m_crtc.vtr + 1;
	// 0 < m_crtc.vdp < m_crtc.vsp < (m_crtc.vsp + m_crtc.vsw + 1) < m_crtc.vtr
	std::array<bool, 5> vert_assert = {
		0 < vdp,
		vdp <= vsp,
		vsp < vse,
		vse < vtr,
		vdp >= 234
	};
	if (!std::all_of(vert_assert.begin(), vert_assert.end(), [](bool res) { return res; }))
	{
		LOGCRTC("\tScreen off (V)\n");
		m_vsync_timer->adjust(attotime::never);
		return;
	}

	// FIXME: offset with htp according to manual (expected: 636, actual: 608)
	LOGCRTC("\tSetting screen to %d x %d (total: %d x %d)\n", hdp, vdp, htp, vtr);
	rectangle visarea(0, hdp - 1, 0, vdp - 1);
	screen().configure(htp, vtr, visarea, screen().frame_period().attoseconds());
	m_vsync_timer->adjust(screen().time_until_pos(vdp));
}

/*
 *
 * IRQ
 *
 */

void mb86292_device::check_irqs()
{
	int xint_state = (m_irq.ist & m_irq.mask) ? 1 : 0;
	m_xint_cb(xint_state);
}

TIMER_CALLBACK_MEMBER(mb86292_device::vsync_cb)
{
	m_irq.ist |= IRQ_VSYNC;
	m_irq.ist |= IRQ_FSYNC;

	check_irqs();
	m_vsync_timer->adjust(screen().time_until_pos(m_crtc.vdp + 1));
}

/*
    CTR [Draw] ConTrol Register
    ---- ---x ---- ---- ---- ---- ---- ---- FO FIFO Overflow
    ---- ---- x--- ---- ---- ---- ---- ---- PE display list Packet code Error (clearable by write 1)
    ---- ---- -x-- ---- ---- ---- ---- ---- CE display list Command Error (clearable by write 1)
    ---- ---- ---x xxxx x--- ---- ---- ---- FCNT FIFO Counter (up to 32)
    ---- ---- ---- ---- -x-- ---- ---- ---- NF FIFO Near Full (actually FIFO half size reached)
    ---- ---- ---- ---- --x- ---- ---- ---- FF FIFO full
    ---- ---- ---- ---- ---x ---- ---- ---- FE FIFO empty
    ---- ---- ---- ---- ---- --xx ---- ---- SS Setup Status
    ---- ---- ---- ---- ---- --00 ---- ---- Idle
    ---- ---- ---- ---- ---- --01 ---- ---- Busy, assume pixels rather than commands
    ---- ---- ---- ---- ---- --1x ---- ---- <reserved>
    ---- ---- ---- ---- ---- ---- --xx ---- DS DDA Status
    ---- ---- ---- ---- ---- ---- --00 ---- Idle
    ---- ---- ---- ---- ---- ---- --01 ---- Busy
    ---- ---- ---- ---- ---- ---- --10 ---- Busy (separate stage?)
    ---- ---- ---- ---- ---- ---- --11 ---- <reserved>
    ---- ---- ---- ---- ---- ---- ---- --xx PS Pixel engine Status
    ---- ---- ---- ---- ---- ---- ---- --00 Idle
    ---- ---- ---- ---- ---- ---- ---- --01 Busy
    ---- ---- ---- ---- ---- ---- ---- --1x <reserved>
*/
u32 mb86292_device::ctr_r(offs_t offset)
{
	u32 res;
	res =  (m_draw.state == DRAW_DATA) << 0;
//  res |= (m_geo.state == SETUP) << 4;
//  res |= (m_geo.state == DRAW_DATA) << 8;
	res |= (m_draw.fifo.queue_length() == 0) << 12;
	res |= (m_draw.fifo.queue_length() == 32) << 13;
	res |= (m_draw.fifo.queue_length() >= 16) << 14;
	res |= (32 - m_draw.fifo.queue_length()) << 15;
	// fcnt << 15;
	// fo << 24;
	return res;
}

/*
    GCTR Geometry ConTrol Register
    ---- ---x ---- ---- ---- ---- ---- ---- FO FIFO Overflow
    ---- ---- ---x xxxx x--- ---- ---- ---- FCNT FIFO Counter (up to 0x100000)
    ---- ---- ---- ---- -x-- ---- ---- ---- NF FIFO Near Full (actually FIFO half size reached)
    ---- ---- ---- ---- --x- ---- ---- ---- FF FIFO full
    ---- ---- ---- ---- ---x ---- ---- ---- FE FIFO empty
    ---- ---- ---- ---- ---- --xx ---- ---- GS Geometry engine Status
    ---- ---- ---- ---- ---- --00 ---- ---- Idle
    ---- ---- ---- ---- ---- --01 ---- ---- Processing, assume pixels rather than commands
    ---- ---- ---- ---- ---- --1x ---- ---- <reserved>
    ---- ---- ---- ---- ---- ---- --xx ---- SS geometry Setup engine Status
    ---- ---- ---- ---- ---- ---- --00 ---- Idle
    ---- ---- ---- ---- ---- ---- --01 ---- Processing
    ---- ---- ---- ---- ---- ---- --10 ---- Processing (separate stage?)
    ---- ---- ---- ---- ---- ---- --11 ---- <reserved>
    ---- ---- ---- ---- ---- ---- ---- --xx PS Pixel engine Status (mirror of above or runs in different thread?)
    ---- ---- ---- ---- ---- ---- ---- --00 Idle
    ---- ---- ---- ---- ---- ---- ---- --01 Processing, assume pixels rather than commands
    ---- ---- ---- ---- ---- ---- ---- --1x <reserved>
*/
u32 mb86292_device::gctr_r(offs_t offset)
{
	// TBD in tandem with DrawTrap support
	return 0;
}

/*
 *
 * Display list
 *
 */

void mb86292_device::process_display_opcode(u32 opcode)
{
	if (m_draw.state == DRAW_IDLE)
	{
		m_draw.current_command = opcode;
		m_draw.state = DRAW_COMMAND;
		m_draw.command_count = 0;
		LOGDASM("PC=%08x %08x ", m_displaylist.cur_address, opcode);
	}
	else
	{
		m_draw.fifo.enqueue(opcode);
		if (m_draw.state == DRAW_COMMAND && m_draw.fifo.queue_length() < m_draw.command_count)
			return;
		else
		{
			m_draw.state = DRAW_DATA;
		}
		opcode = m_draw.current_command;
	}
	const u8 op_type = opcode >> 24;
	const u8 op_command = (opcode >> 16) & 0xff;
	u32 temp_buf = 0;

	switch(op_type)
	{
		case 0x05:
		{
			if (m_draw.state == DRAW_COMMAND)
			{
				m_draw.command_count = 9;
				return;
			}
			LOGDASM("DrawTrap (%s)", op_command == 0x40 ? "TrapRight" : op_command == 0x41 ? "TrapLeft" : "<reserved>");
			u16 ys = m_draw.fifo.dequeue() >> 16;
			u32 xs = m_draw.fifo.dequeue();
			u32 dxdy = m_draw.fifo.dequeue();
			u32 xus = m_draw.fifo.dequeue();
			u32 dxudy = m_draw.fifo.dequeue();
			u32 xls = m_draw.fifo.dequeue();
			u32 dxldy = m_draw.fifo.dequeue();
			u16 usn = m_draw.fifo.dequeue() >> 16;
			u16 lsn = m_draw.fifo.dequeue() >> 16;
			LOGDASM("\tys %04x|xs %08x|dxdy %08x|xus %08x|dxudy %08x|xls %08x|dxldy %08x|usn %04x|lsn %04x\n"
				, ys, xs, dxdy, xus
				, dxudy, xls, dxldy, usn, lsn
			);
			// ...
			break;
		}
		case 0x09:
		{
			if (m_draw.state == DRAW_COMMAND)
			{
				m_draw.command_count = 2;
				return;
			}
			LOGDASM("DrawRectP ");
			temp_buf = m_draw.fifo.dequeue();
			u16 rys = temp_buf >> 16;
			u16 rxs = temp_buf & 0xffff;
			temp_buf = m_draw.fifo.dequeue();
			u16 rsizey = temp_buf >> 16;
			u16 rsizex = temp_buf & 0xffff;

			switch(op_command)
			{
				case 0x41:
					LOGDASM("(BltFill)\n");
					LOGDASM("\t%04x|%04x\n", rys, rxs);
					LOGDASM("\t%04x|%04x\n", rsizey, rsizex);
					// color should be FC according to usage
					for (u16 yi = rys; yi < rsizey + rys; yi ++)
					{
						const u32 dst_ptr = m_fb.base + yi * (m_fb.xres << 1);
						for (u16 xi = rxs; xi < rsizex + rxs; xi ++)
							vram_write_word(dst_ptr + (xi << 1), m_draw.fc);
					}
					break;
				case 0xe2:
					LOGDASM(" (ClearPolyFlag)\n");
					break;
				default:
					LOGDASM(" (<reserved>)\n");
					break;
			}
			break;
		}
		case 0x0b:
		{
			if (m_draw.state == DRAW_COMMAND)
			{
				m_draw.command_count = 2;
				m_draw.data_count = 0;
				return;
			}

			if (m_draw.data_count == 0)
			{
				m_draw.command_count = 0;
				temp_buf = m_draw.fifo.dequeue();
				m_draw.ryi = m_draw.ry = temp_buf >> 16;
				m_draw.rxi = m_draw.rx = temp_buf & 0xffff;
				temp_buf = m_draw.fifo.dequeue();
				m_draw.rsizey = temp_buf >> 16;
				m_draw.rsizex = temp_buf & 0xffff;

				// NOTE: usage assumes that header command counts +2 for accounting the initial params
				// I'm puzzled about what happens if (rsizex + rsizey) != (header_count - 2) ...
				m_draw.data_count = (opcode & 0xffff) - 2;
				m_draw.state = DRAW_DATA;
				LOGDASM("DrawBitmapP (%s) %d\n"
					, op_command == 0x42 ? "BltDraw" : op_command == 0x43 ? "Bitmap" : "<reserved>"
					, m_draw.data_count
				);
				LOGDASM("\t(%d %d) (%d %d) %d %d\n", m_draw.rx, m_draw.rxi, m_draw.ry, m_draw.ryi, m_draw.rsizex, m_draw.rsizey);
				return;
			}
			else
			{
				switch(op_command)
				{
					// BltDraw
					case 0x42:
					{
						temp_buf = m_draw.fifo.dequeue();
						for (int word_idx = 0; word_idx < 2; word_idx ++)
						{
							u32 dst_ptr = m_fb.base + m_draw.ryi * (m_fb.xres << 1);
							//printf("%d %d %08x\n", m_draw.rxi, m_draw.ryi, temp_buf);
							if (m_draw.ryi < m_draw.ry + m_draw.rsizey)
								vram_write_word(dst_ptr + (m_draw.rxi << 1), (temp_buf >> (word_idx * 16)) & 0xffff);
							m_draw.rxi ++;
							if (m_draw.rxi >= m_draw.rx + m_draw.rsizex)
							{
								m_draw.ryi ++;
								m_draw.rxi = m_draw.rx;
							}
						}
						break;
					}
					// Bitmap
					case 0x43:
						// ...
						break;
				}
				m_draw.data_count --;
				if (m_draw.data_count > 0)
					return;
			}
			break;
		}
		case 0x0f:
		{
			if (m_draw.state == DRAW_COMMAND)
			{
				m_draw.command_count = 7;
				return;
			}
			LOGDASM("BltCopyAlternateP (%s)\n", op_command == 0x44 ? "TopLeft" : "<reserved>");
			u32 saddr = m_draw.fifo.dequeue();
			u32 sstride = m_draw.fifo.dequeue();
			temp_buf = m_draw.fifo.dequeue();
			u16 sry = temp_buf >> 16;
			u16 srx = temp_buf & 0xffff;
			u32 daddr = m_draw.fifo.dequeue();
			u32 dstride = m_draw.fifo.dequeue();
			temp_buf = m_draw.fifo.dequeue();
			u16 dry = temp_buf >> 16;
			u16 drx = temp_buf & 0xffff;
			temp_buf = m_draw.fifo.dequeue();
			u16 brsizey = temp_buf >> 16;
			u16 brsizex = temp_buf & 0xffff;

			LOGDASM("\t%08x %08x %04x|%04x\n"
				, saddr
				, sstride
				, sry
				, srx
			);
			LOGDASM("\t%08x %08x %04x|%04x\n"
				, daddr
				, dstride
				, dry
				, drx
			);
			LOGDASM("\t%04x|%04x\n", brsizey, brsizex);
			for (u16 yi = 0; yi < brsizey; yi ++)
			{
				const u32 src_ptr = saddr + (((sry + yi) * sstride) << 1);
				const u32 dst_ptr = daddr + (((dry + yi) * dstride) << 1);
				for (u16 xi = 0; xi < brsizex; xi ++)
				{
					u16 src_pixel = vram_read_word(src_ptr + ((srx + xi) << 1));
					vram_write_word(dst_ptr + ((drx + xi) << 1), src_pixel);
				}
			}
			break;
		}
		case 0x20:
		{
			LOGDASM("G_Nop\n");
			break;
		}
		case 0x40:
		{
			LOGDASM("G_Init\n");
			break;
		}
		case 0x41:
		{
			LOGDASM("G_Viewport\n");
			if (m_draw.state == DRAW_COMMAND)
			{
				m_draw.command_count = 4;
				return;
			}
			u32 x_scaling = m_draw.fifo.dequeue();
			u32 x_offset = m_draw.fifo.dequeue();
			u32 y_scaling = m_draw.fifo.dequeue();
			u32 y_offset = m_draw.fifo.dequeue();
			LOGDASM("\t%08x %08x %08x %08x\n", x_scaling, x_offset, y_scaling, y_offset);
			break;
		}
		case 0x42:
		{
			if (m_draw.state == DRAW_COMMAND)
			{
				m_draw.command_count = 2;
				return;
			}
			LOGDASM("G_DepthRange\n");
			u32 z_scaling = m_draw.fifo.dequeue();
			u32 z_offset = m_draw.fifo.dequeue();
			LOGDASM("\t%08x %08x\n", z_scaling, z_offset);
			break;
		}
		case 0x44:
		{
			if (m_draw.state == DRAW_COMMAND)
			{
				m_draw.command_count = 4;
				return;
			}
			LOGDASM("G_ViewVolumeXYClip\n");
			u32 xmin = m_draw.fifo.dequeue();
			u32 xmax = m_draw.fifo.dequeue();
			u32 ymin = m_draw.fifo.dequeue();
			u32 ymax = m_draw.fifo.dequeue();
			LOGDASM("\t%08x %08x %08x %08x\n", xmin, xmax, ymin, ymax);
			break;
		}
		case 0x45:
		{
			if (m_draw.state == DRAW_COMMAND)
			{
				m_draw.command_count = 2;
				return;
			}
			LOGDASM("G_ViewVolumeZClip\n");
			u32 zmin = m_draw.fifo.dequeue();
			u32 zmax = m_draw.fifo.dequeue();
			LOGDASM("\t%08x %08x\n", zmin, zmax);
			break;
		}
		case 0xf0:
		{
			LOGDASM("Draw ");
			switch(op_command)
			{
				case 0xc1:
					LOGDASM("(Flush_FB)\n");
					fb_commit();
					break;
				case 0xc2:
					LOGDASM("(Flush_Z)\n");
					break;
				case 0xe1:
					LOGDASM("(PolygonEnd)\n");
					break;
				default:
					LOGDASM("(<reserved>)\n");
					break;
			}
			break;
		}
		case 0xf1:
		{
			LOGDASM("SetRegister (count=%d)\n", op_command);

			if (m_draw.state == DRAW_COMMAND)
			{
				m_draw.data_count = op_command;
				m_draw.state = DRAW_DATA;
				return;
			}
			const u16 reg_address = (opcode & 0xffff);
			temp_buf = m_draw.fifo.dequeue();
			LOGDASM("\t[%05x] -> %08x\n", (reg_address << 2) | 0x30000, temp_buf);
			space(AS_IO).write_dword((reg_address << 2), temp_buf, 0xffffffff);
			m_draw.data_count --;
			m_draw.current_command = (m_draw.current_command & 0xffff0000) | ((reg_address + 1) & 0xffff);
			if (m_draw.data_count > 0)
				return;
			break;
		}
		case 0xfd:
		{
			LOGDASM("Interrupt\n");
			// mariojjl
			m_irq.ist |= IRQ_CEND;
			check_irqs();
			break;
		}
		default:
			LOGDASM("<unsupported type = %02x command = %02x count = %04x>\n", op_type, op_command, opcode & 0xffff);
			//machine().debug_break();
			break;
	}

	// if we got up to this point then idle punt
	m_draw.state = DRAW_IDLE;
}

// Quick and dirty snippet to have something drawn,
// this is all done in FIFO and requires a timer (and loads of profiling ...)
void mb86292_device::process_display_list()
{
	if (!m_displaylist.lreq)
		return;

	m_displaylist.cur_address = m_displaylist.lsa;
	const u32 count = m_displaylist.lco == 0 ? 0x1000000 : (m_displaylist.lco << 2);
	const u32 end_address = m_displaylist.lsa + count;

	while (m_displaylist.cur_address < end_address)
	{
		u32 opcode = vram_read_dword(m_displaylist.cur_address);
		process_display_opcode(opcode);
		m_displaylist.cur_address += 4;
	}

	m_displaylist.lreq = false;
}

void mb86292_device::fb_commit()
{
	// TODO: layers should really be self contained class objects instead of structs in order to make this workable
	const u8 blflp = m_bl_layer.blflp & 2 ? screen().frame_number() & 1 : m_bl_layer.blflp & 1;
	for (int y = 0; y <= m_crtc.vdp; y++)
	{
		const u32 fb_addr = m_fb.base + y * (m_fb.xres << 1);
		const u32 c_layer_addr = m_c_layer.cda + (m_c_layer.cw * y);
		const u32 bl_layer_addr = m_bl_layer.blda[blflp] + (m_bl_layer.blw * y);

		for (int x = 0; x <= m_crtc.hdp; x++)
		{
			u16 pixel = vram_read_word(c_layer_addr + (x << 1));
			if ((pixel & 0x7fff) == m_c_layer.transpen)
				pixel = vram_read_word(bl_layer_addr + (x << 1));;
			vram_write_word(fb_addr + (x << 1), pixel);
		}
	}
}

u32 mb86292_device::screen_update(screen_device &screen, bitmap_rgb32 &bitmap, rectangle const &cliprect)
{
	if (!BIT(m_dce, 15) || ((m_dce & 0x0f) == 0))
	{
		bitmap.fill(rgb_t::black(), cliprect);
		return 0;
	}

	for (int y = cliprect.min_y; y <= cliprect.max_y; y++)
	{
		const u32 fb_addr = (m_fb.base + y * (m_fb.xres << 1));

		for (int x = cliprect.min_x; x <= cliprect.max_x; x++)
		{
			u16 pixel = vram_read_word(fb_addr + (x << 1));
			bitmap.pix(y, x) = pal555(pixel, 10, 5, 0);
		}
	}

// quick debug GFX viewer, to be moved as a debug switch
#if DEBUG_VRAM_VIEWER
	static int m_test_x = 128, m_test_y = 256, m_start_offs;
	static int m_test_trigger = 1;

	if(machine().input().code_pressed(KEYCODE_Z))
		m_test_x+=4;

	if(machine().input().code_pressed(KEYCODE_X))
		m_test_x-=4;

	if(machine().input().code_pressed(KEYCODE_A))
		m_test_y++;

	if(machine().input().code_pressed(KEYCODE_S))
		m_test_y--;

	if(machine().input().code_pressed(KEYCODE_Q))
		m_start_offs+=0x10000;

	if(machine().input().code_pressed(KEYCODE_W))
		m_start_offs-=0x10000;

	if(machine().input().code_pressed_once(KEYCODE_E))
		m_start_offs+=0x1000;

	if(machine().input().code_pressed_once(KEYCODE_R))
		m_start_offs-=0x1000;

	if(machine().input().code_pressed_once(KEYCODE_C))
		m_test_trigger ^= 1;

	if (!m_test_trigger)
		return 0;

	popmessage("%d %d %04x", m_test_x, m_test_y, m_start_offs);

	bitmap.fill(0, cliprect);

	int count = m_start_offs;

	for(int y = 0; y < m_test_y; y++)
	{
		for(int x = 0; x < m_test_x; x ++)
		{
			uint16_t color = m_vram->read(count) | (m_vram->read(count + 1) << 8);

			if(cliprect.contains(x, y))
				bitmap.pix(y, x) = pal555(color, 10, 5, 0);

			count +=2;
		}
	}
#endif
	return 0;
}
