#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct 22 14:40:11 2019
# Process ID: 13749
# Current directory: /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.runs/impl_1
# Command line: vivado -log lab1_ob_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source lab1_ob_wrapper.tcl -notrace
# Log file: /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.runs/impl_1/lab1_ob_wrapper.vdi
# Journal file: /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source lab1_ob_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ebrahim/vivado/Lab1/opcional1/com'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ebrahim/vivado/Lab1/opcional1/VGA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_VGA_SYNC_0_0/lab1_ob_VGA_SYNC_0_0.dcp' for cell 'lab1_ob_i/VGA_SYNC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_0/lab1_ob_axi_gpio_0_0.dcp' for cell 'lab1_ob_i/buttons'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_2/lab1_ob_axi_gpio_0_2.dcp' for cell 'lab1_ob_i/color'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_1/lab1_ob_axi_gpio_0_1.dcp' for cell 'lab1_ob_i/leds'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_processing_system7_0_0/lab1_ob_processing_system7_0_0.dcp' for cell 'lab1_ob_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_rst_ps7_0_50M_0/lab1_ob_rst_ps7_0_50M_0.dcp' for cell 'lab1_ob_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_screen_object_0_0/lab1_ob_screen_object_0_0.dcp' for cell 'lab1_ob_i/screen_object_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_ypos_0/lab1_ob_ypos_0.dcp' for cell 'lab1_ob_i/xpos'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_3/lab1_ob_axi_gpio_0_3.dcp' for cell 'lab1_ob_i/ypos'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_xbar_0/lab1_ob_xbar_0.dcp' for cell 'lab1_ob_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_auto_pc_0/lab1_ob_auto_pc_0.dcp' for cell 'lab1_ob_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_processing_system7_0_0/lab1_ob_processing_system7_0_0.xdc] for cell 'lab1_ob_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_processing_system7_0_0/lab1_ob_processing_system7_0_0.xdc] for cell 'lab1_ob_i/processing_system7_0/inst'
Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_0/lab1_ob_axi_gpio_0_0_board.xdc] for cell 'lab1_ob_i/buttons/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_0/lab1_ob_axi_gpio_0_0_board.xdc] for cell 'lab1_ob_i/buttons/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_0/lab1_ob_axi_gpio_0_0.xdc] for cell 'lab1_ob_i/buttons/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_0/lab1_ob_axi_gpio_0_0.xdc] for cell 'lab1_ob_i/buttons/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_1/lab1_ob_axi_gpio_0_1_board.xdc] for cell 'lab1_ob_i/leds/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_1/lab1_ob_axi_gpio_0_1_board.xdc] for cell 'lab1_ob_i/leds/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_1/lab1_ob_axi_gpio_0_1.xdc] for cell 'lab1_ob_i/leds/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_1/lab1_ob_axi_gpio_0_1.xdc] for cell 'lab1_ob_i/leds/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_2/lab1_ob_axi_gpio_0_2_board.xdc] for cell 'lab1_ob_i/color/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_2/lab1_ob_axi_gpio_0_2_board.xdc] for cell 'lab1_ob_i/color/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_2/lab1_ob_axi_gpio_0_2.xdc] for cell 'lab1_ob_i/color/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_2/lab1_ob_axi_gpio_0_2.xdc] for cell 'lab1_ob_i/color/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_3/lab1_ob_axi_gpio_0_3_board.xdc] for cell 'lab1_ob_i/ypos/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_3/lab1_ob_axi_gpio_0_3_board.xdc] for cell 'lab1_ob_i/ypos/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_3/lab1_ob_axi_gpio_0_3.xdc] for cell 'lab1_ob_i/ypos/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_axi_gpio_0_3/lab1_ob_axi_gpio_0_3.xdc] for cell 'lab1_ob_i/ypos/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_ypos_0/lab1_ob_ypos_0_board.xdc] for cell 'lab1_ob_i/xpos/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_ypos_0/lab1_ob_ypos_0_board.xdc] for cell 'lab1_ob_i/xpos/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_ypos_0/lab1_ob_ypos_0.xdc] for cell 'lab1_ob_i/xpos/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_ypos_0/lab1_ob_ypos_0.xdc] for cell 'lab1_ob_i/xpos/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_rst_ps7_0_50M_0/lab1_ob_rst_ps7_0_50M_0_board.xdc] for cell 'lab1_ob_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_rst_ps7_0_50M_0/lab1_ob_rst_ps7_0_50M_0_board.xdc] for cell 'lab1_ob_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_rst_ps7_0_50M_0/lab1_ob_rst_ps7_0_50M_0.xdc] for cell 'lab1_ob_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.srcs/sources_1/bd/lab1_ob/ip/lab1_ob_rst_ps7_0_50M_0/lab1_ob_rst_ps7_0_50M_0.xdc] for cell 'lab1_ob_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/zyboVGA.xdc]
Finished Parsing XDC File [/home/ebrahim/vivado/Lab1/opcional1/zyboVGA.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1458.727 ; gain = 340.059 ; free physical = 8321 ; free virtual = 31289
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1541.746 ; gain = 83.020 ; free physical = 8316 ; free virtual = 31283
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17f389eb8

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1979.238 ; gain = 0.000 ; free physical = 7934 ; free virtual = 30916
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e0347481

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1979.238 ; gain = 0.000 ; free physical = 7934 ; free virtual = 30916
INFO: [Opt 31-389] Phase Constant propagation created 7 cells and removed 174 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d19127c2

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1979.238 ; gain = 0.000 ; free physical = 7933 ; free virtual = 30915
INFO: [Opt 31-389] Phase Sweep created 17 cells and removed 226 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d19127c2

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1979.238 ; gain = 0.000 ; free physical = 7933 ; free virtual = 30915
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d19127c2

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1979.238 ; gain = 0.000 ; free physical = 7933 ; free virtual = 30915
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1979.238 ; gain = 0.000 ; free physical = 7933 ; free virtual = 30915
Ending Logic Optimization Task | Checksum: 1d19127c2

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1979.238 ; gain = 0.000 ; free physical = 7933 ; free virtual = 30915

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d5905de8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1979.238 ; gain = 0.000 ; free physical = 7933 ; free virtual = 30915
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1979.238 ; gain = 520.512 ; free physical = 7933 ; free virtual = 30915
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2003.250 ; gain = 0.000 ; free physical = 7928 ; free virtual = 30913
INFO: [Common 17-1381] The checkpoint '/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.runs/impl_1/lab1_ob_wrapper_opt.dcp' has been generated.
Command: report_drc -file lab1_ob_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.runs/impl_1/lab1_ob_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2043.270 ; gain = 0.000 ; free physical = 7910 ; free virtual = 30894
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1137bbe0c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2043.270 ; gain = 0.000 ; free physical = 7910 ; free virtual = 30894
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2043.270 ; gain = 0.000 ; free physical = 7910 ; free virtual = 30894

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12a8c16a4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2043.270 ; gain = 0.000 ; free physical = 7910 ; free virtual = 30898

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c0d43028

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.297 ; gain = 7.027 ; free physical = 7905 ; free virtual = 30893

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c0d43028

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.297 ; gain = 7.027 ; free physical = 7905 ; free virtual = 30893
Phase 1 Placer Initialization | Checksum: 1c0d43028

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2050.297 ; gain = 7.027 ; free physical = 7905 ; free virtual = 30893

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 25ce0abad

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7896 ; free virtual = 30885

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25ce0abad

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7896 ; free virtual = 30885

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27c5c3946

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7896 ; free virtual = 30885

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25ef7d237

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7896 ; free virtual = 30885

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 29fedfa74

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7895 ; free virtual = 30884

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2857e7502

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7895 ; free virtual = 30884

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 164b96a8e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7893 ; free virtual = 30883

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ed1033e3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7893 ; free virtual = 30883

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ed1033e3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7893 ; free virtual = 30883
Phase 3 Detail Placement | Checksum: 1ed1033e3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7893 ; free virtual = 30883

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14c311800

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14c311800

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7892 ; free virtual = 30882
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.498. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f9165a7d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7892 ; free virtual = 30882
Phase 4.1 Post Commit Optimization | Checksum: 1f9165a7d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7892 ; free virtual = 30882

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f9165a7d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7892 ; free virtual = 30882

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f9165a7d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7892 ; free virtual = 30882

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 22e1aa968

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7893 ; free virtual = 30883
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22e1aa968

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7893 ; free virtual = 30883
Ending Placer Task | Checksum: 17aecfcfc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.324 ; gain = 63.055 ; free physical = 7896 ; free virtual = 30886
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2106.324 ; gain = 0.000 ; free physical = 7891 ; free virtual = 30884
INFO: [Common 17-1381] The checkpoint '/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.runs/impl_1/lab1_ob_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2106.324 ; gain = 0.000 ; free physical = 7885 ; free virtual = 30877
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2106.324 ; gain = 0.000 ; free physical = 7894 ; free virtual = 30885
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2106.324 ; gain = 0.000 ; free physical = 7894 ; free virtual = 30885
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d71511a8 ConstDB: 0 ShapeSum: a3d7eb54 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12f7b70ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7819 ; free virtual = 30810

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12f7b70ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7818 ; free virtual = 30810

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12f7b70ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7788 ; free virtual = 30780

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12f7b70ef

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7788 ; free virtual = 30780
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10b7c834b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7782 ; free virtual = 30774
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.544  | TNS=0.000  | WHS=-0.531 | THS=-21.606|

Phase 2 Router Initialization | Checksum: 17107a5a5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7783 ; free virtual = 30775

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13524a9f3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7784 ; free virtual = 30776

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.072  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19a9ecbeb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7784 ; free virtual = 30777

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.333  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f70262c3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7785 ; free virtual = 30777
Phase 4 Rip-up And Reroute | Checksum: 1f70262c3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7785 ; free virtual = 30777

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f70262c3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7785 ; free virtual = 30777

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f70262c3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7785 ; free virtual = 30777
Phase 5 Delay and Skew Optimization | Checksum: 1f70262c3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7785 ; free virtual = 30777

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ef281164

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7785 ; free virtual = 30777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.333  | TNS=0.000  | WHS=0.037  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bf9a6055

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7785 ; free virtual = 30777
Phase 6 Post Hold Fix | Checksum: 1bf9a6055

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7785 ; free virtual = 30777

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.531391 %
  Global Horizontal Routing Utilization  = 0.690487 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a5400969

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7785 ; free virtual = 30777

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a5400969

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7784 ; free virtual = 30776

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c1311722

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7784 ; free virtual = 30776

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.333  | TNS=0.000  | WHS=0.037  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c1311722

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7784 ; free virtual = 30776
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7814 ; free virtual = 30806

Routing Is Done.
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2115.297 ; gain = 8.973 ; free physical = 7814 ; free virtual = 30806
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2139.086 ; gain = 0.000 ; free physical = 7808 ; free virtual = 30805
INFO: [Common 17-1381] The checkpoint '/home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.runs/impl_1/lab1_ob_wrapper_routed.dcp' has been generated.
Command: report_drc -file lab1_ob_wrapper_drc_routed.rpt -pb lab1_ob_wrapper_drc_routed.pb -rpx lab1_ob_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.runs/impl_1/lab1_ob_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file lab1_ob_wrapper_methodology_drc_routed.rpt -rpx lab1_ob_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ebrahim/vivado/Lab1/opcional1/Lab_ob/Lab_ob.runs/impl_1/lab1_ob_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file lab1_ob_wrapper_power_routed.rpt -pb lab1_ob_wrapper_power_summary_routed.pb -rpx lab1_ob_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Oct 22 14:40:51 2019...
