// Seed: 3276861718
module module_0 (
    input tri0 id_0
);
  assign id_2 = id_2;
  id_3(
      id_0, id_0, -1'h0, 1, -1
  );
  assign id_2 = -1;
  assign module_1.type_18 = 0;
  assign id_2 = 1 == id_0;
  assign id_2 = 1;
  wire id_4;
  wire id_5 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output wire id_2,
    output uwire id_3,
    output supply1 id_4,
    input wand id_5,
    input uwire id_6,
    id_15,
    output uwire id_7,
    output tri id_8,
    input supply1 id_9,
    input tri id_10,
    output tri id_11,
    output uwire id_12,
    output supply1 id_13
);
  supply1 id_16;
  assign id_2 = id_16;
  and primCall (id_0, id_17, id_15, id_5, id_10, id_9, id_16, id_1);
  wire id_17;
  module_0 modCall_1 (id_6);
endmodule
