Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue May  3 14:55:53 2022
| Host         : Jokend running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_control_sets -verbose -file main_funk_control_sets_placed.rpt
| Design       : main_funk
| Device       : xc7k70t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              84 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              41 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------+-----------------------------+------------------+----------------+--------------+
|   Clock Signal   |          Enable Signal         |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------------+-----------------------------+------------------+----------------+--------------+
|  clk_i_IBUF_BUFG | cube/mul_1/step_2_starts_reg_0 | cube/mul_1/cube_start_reg   |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG | cube/mul_1/step_2_reg_0        | cube/mul_1/cube_start_reg_0 |                1 |              2 |         2.00 |
|  clk_i_IBUF_BUFG | cube/mul_1/step_2_reg_0        |                             |                2 |              5 |         2.50 |
|  clk_i_IBUF_BUFG | cube/mul_1/step_2_starts_reg_0 |                             |                4 |              7 |         1.75 |
|  clk_i_IBUF_BUFG | cube/E[0]                      |                             |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | cube/answer[7]_i_1_n_0         |                             |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | sqrt_x[7]_i_1_n_0              |                             |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | cube/mul_1/y_bo[7]_i_1_n_0     |                             |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | cube/mul_1/E[0]                |                             |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | cube/mul_1/state_reg_0[0]      |                             |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | cube/mul_1/step_2_reg[0]       |                             |                3 |              8 |         2.67 |
|  clk_i_IBUF_BUFG | cube/mul_1/step_2_reg_1[0]     | cube/mul_1/SS[0]            |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | answer[8]_i_1_n_0              | rst_i_IBUF                  |                3 |              9 |         3.00 |
|  clk_i_IBUF_BUFG | sqrt_m[4]_i_2_n_0              | sqrt_m[4]_i_1_n_0           |                3 |             10 |         3.33 |
|  clk_i_IBUF_BUFG | cube/mul_1/mul_busy            | cube/mul_1/b                |                3 |             11 |         3.67 |
|  clk_i_IBUF_BUFG |                                |                             |               10 |             15 |         1.50 |
|  clk_i_IBUF_BUFG | cube/mul_1/b                   |                             |                4 |             16 |         4.00 |
+------------------+--------------------------------+-----------------------------+------------------+----------------+--------------+


