#ifdef ZZ_INCLUDE_CODE
ZZ_40FAC:
	V0 = T0 >> 13;
	V0 &= 0x7F8;
	T8 = T0 << 5;
	if ((int32_t)T8 >= 0)
	{
		V0 += V1;
		ZZ_CLOCKCYCLES(5,0x80040FCC);
		goto ZZ_40FAC_20;
	}
	V0 += V1;
	T9 = EMU_ReadU32(V0 + 320); //+ 0x140
	T8 = EMU_ReadU32(V0 + 324); //+ 0x144
	ZZ_CLOCKCYCLES(8,0x80041234);
	goto ZZ_40FAC_288;
ZZ_40FAC_20:
	if (GP)
	{
		T9 = S4 & 0x2;
		ZZ_CLOCKCYCLES(2,0x80040FF4);
		goto ZZ_40FAC_48;
	}
	T9 = S4 & 0x2;
	S4 = EMU_CheckedAdd(S4,3);
	S5 = EMU_CheckedAdd(S5,3);
	EMU_ReadRight(S4 + -3,&A0); //+ 0xFFFFFFFD
	if (!T9)
	{
		EMU_ReadRight(S5 + -3,&A1); //+ 0xFFFFFFFD
		ZZ_CLOCKCYCLES(7,0x800411BC);
		goto ZZ_40FAC_210;
	}
	EMU_ReadRight(S5 + -3,&A1); //+ 0xFFFFFFFD
	EMU_ReadLeft(S4,&A0);
	EMU_ReadLeft(S5,&A1);
	ZZ_CLOCKCYCLES(10,0x800411BC);
	goto ZZ_40FAC_210;
ZZ_40FAC_48:
	AT = EMU_ReadU32(GP);
	GP = EMU_CheckedAdd(GP,4);
	T8 = AT >> 6;
	T8 &= 0x7;
	T9 = T8 ^ 0x1F;
	T8 += 1;
	A3 = T8 - 8;
	T4 += T8;
	A0 = (int32_t)T3 >> T9;
	if ((int32_t)T4 <= 0)
	{
		A1 = (int32_t)SP >> T9;
		ZZ_CLOCKCYCLES(11,0x8004105C);
		goto ZZ_40FAC_B0;
	}
	A1 = (int32_t)SP >> T9;
	A0 = T3;
	A1 = SP;
	T3 = EMU_ReadU32(S4);
	SP = EMU_ReadU32(S5);
	S4 = EMU_CheckedAdd(S4,4);
	S5 = EMU_CheckedAdd(S5,4);
	T8 = T8 - T4;
	A2 = T3 >> T8;
	T8 = SP >> T8;
	A0 |= A2;
	A1 |= T8;
	A0 = (int32_t)A0 >> T9;
	A1 = (int32_t)A1 >> T9;
	T8 = T4;
	T4 = EMU_CheckedAdd(T4,-32);
	ZZ_CLOCKCYCLES(26,0x8004105C);
ZZ_40FAC_B0:
	T3 <<= T8;
	if (!A3)
	{
		SP <<= T8;
		ZZ_CLOCKCYCLES(3,0x80041088);
		goto ZZ_40FAC_DC;
	}
	SP <<= T8;
	T9 = (int32_t)AT >> 25;
	T9 <<= 1;
	T8 = EMU_ReadS8(V1 + 272); //+ 0x110
	A0 += T9;
	A0 += T8;
	T8 = EMU_ReadS8(V1 + 276); //+ 0x114
	A1 += T9;
	A1 += T8;
	ZZ_CLOCKCYCLES(11,0x80041088);
ZZ_40FAC_DC:
	EMU_Write8(V1 + 272,A0); //+ 0x110
	EMU_Write8(V1 + 276,A1); //+ 0x114
	T8 = AT >> 3;
	T8 &= 0x7;
	T9 = T8 ^ 0x1F;
	T8 += 1;
	A3 = T8 - 8;
	T4 += T8;
	A0 = (int32_t)T3 >> T9;
	if ((int32_t)T4 <= 0)
	{
		A1 = (int32_t)SP >> T9;
		ZZ_CLOCKCYCLES(11,0x800410F0);
		goto ZZ_40FAC_144;
	}
	A1 = (int32_t)SP >> T9;
	A0 = T3;
	A1 = SP;
	T3 = EMU_ReadU32(S4);
	SP = EMU_ReadU32(S5);
	S4 = EMU_CheckedAdd(S4,4);
	S5 = EMU_CheckedAdd(S5,4);
	T8 = T8 - T4;
	A2 = T3 >> T8;
	T8 = SP >> T8;
	A0 |= A2;
	A1 |= T8;
	A0 = (int32_t)A0 >> T9;
	A1 = (int32_t)A1 >> T9;
	T8 = T4;
	T4 = EMU_CheckedAdd(T4,-32);
	ZZ_CLOCKCYCLES(26,0x800410F0);
ZZ_40FAC_144:
	T3 <<= T8;
	if (!A3)
	{
		SP <<= T8;
		ZZ_CLOCKCYCLES(3,0x8004111C);
		goto ZZ_40FAC_170;
	}
	SP <<= T8;
	T9 = AT << 7;
	T9 = (int32_t)T9 >> 24;
	T8 = EMU_ReadS8(V1 + 274); //+ 0x112
	A0 += T9;
	A0 += T8;
	T8 = EMU_ReadS8(V1 + 278); //+ 0x116
	A1 += T9;
	A1 += T8;
	ZZ_CLOCKCYCLES(11,0x8004111C);
ZZ_40FAC_170:
	EMU_Write8(V1 + 274,A0); //+ 0x112
	EMU_Write8(V1 + 278,A1); //+ 0x116
	T8 = AT & 0x7;
	T9 = T8 ^ 0x1F;
	T8 += 1;
	A3 = T8 - 8;
	T4 += T8;
	A0 = (int32_t)T3 >> T9;
	if ((int32_t)T4 <= 0)
	{
		A1 = (int32_t)SP >> T9;
		ZZ_CLOCKCYCLES(10,0x80041180);
		goto ZZ_40FAC_1D4;
	}
	A1 = (int32_t)SP >> T9;
	A0 = T3;
	A1 = SP;
	T3 = EMU_ReadU32(S4);
	SP = EMU_ReadU32(S5);
	S4 = EMU_CheckedAdd(S4,4);
	S5 = EMU_CheckedAdd(S5,4);
	T8 = T8 - T4;
	A2 = T3 >> T8;
	T8 = SP >> T8;
	A0 |= A2;
	A1 |= T8;
	A0 = (int32_t)A0 >> T9;
	A1 = (int32_t)A1 >> T9;
	T8 = T4;
	T4 = EMU_CheckedAdd(T4,-32);
	ZZ_CLOCKCYCLES(25,0x80041180);
ZZ_40FAC_1D4:
	T3 <<= T8;
	if (!A3)
	{
		SP <<= T8;
		ZZ_CLOCKCYCLES(3,0x800411AC);
		goto ZZ_40FAC_200;
	}
	SP <<= T8;
	T9 = AT << 15;
	T9 = (int32_t)T9 >> 24;
	T8 = EMU_ReadS8(V1 + 273); //+ 0x111
	A0 += T9;
	A0 += T8;
	T8 = EMU_ReadS8(V1 + 277); //+ 0x115
	A1 += T9;
	A1 += T8;
	ZZ_CLOCKCYCLES(11,0x800411AC);
ZZ_40FAC_200:
	EMU_Write8(V1 + 273,A0); //+ 0x111
	EMU_Write8(V1 + 277,A1); //+ 0x115
	A0 = EMU_ReadU32(V1 + 272); //+ 0x110
	A1 = EMU_ReadU32(V1 + 276); //+ 0x114
	ZZ_CLOCKCYCLES(4,0x800411BC);
ZZ_40FAC_210:
	AT = EMU_ReadU32(V1 + 280); //+ 0x118
	T9 = A0 & T1;
	T8 = A1 & T1;
	T9 += T8;
	T9 <<= 1;
	T9 += AT;
	AT = EMU_ReadU32(V1 + 284); //+ 0x11C
	T9 &= T2;
	A0 &= 0xFF00;
	A1 &= 0xFF00;
	T8 = A0 + A1;
	T8 >>= 7;
	T8 += AT;
	GTE_SetRegister(GTE_DREG_VXY0,T9);
	GTE_SetRegister(GTE_DREG_VZ0,T8);
	GTE_SetRegister(GTE_DREG_VXY1,T9);
	GTE_SetRegister(GTE_DREG_VZ1,T8);
	GTE_SetRegister(GTE_DREG_VXY2,T9);
	GTE_SetRegister(GTE_DREG_VZ2,T8);
	GTE_Multiply_V1_Light();
	T9 = GTE_GetRegister(GTE_DREG_IR2);
	GTE_Multiply_V0_Light();
	T8 = GTE_GetRegister(GTE_DREG_IR1);
	T9 <<= 16;
	T8 &= 0xFFFF;
	T9 |= T8;
	GTE_Multiply_V2_Light();
	T8 = GTE_GetRegister(GTE_DREG_IR3);
	EMU_Write32(V0 + 320,T9); //+ 0x140
	EMU_Write32(V0 + 324,T8); //+ 0x144
	ZZ_CLOCKCYCLES(30,0x80041234);
ZZ_40FAC_288:
	A0 = T0 >> 7;
	A1 = T0 << 4;
	if ((int32_t)A1 < 0)
	{
		A0 &= 0x1FC;
		ZZ_CLOCKCYCLES(4,0x80041250);
		goto ZZ_40FAC_2A4;
	}
	A0 &= 0x1FC;
	A0 += S6;
	ZZ_JUMPREGISTER_BEGIN(RA);
	A0 = EMU_ReadU32(A0);
	ZZ_CLOCKCYCLES_JR(7);
	ZZ_JUMPREGISTER(0x80041314,ZZ_40FAC_368);
	ZZ_JUMPREGISTER(0x80041340,ZZ_40FAC_394);
	ZZ_JUMPREGISTER(0x80041374,ZZ_40FAC_3C8);
	ZZ_JUMPREGISTER_END();
ZZ_40FAC_2A4:
	A0 += V1;
	ZZ_JUMPREGISTER_BEGIN(RA);
	A0 = EMU_ReadU32(A0 + 320); //+ 0x140
	ZZ_CLOCKCYCLES_JR(3);
	ZZ_JUMPREGISTER(0x80041314,ZZ_40FAC_368);
	ZZ_JUMPREGISTER(0x80041340,ZZ_40FAC_394);
	ZZ_JUMPREGISTER(0x80041374,ZZ_40FAC_3C8);
	ZZ_JUMPREGISTER_END();
ZZ_40FAC_2B0:
	A0 = EMU_ReadU32(GP + 108); //+ 0x6C
	EMU_Write32(V1 + 104,RA); //+ 0x68
	if (!A0)
	{
		ZZ_CLOCKCYCLES(4,0x8003F224);
		goto ZZ_3EFAC_278;
	}
	RA = 0x80041274; //ZZ_40FAC_2C8
	T9 = EMU_ReadU32(SP + 72); //+ 0x48
	ZZ_CLOCKCYCLES(6,0x80043A34);
	goto ZZ_43A34;
ZZ_40FAC_2C8:
	RA = 0x8004127C; //ZZ_40FAC_2D0
	T8 = EMU_ReadU32(SP + 32); //+ 0x20
	ZZ_CLOCKCYCLES(2,0x8004398C);
	goto ZZ_4398C;
ZZ_40FAC_2D0:
	RA = 0x80041284; //ZZ_40FAC_2D8
	A0 = EMU_ReadU32(GP + 100); //+ 0x64
	ZZ_CLOCKCYCLES(2,0x80043A8C);
	goto ZZ_43A8C;
ZZ_40FAC_2D8:
	if ((int32_t)T9 < 0)
	{
		EMU_Write32(V1 + 296,A0); //+ 0x128
		ZZ_CLOCKCYCLES(2,0x8003F6B4);
		goto ZZ_3EFAC_708;
	}
	EMU_Write32(V1 + 296,A0); //+ 0x128
	RA = 0x80041294; //ZZ_40FAC_2E8
	T9 = EMU_ReadU32(GP + 168); //+ 0xA8
	ZZ_CLOCKCYCLES(4,0x80043A24);
	goto ZZ_43A24;
ZZ_40FAC_2E8:
	ZZ_JUMPREGISTER_BEGIN(T8);
	RA = 0x8004129C; //ZZ_40FAC_2F0
	S3 = EMU_ReadU32(SP + 36); //+ 0x24
	ZZ_CLOCKCYCLES_JR(2);
	// UNIMPLEMENTED JUMP-TO-REGISTER-AND-LINK (T8,80041294)
	ZZ_JUMPREGISTER_END();
ZZ_40FAC_2F0:
	if (T8)
	{
		ZZ_CLOCKCYCLES(2,0x8003E784);
		goto ZZ_3DFAC_7D8;
	}
	T8 = EMU_ReadU32(SP + 20); //+ 0x14
	T0 = EMU_ReadU32(T8);
	T1 = EMU_ReadU32(T8 + 4); //+ 0x4
	T2 = EMU_ReadU32(T8 + 8); //+ 0x8
	T3 = EMU_ReadU32(T8 + 12); //+ 0xC
	T4 = EMU_ReadU32(T8 + 16); //+ 0x10
	GTE_SetRegister(GTE_CREG_L11_L12,T0);
	GTE_SetRegister(GTE_CREG_L13_L21,T1);
	GTE_SetRegister(GTE_CREG_L22_L23,T2);
	GTE_SetRegister(GTE_CREG_L31_L32,T3);
	GTE_SetRegister(GTE_CREG_L33_NONE,T4);
	T0 = EMU_ReadU32(V1 + 32); //+ 0x20
	T1 = EMU_ReadU32(V1 + 36); //+ 0x24
	T2 = EMU_ReadU32(V1 + 40); //+ 0x28
	T3 = EMU_ReadU32(V1 + 44); //+ 0x2C
	RA = 0x800412EC; //ZZ_40FAC_340
	T4 = EMU_ReadU32(V1 + 48); //+ 0x30
	ZZ_CLOCKCYCLES(20,0x8004330C);
	goto ZZ_4330C;
ZZ_40FAC_340:
	RA = 0x800412F4; //ZZ_40FAC_348
	A0 = EMU_CheckedAdd(V1,32);
	ZZ_CLOCKCYCLES(2,0x800433A8);
	goto ZZ_433A8;
ZZ_40FAC_348:
	RA = 0x800412FC; //ZZ_40FAC_350
	ZZ_CLOCKCYCLES(2,0x800439FC);
	goto ZZ_439FC;
ZZ_40FAC_350:
	RA = 0x80041304; //ZZ_40FAC_358
	ZZ_CLOCKCYCLES(2,0x800438F0);
	goto ZZ_438F0;
ZZ_40FAC_358:
	if (!T9)
	{
		ZZ_CLOCKCYCLES(2,0x8003E784);
		goto ZZ_3DFAC_7D8;
	}
	RA = 0x80041314; //ZZ_40FAC_368
	ZZ_CLOCKCYCLES(4,0x80040FAC);
	goto ZZ_40FAC;
ZZ_40FAC_368:
	GTE_SetRegister(GTE_DREG_VXY0,T9);
	GTE_SetRegister(GTE_DREG_VZ0,T8);
	EMU_Write32(V1 + 128,T9); //+ 0x80
	EMU_Write32(V1 + 132,T8); //+ 0x84
	T8 = EMU_ReadU32(V1 + 296); //+ 0x128
	T9 = (int32_t)T9 >> 16;
	T9 = T8 - T9;
	EMU_Write32(V1 + 116,T9); //+ 0x74
	T0 = EMU_ReadU32(S2);
	RA = 0x80041340; //ZZ_40FAC_394
	T5 = A0;
	ZZ_CLOCKCYCLES(11,0x80040FAC);
	goto ZZ_40FAC;
ZZ_40FAC_394:
	GTE_SetRegister(GTE_DREG_VXY1,T9);
	GTE_SetRegister(GTE_DREG_VZ1,T8);
	EMU_Write32(V1 + 144,T9); //+ 0x90
	EMU_Write32(V1 + 148,T8); //+ 0x94
	T8 = EMU_ReadU32(V1 + 296); //+ 0x128
	T9 = (int32_t)T9 >> 16;
	T9 = T8 - T9;
	EMU_Write32(V1 + 120,T9); //+ 0x78
	T0 = EMU_ReadU32(S2 + 4); //+ 0x4
	S2 = EMU_CheckedAdd(S2,8);
	T6 = A0;
	ZZ_CLOCKCYCLES(11,0x8004136C);
ZZ_40FAC_3C0:
	RA = 0x80041374; //ZZ_40FAC_3C8
	ZZ_CLOCKCYCLES(2,0x80040FAC);
	goto ZZ_40FAC;
ZZ_40FAC_3C8:
	GTE_SetRegister(GTE_DREG_VXY2,T9);
	GTE_SetRegister(GTE_DREG_VZ2,T8);
	EMU_Write32(V1 + 160,T9); //+ 0xA0
	EMU_Write32(V1 + 164,T8); //+ 0xA4
	T8 = EMU_ReadU32(V1 + 296); //+ 0x128
	T9 = (int32_t)T9 >> 16;
	T9 = T8 - T9;
	EMU_Write32(V1 + 124,T9); //+ 0x7C
	T7 = A0;
	A0 = T0 << 23;
	if (!A0)
	{
		A2 = T0 & 0xFF;
		ZZ_CLOCKCYCLES(12,0x800413F4);
		goto ZZ_40FAC_448;
	}
	A2 = T0 & 0xFF;
	if ((int32_t)A0 > 0)
	{
		A0 = A2 << 2;
		ZZ_CLOCKCYCLES(14,0x800413E8);
		goto ZZ_40FAC_43C;
	}
	ZZ_CLOCKCYCLES(13,0x800413A8);
ZZ_40FAC_3FC:
	A0 = A2 << 2;
	A0 += S0;
	A2 = EMU_ReadU32(A0);
	A0 = EMU_ReadU32(V1 + 28); //+ 0x1C
	A1 = A2 >> 26;
	A1 &= 0x1F;
	A0 >>= A1;
	A1 = A2 >> 19;
	A0 += A1;
	A1 = A2 >> 12;
	A1 &= 0x7F;
	A0 &= A1;
	A1 = A2 << 20;
	A2 += A0;
	if ((int32_t)A1 < 0)
	{
		A2 &= 0x7FF;
		ZZ_CLOCKCYCLES(16,0x800413A8);
		goto ZZ_40FAC_3FC;
	}
	A2 &= 0x7FF;
	ZZ_CLOCKCYCLES(16,0x800413E8);
ZZ_40FAC_43C:
	A0 = A2 << 1;
	A2 += A0;
	A2 <<= 2;
	ZZ_CLOCKCYCLES(3,0x800413F4);
ZZ_40FAC_448:
	RA = 0x800413FC; //ZZ_40FAC_450
	ZZ_CLOCKCYCLES(2,0x800414B0);
	goto ZZ_414B0;
ZZ_40FAC_450:
	T0 = EMU_ReadU32(S2);
	S2 = EMU_CheckedAdd(S2,4);
	if ((int32_t)T0 < 0)
	{
		T9 = EMU_CheckedAdd(T0,1);
		ZZ_CLOCKCYCLES(4,0x80041304);
		goto ZZ_40FAC_358;
	}
	T9 = EMU_CheckedAdd(T0,1);
	T9 = T0 >> 16;
	if (T9)
	{
		A0 = T0 << 1;
		ZZ_CLOCKCYCLES(7,0x80041464);
		goto ZZ_40FAC_4B8;
	}
	A0 = T0 << 1;
	T9 = T0 << 31;
	T8 = T0 >> 7;
	if ((int32_t)T9 < 0)
	{
		T8 &= 0x1FC;
		ZZ_CLOCKCYCLES(11,0x80041434);
		goto ZZ_40FAC_488;
	}
	T8 &= 0x1FC;
	T8 += S6;
	T6 = EMU_ReadU32(T8);
	ZZ_CLOCKCYCLES(14,0x8004143C);
	goto ZZ_40FAC_490;
ZZ_40FAC_488:
	T8 += V1;
	T6 = EMU_ReadU32(T8 + 320); //+ 0x140
	ZZ_CLOCKCYCLES(2,0x8004143C);
ZZ_40FAC_490:
	T9 = T0 << 30;
	if ((int32_t)T9 < 0)
	{
		T8 = T0 & 0x1FC;
		ZZ_CLOCKCYCLES(3,0x80041454);
		goto ZZ_40FAC_4A8;
	}
	T8 = T0 & 0x1FC;
	T8 += S6;
	T7 = EMU_ReadU32(T8);
	ZZ_CLOCKCYCLES(6,0x8004145C);
	goto ZZ_40FAC_4B0;
ZZ_40FAC_4A8:
	T8 += V1;
	T7 = EMU_ReadU32(T8 + 320); //+ 0x140
	ZZ_CLOCKCYCLES(2,0x8004145C);
ZZ_40FAC_4B0:
	T5 = T6;
	ZZ_CLOCKCYCLES(2,0x800413FC);
	goto ZZ_40FAC_450;
ZZ_40FAC_4B8:
	if ((int32_t)A0 >= 0)
	{
		ZZ_CLOCKCYCLES(2,0x80041474);
		goto ZZ_40FAC_4C8;
	}
	T6 = T5;
	ZZ_CLOCKCYCLES(4,0x8004148C);
	goto ZZ_40FAC_4E0;
ZZ_40FAC_4C8:
	A0 = EMU_ReadU32(V1 + 144); //+ 0x90
	A1 = EMU_ReadU32(V1 + 148); //+ 0x94
	EMU_Write32(V1 + 128,A0); //+ 0x80
	A0 = EMU_ReadU32(V1 + 120); //+ 0x78
	EMU_Write32(V1 + 132,A1); //+ 0x84
	EMU_Write32(V1 + 116,A0); //+ 0x74
	ZZ_CLOCKCYCLES(6,0x8004148C);
ZZ_40FAC_4E0:
	A0 = EMU_ReadU32(V1 + 160); //+ 0xA0
	A1 = EMU_ReadU32(V1 + 164); //+ 0xA4
	EMU_Write32(V1 + 144,A0); //+ 0x90
	A0 = EMU_ReadU32(V1 + 124); //+ 0x7C
	EMU_Write32(V1 + 148,A1); //+ 0x94
	EMU_Write32(V1 + 120,A0); //+ 0x78
	T5 = T6;
	T6 = T7;
	ZZ_CLOCKCYCLES(9,0x8004136C);
	goto ZZ_40FAC_3C0;
#endif
ZZ_MARK_TARGET(0x80040FAC,0x80040FCC,ZZ_40FAC);
ZZ_MARK_TARGET(0x80040FCC,0x80040FF4,ZZ_40FAC_20);
ZZ_MARK_TARGET(0x80040FF4,0x8004105C,ZZ_40FAC_48);
ZZ_MARK_TARGET(0x8004105C,0x80041088,ZZ_40FAC_B0);
ZZ_MARK_TARGET(0x80041088,0x800410F0,ZZ_40FAC_DC);
ZZ_MARK_TARGET(0x800410F0,0x8004111C,ZZ_40FAC_144);
ZZ_MARK_TARGET(0x8004111C,0x80041180,ZZ_40FAC_170);
ZZ_MARK_TARGET(0x80041180,0x800411AC,ZZ_40FAC_1D4);
ZZ_MARK_TARGET(0x800411AC,0x800411BC,ZZ_40FAC_200);
ZZ_MARK_TARGET(0x800411BC,0x80041234,ZZ_40FAC_210);
ZZ_MARK_TARGET(0x80041234,0x80041250,ZZ_40FAC_288);
ZZ_MARK_TARGET(0x80041250,0x8004125C,ZZ_40FAC_2A4);
ZZ_MARK_TARGET(0x8004125C,0x80041274,ZZ_40FAC_2B0);
ZZ_MARK_TARGET(0x80041274,0x8004127C,ZZ_40FAC_2C8);
ZZ_MARK_TARGET(0x8004127C,0x80041284,ZZ_40FAC_2D0);
ZZ_MARK_TARGET(0x80041284,0x80041294,ZZ_40FAC_2D8);
ZZ_MARK_TARGET(0x80041294,0x8004129C,ZZ_40FAC_2E8);
ZZ_MARK_TARGET(0x8004129C,0x800412EC,ZZ_40FAC_2F0);
ZZ_MARK_TARGET(0x800412EC,0x800412F4,ZZ_40FAC_340);
ZZ_MARK_TARGET(0x800412F4,0x800412FC,ZZ_40FAC_348);
ZZ_MARK_TARGET(0x800412FC,0x80041304,ZZ_40FAC_350);
ZZ_MARK_TARGET(0x80041304,0x80041314,ZZ_40FAC_358);
ZZ_MARK_TARGET(0x80041314,0x80041340,ZZ_40FAC_368);
ZZ_MARK_TARGET(0x80041340,0x8004136C,ZZ_40FAC_394);
ZZ_MARK_TARGET(0x8004136C,0x80041374,ZZ_40FAC_3C0);
ZZ_MARK_TARGET(0x80041374,0x800413A8,ZZ_40FAC_3C8);
ZZ_MARK_TARGET(0x800413A8,0x800413E8,ZZ_40FAC_3FC);
ZZ_MARK_TARGET(0x800413E8,0x800413F4,ZZ_40FAC_43C);
ZZ_MARK_TARGET(0x800413F4,0x800413FC,ZZ_40FAC_448);
ZZ_MARK_TARGET(0x800413FC,0x80041434,ZZ_40FAC_450);
ZZ_MARK_TARGET(0x80041434,0x8004143C,ZZ_40FAC_488);
ZZ_MARK_TARGET(0x8004143C,0x80041454,ZZ_40FAC_490);
ZZ_MARK_TARGET(0x80041454,0x8004145C,ZZ_40FAC_4A8);
ZZ_MARK_TARGET(0x8004145C,0x80041464,ZZ_40FAC_4B0);
ZZ_MARK_TARGET(0x80041464,0x80041474,ZZ_40FAC_4B8);
ZZ_MARK_TARGET(0x80041474,0x8004148C,ZZ_40FAC_4C8);
ZZ_MARK_TARGET(0x8004148C,0x800414B0,ZZ_40FAC_4E0);
