$date
	Mon Mar 10 17:16:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALUctr_tb $end
$var wire 5 ! ALUop [4:0] $end
$var reg 3 " funct3 [2:0] $end
$var reg 7 # funct7 [6:0] $end
$var reg 7 $ opcode [6:0] $end
$scope module alu_ctrl $end
$var wire 3 % funct3 [2:0] $end
$var wire 7 & funct7 [6:0] $end
$var wire 7 ' opcode [6:0] $end
$var reg 5 ( ALUop [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b110011 '
b0 &
b0 %
b110011 $
b0 #
b0 "
b0 !
$end
#10000
b1 !
b1 (
b100000 #
b100000 &
#20000
b10 !
b10 (
b0 #
b0 &
b1 "
b1 %
#30000
b11 !
b11 (
b10 "
b10 %
#40000
b101 !
b101 (
b100 "
b100 %
#50000
b1000 !
b1000 (
b110 "
b110 %
#60000
b1001 !
b1001 (
b111 "
b111 %
#70000
b0 !
b0 (
b0 "
b0 %
b10011 $
b10011 '
#80000
b1000 !
b1000 (
b110 "
b110 %
#90000
b1001 !
b1001 (
b111 "
b111 %
#100000
b1010 !
b1010 (
b0 "
b0 %
b1100011 $
b1100011 '
#110000
b1011 !
b1011 (
b1 "
b1 %
#120000
b1100 !
b1100 (
b100 "
b100 %
#130000
b1101 !
b1101 (
b101 "
b101 %
#140000
b1110 !
b1110 (
b110 "
b110 %
#150000
b1111 !
b1111 (
b111 "
b111 %
#160000
