<stg><name>ModExp_montMult</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="3">
<condition id="16">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="8">
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="4">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="4" to="5">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="5" to="6">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="6" to="7">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="7" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="8" to="9">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecResourceLimit(i32 256, [4 x i8]* @p_str2, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:1  %M_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %M_V)

]]></node>
<StgValue><ssdm name="M_V_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:2  %Y_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %Y_V)

]]></node>
<StgValue><ssdm name="Y_V_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
:3  %X_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %X_V)

]]></node>
<StgValue><ssdm name="X_V_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1025" op_0_bw="1024">
<![CDATA[
:4  %tmp_1 = zext i1024 %M_V_read to i1025

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="1024" op_0_bw="1024" op_1_bw="0">
<![CDATA[
:0  %p_s = phi i1024 [ 0, %0 ], [ %tmp_4, %_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:1  %bvh_d_index = phi i11 [ 0, %0 ], [ %i, %_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></node>
<StgValue><ssdm name="bvh_d_index"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1025" op_0_bw="1024">
<![CDATA[
:2  %p_cast = zext i1024 %p_s to i1025

]]></node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="11">
<![CDATA[
:3  %index_assign_cast1 = zext i11 %bvh_d_index to i32

]]></node>
<StgValue><ssdm name="index_assign_cast1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %exitcond = icmp eq i11 %bvh_d_index, -1024

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %i = add i11 %bvh_d_index, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond, label %._crit_edge, label %_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="1024" op_2_bw="32">
<![CDATA[
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i1024.i32(i1024 %X_V_read, i32 %index_assign_cast1)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_cast = select i1 %tmp_5, i1024 -1, i1024 0

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %r_V = and i1024 %tmp_cast, %Y_V_read

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
._crit_edge:0  %tmp_2 = icmp ult i1024 %p_s, %M_V_read

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
._crit_edge:1  %S_V = sub i1024 %p_s, %M_V_read

]]></node>
<StgValue><ssdm name="S_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1025" op_0_bw="1024">
<![CDATA[
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %r_V_cast = zext i1024 %r_V to i1025

]]></node>
<StgValue><ssdm name="r_V_cast"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp_6 = add i1024 %p_s, %r_V

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1025" op_0_bw="1025" op_1_bw="1025">
<![CDATA[
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %S_V_3 = add i1025 %r_V_cast, %p_cast

]]></node>
<StgValue><ssdm name="S_V_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp_6 = add i1024 %p_s, %r_V

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="1025" op_0_bw="1025" op_1_bw="1025">
<![CDATA[
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %S_V_3 = add i1025 %r_V_cast, %p_cast

]]></node>
<StgValue><ssdm name="S_V_3"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="1024">
<![CDATA[
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %tmp_7 = trunc i1024 %tmp_6 to i1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="1024" op_0_bw="1024" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %tmp_3 = call i1024 @_ssdm_op_PartSelect.i1024.i1025.i32.i32(i1025 %S_V_3, i32 1, i32 1024)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="36" st_id="5" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="1025" op_0_bw="1025" op_1_bw="1025">
<![CDATA[
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %S_V_1 = add i1025 %tmp_1, %S_V_3

]]></node>
<StgValue><ssdm name="S_V_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="37" st_id="6" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="1025" op_0_bw="1025" op_1_bw="1025">
<![CDATA[
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %S_V_1 = add i1025 %tmp_1, %S_V_3

]]></node>
<StgValue><ssdm name="S_V_1"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="1024" op_0_bw="1024" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %tmp = call i1024 @_ssdm_op_PartSelect.i1024.i1025.i32.i32(i1025 %S_V_1, i32 1, i32 1024)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="39" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %tmp_4 = select i1 %tmp_7, i1024 %tmp, i1024 %tmp_3

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="41" st_id="8" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
._crit_edge:1  %S_V = sub i1024 %p_s, %M_V_read

]]></node>
<StgValue><ssdm name="S_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="42" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
._crit_edge:2  %ssdm_int_V_write_assign = select i1 %tmp_2, i1024 %p_s, i1024 %S_V

]]></node>
<StgValue><ssdm name="ssdm_int_V_write_assign"/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="1024">
<![CDATA[
._crit_edge:3  ret i1024 %ssdm_int_V_write_assign

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
