--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.800 ns
From           : UART_RX5
To             : uartRx:instRX5|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 23.400 ns
From           : UARTTXBIG:instTX3|dirRX
To             : UART_dRX3
From Clock     : clk100MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -5.300 ns
From           : UART_RX2
To             : uartRx:instRX2|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 52.36 MHz ( period = 19.100 ns )
From           : M16:instM16|outWord[10]
To             : M16:instM16|oOrbit~4
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 56.18 MHz ( period = 17.800 ns )
From           : SlowPacker:instSlowPACK1|WE
To             : ramM16:instRamM16_2|altdpram:altdpram_component|q[7]~reg_wa6
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : UARTTXBIG:instTX5|rqsync[1]
To             : UARTTXBIG:instTX3|state.000
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 162

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 162

--------------------------------------------------------------------------------------

