

================================================================
== Vitis HLS Report for 'FIR_filter_1'
================================================================
* Date:           Wed Nov 12 23:44:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.641 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     215|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    10|       0|     100|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|     188|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    10|     188|     315|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_10s_42_1_1_U1   |mul_32s_10s_42_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_10s_42_1_1_U2   |mul_32s_10s_42_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_13s_44_1_1_U3   |mul_32s_13s_44_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_13s_45_1_1_U4   |mul_32s_13s_45_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_14ns_46_1_1_U5  |mul_32s_14ns_46_1_1  |        0|   2|  0|  20|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|  10|  0| 100|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln45_5_fu_247_p2  |         +|   0|  0|  54|          47|          47|
    |add_ln45_6_fu_280_p2  |         +|   0|  0|  54|          47|          47|
    |add_ln45_7_fu_315_p2  |         +|   0|  0|  54|          47|          47|
    |add_ln45_fu_210_p2    |         +|   0|  0|  51|          44|          44|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 215|         186|         187|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |FIR_coe_read_1_reg_357           |  10|   0|   10|          0|
    |FIR_delays_read_18_reg_362       |  32|   0|   32|          0|
    |FIR_delays_read_19_reg_367       |  32|   0|   32|          0|
    |FIR_delays_read_20_reg_372       |  32|   0|   32|          0|
    |FIR_delays_read_21_reg_377       |  32|   0|   32|          0|
    |FIR_delays_write_assign_reg_382  |  16|   0|   32|         16|
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |tmp_s_reg_387                    |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 188|   0|  204|         16|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------+-----+-----+------------+--------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_ce               |   in|    1|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_return_0         |  out|   16|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_return_1         |  out|   32|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_return_2         |  out|   32|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_return_3         |  out|   32|  ap_ctrl_hs|        FIR_filter.1|  return value|
|ap_return_4         |  out|   32|  ap_ctrl_hs|        FIR_filter.1|  return value|
|FIR_delays_read     |   in|   32|     ap_none|     FIR_delays_read|        scalar|
|FIR_delays_read_25  |   in|   32|     ap_none|  FIR_delays_read_25|        scalar|
|FIR_delays_read_26  |   in|   32|     ap_none|  FIR_delays_read_26|        scalar|
|FIR_delays_read_27  |   in|   32|     ap_none|  FIR_delays_read_27|        scalar|
|FIR_coe_read        |   in|   10|     ap_none|        FIR_coe_read|        scalar|
|FIR_coe_read_14     |   in|   13|     ap_none|     FIR_coe_read_14|        scalar|
|FIR_coe_read_15     |   in|   14|     ap_none|     FIR_coe_read_15|        scalar|
|FIR_coe_read_16     |   in|   13|     ap_none|     FIR_coe_read_16|        scalar|
|FIR_coe_read_17     |   in|   10|     ap_none|     FIR_coe_read_17|        scalar|
|x_n                 |   in|   16|     ap_none|                 x_n|        scalar|
+--------------------+-----+-----+------------+--------------------+--------------+

