# intermediate build files
*.bgn
*.bit
*.bld
*.cmd_log
*.drc
*.ll
*.lso
*.msd
*.msk
*.ncd
*.ngc
*.ngd
*.ngr
*.pad
*.par
*.pcf
*.prj
*.ptwx
*.rbb
*.rbd
*.stx
*.syr
*.twr
*.twx
*.unroutes
*.ut
*.xpi
*.xst
*_bitgen.xwbt
*_envsettings.html
*_map.map
*_map.mrp
*_map.ngm
*_map.xrpt
*_ngdbuild.xrpt
*_pad.csv
*_pad.txt
*_par.xrpt
*_summary.html
*_summary.xml
*_usage.xml
*_xst.xrpt

# iMPACT generated files
_impactbatch.log
impact.xsl
impact_impact.xwbt
ise_impact.cmd
webtalk_impact.xml

# Core Generator generated files
xaw2verilog.log

# project-wide generated files
*.gise
par_usage_statistics.html
usage_statistics_webtalk.html
webtalk.log
webtalk_pn.xml

# generated folders
iseconfig/
xlnx_auto_0_xdb/
xst/
_ngo/
_xmsgs/

# custom
isim/
isim.*
ipcore_dir/tmp/*
fuse*

*.log

_impact\.cmd

*.exe

*.wdb

*.tfi

*.ipf

auto_project\.ipf

auto_project_1\.ipf

CodeMemInit\.coe

ipcore_dir/blk_mem_gen_v7_3_flist\.txt

ipcore_dir/blk_mem_gen_v7_3_xmdf\.tcl

ipcore_dir/blk_mem_gen_v7_3\.asy

ipcore_dir/blk_mem_gen_v7_3\.sym

ipcore_dir/blk_mem_gen_v7_3\.v

ipcore_dir/blk_mem_gen_v7_3\.veo

ipcore_dir/blk_mem_gen_v7_3\.xco

ipcore_dir/blk_mem_gen_v7_3\.xise

ipcore_dir/blk_mem_gen_v7_3/blk_mem_gen_v7_3_readme\.txt

ipcore_dir/blk_mem_gen_v7_3/doc/blk_mem_gen_v7_3_vinfo\.html

ipcore_dir/blk_mem_gen_v7_3/doc/pg058-blk-mem-gen\.pdf

ipcore_dir/blk_mem_gen_v7_3/example_design/blk_mem_gen_v7_3_exdes\.ucf

ipcore_dir/blk_mem_gen_v7_3/example_design/blk_mem_gen_v7_3_exdes\.vhd

ipcore_dir/blk_mem_gen_v7_3/example_design/blk_mem_gen_v7_3_exdes\.xdc

ipcore_dir/blk_mem_gen_v7_3/example_design/blk_mem_gen_v7_3_prod\.vhd

ipcore_dir/blk_mem_gen_v7_3/implement/implement\.bat

ipcore_dir/blk_mem_gen_v7_3/implement/implement\.sh

ipcore_dir/blk_mem_gen_v7_3/implement/planAhead_ise\.bat

ipcore_dir/blk_mem_gen_v7_3/implement/planAhead_ise\.sh

ipcore_dir/blk_mem_gen_v7_3/implement/planAhead_ise\.tcl

ipcore_dir/blk_mem_gen_v7_3/implement/xst\.scr

ipcore_dir/blk_mem_gen_v7_3/simulation/addr_gen\.vhd

ipcore_dir/blk_mem_gen_v7_3/simulation/blk_mem_gen_v7_3_synth\.vhd

ipcore_dir/blk_mem_gen_v7_3/simulation/blk_mem_gen_v7_3_tb\.vhd

ipcore_dir/blk_mem_gen_v7_3/simulation/bmg_stim_gen\.vhd

ipcore_dir/blk_mem_gen_v7_3/simulation/bmg_tb_pkg\.vhd

ipcore_dir/blk_mem_gen_v7_3/simulation/functional/simcmds\.tcl

ipcore_dir/blk_mem_gen_v7_3/simulation/functional/simulate_isim\.bat

ipcore_dir/blk_mem_gen_v7_3/simulation/functional/simulate_mti\.bat

ipcore_dir/blk_mem_gen_v7_3/simulation/functional/simulate_mti\.do

ipcore_dir/blk_mem_gen_v7_3/simulation/functional/simulate_mti\.sh

ipcore_dir/blk_mem_gen_v7_3/simulation/functional/simulate_ncsim\.sh

ipcore_dir/blk_mem_gen_v7_3/simulation/functional/simulate_vcs\.sh

ipcore_dir/blk_mem_gen_v7_3/simulation/functional/ucli_commands\.key

ipcore_dir/blk_mem_gen_v7_3/simulation/functional/vcs_session\.tcl

ipcore_dir/blk_mem_gen_v7_3/simulation/functional/wave_mti\.do

ipcore_dir/blk_mem_gen_v7_3/simulation/functional/wave_ncsim\.sv

ipcore_dir/blk_mem_gen_v7_3/simulation/random\.vhd

ipcore_dir/blk_mem_gen_v7_3/simulation/timing/simcmds\.tcl

ipcore_dir/blk_mem_gen_v7_3/simulation/timing/simulate_isim\.bat

ipcore_dir/blk_mem_gen_v7_3/simulation/timing/simulate_mti\.bat

ipcore_dir/blk_mem_gen_v7_3/simulation/timing/simulate_mti\.do

ipcore_dir/blk_mem_gen_v7_3/simulation/timing/simulate_mti\.sh

ipcore_dir/blk_mem_gen_v7_3/simulation/timing/simulate_ncsim\.sh

ipcore_dir/blk_mem_gen_v7_3/simulation/timing/simulate_vcs\.sh

ipcore_dir/blk_mem_gen_v7_3/simulation/timing/ucli_commands\.key

ipcore_dir/blk_mem_gen_v7_3/simulation/timing/vcs_session\.tcl

ipcore_dir/blk_mem_gen_v7_3/simulation/timing/wave_mti\.do

ipcore_dir/blk_mem_gen_v7_3/simulation/timing/wave_ncsim\.sv

top\.bit_BAK
