==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:104:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.61 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.71 seconds; current allocated memory: 418.836 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.30)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.7)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12)' (../src/ban.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:120:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator+(Ban const&) const' into 'main' (../test/vivado_main.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.46 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.57 seconds; current allocated memory: 418.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 420.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Ban::_sum' into 'main' (../src/ban.cpp:142) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 422.680 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_1' (../src/ban.cpp:108) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'b.num' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'Ban::_sum' into 'main' (../src/ban.cpp:142) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 445.891 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 436.141 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 436.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 436.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 436.141 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 441.102 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 442.984 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.57 seconds. CPU system time: 0.58 seconds. Elapsed time: 6.81 seconds; current allocated memory: -912.566 MB.
INFO: [HLS 200-112] Total CPU user time: 8.98 seconds. Total CPU system time: 0.9 seconds. Total elapsed time: 8.43 seconds; peak allocated memory: 1.324 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.69 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.79 seconds; current allocated memory: 418.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:120:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:168:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:168:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:168:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:188:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:233:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:233:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.04 seconds; current allocated memory: 418.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.664 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.859 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_1' (../src/ban.cpp:108) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_3' (../src/ban.cpp:85) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_192_1' (../src/ban.cpp:192) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_2' (../src/ban.cpp:161) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_2' (../src/ban.cpp:198) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_2' (../src/ban.cpp:161) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_221_6' (../src/ban.cpp:221) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_227_7' (../src/ban.cpp:227) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_3' (../src/ban.cpp:85) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_161_2' (../src/ban.cpp:161) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_1' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_98_3' (../src/ban.cpp:85) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:243) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:190) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:190) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:190) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:169) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:243) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:192:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 450.137 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_159_1' (../src/ban.cpp:159:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_159_1' (../src/ban.cpp:159:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 575.996 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_108_1' to 'p_sum_Pipeline_VITIS_LOOP_108_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_80_1' to 'p_sum_Pipeline_VITIS_LOOP_80_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_86_2' to 'p_sum_Pipeline_VITIS_LOOP_86_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_98_3' to 'p_sum_Pipeline_VITIS_LOOP_98_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_192_1' to 'p_div_body_Pipeline_VITIS_LOOP_192_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_161_2' to 'p_div_body_Pipeline_VITIS_LOOP_161_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_198_2' to 'p_div_body_Pipeline_VITIS_LOOP_198_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_161_22' to 'p_div_body_Pipeline_VITIS_LOOP_161_22'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_221_6' to 'p_div_body_Pipeline_VITIS_LOOP_221_6'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_227_7' to 'p_div_body_Pipeline_VITIS_LOOP_227_7'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_80_1' to 'operator_Pipeline_VITIS_LOOP_80_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_108_1' (loop 'VITIS_LOOP_108_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_4_write_ln110', ../src/ban.cpp:110) of variable 'tmp', ../src/ban.cpp:109 on local variable 'tmp' and 'load' operation ('tmp_4_load', ../src/ban.cpp:109) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_108_1' (loop 'VITIS_LOOP_108_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_4_write_ln110', ../src/ban.cpp:110) of variable 'tmp', ../src/ban.cpp:109 on local variable 'tmp' and 'load' operation ('tmp_4_load', ../src/ban.cpp:109) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_108_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 578.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 578.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_80_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln81', ../src/ban.cpp:81)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 578.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 578.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_86_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 578.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 578.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_98_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_98_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 579.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 579.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 579.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 579.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_192_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_192_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 579.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 579.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_161_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_161_2' (loop 'VITIS_LOOP_161_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln162', ../src/ban.cpp:162) of variable 'tmp', ../src/ban.cpp:162 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:162) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_161_2' (loop 'VITIS_LOOP_161_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln162', ../src/ban.cpp:162) of variable 'tmp', ../src/ban.cpp:162 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:162) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_161_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 580.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 580.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_198_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_198_2' (loop 'VITIS_LOOP_198_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln200', ../src/ban.cpp:200) of variable 'tmp', ../src/ban.cpp:199 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:199) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_198_2' (loop 'VITIS_LOOP_198_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln200', ../src/ban.cpp:200) of variable 'tmp', ../src/ban.cpp:199 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:199) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_198_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 580.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 580.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_161_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_161_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_161_22' (loop 'VITIS_LOOP_161_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln162', ../src/ban.cpp:162) of variable 'tmp', ../src/ban.cpp:162 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:162) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_161_22' (loop 'VITIS_LOOP_161_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln162', ../src/ban.cpp:162) of variable 'tmp', ../src/ban.cpp:162 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:162) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_161_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 581.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 581.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_221_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_221_6'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_221_6' (loop 'VITIS_LOOP_221_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln223', ../src/ban.cpp:223) of variable 'tmp', ../src/ban.cpp:222 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:222) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_221_6' (loop 'VITIS_LOOP_221_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln223', ../src/ban.cpp:223) of variable 'tmp', ../src/ban.cpp:222 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:222) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_221_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 581.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 581.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_227_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_227_7'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_227_7' (loop 'VITIS_LOOP_227_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln229', ../src/ban.cpp:229) of variable 'tmp', ../src/ban.cpp:228 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:228) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_227_7' (loop 'VITIS_LOOP_227_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln229', ../src/ban.cpp:229) of variable 'tmp', ../src/ban.cpp:228 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:228) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_227_7' (loop 'VITIS_LOOP_227_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln229', ../src/ban.cpp:229) of variable 'tmp', ../src/ban.cpp:228 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:228) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_227_7' (loop 'VITIS_LOOP_227_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln229', ../src/ban.cpp:229) of variable 'tmp', ../src/ban.cpp:228 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:228) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_227_7' (loop 'VITIS_LOOP_227_7'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln229', ../src/ban.cpp:229) of variable 'tmp', ../src/ban.cpp:228 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:228) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_227_7' (loop 'VITIS_LOOP_227_7'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln229', ../src/ban.cpp:229) of variable 'tmp', ../src/ban.cpp:228 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:228) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_227_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 581.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 581.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 582.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 582.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_80_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln81', ../src/ban.cpp:81)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 583.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 583.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 583.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 583.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 583.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 583.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_108_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_108_1' pipeline 'VITIS_LOOP_108_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_108_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 583.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_80_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_80_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 585.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_86_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 586.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_98_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_98_3' pipeline 'VITIS_LOOP_98_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_98_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 586.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 587.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_192_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_192_1' pipeline 'VITIS_LOOP_192_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_192_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 589.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_161_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_161_2' pipeline 'VITIS_LOOP_161_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_161_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 591.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_198_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_198_2' pipeline 'VITIS_LOOP_198_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_198_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 592.348 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.67 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.81 seconds; current allocated memory: 418.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:237:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:237:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.71 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.92 seconds; current allocated memory: 418.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.812 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_2' (../src/ban.cpp:202) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_6' (../src/ban.cpp:225) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_231_7' (../src/ban.cpp:231) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:247) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:247) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 450.090 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 644.645 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_202_2' to 'p_div_body_Pipeline_VITIS_LOOP_202_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_225_6' to 'p_div_body_Pipeline_VITIS_LOOP_225_6'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_231_7' to 'p_div_body_Pipeline_VITIS_LOOP_231_7'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 646.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 646.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 647.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 647.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 647.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 647.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 648.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 648.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 648.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 648.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 648.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 648.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 649.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 649.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 649.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 649.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 650.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 650.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 650.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 650.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 651.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 651.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 651.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 651.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_202_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_202_2' (loop 'VITIS_LOOP_202_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln204', ../src/ban.cpp:204) of variable 'tmp', ../src/ban.cpp:203 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:203) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_202_2' (loop 'VITIS_LOOP_202_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln204', ../src/ban.cpp:204) of variable 'tmp', ../src/ban.cpp:203 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:203) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_202_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 652.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 652.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 652.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 652.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_225_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_6'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_225_6' (loop 'VITIS_LOOP_225_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln227', ../src/ban.cpp:227) of variable 'tmp', ../src/ban.cpp:226 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:226) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_225_6' (loop 'VITIS_LOOP_225_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln227', ../src/ban.cpp:227) of variable 'tmp', ../src/ban.cpp:226 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:226) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_225_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 653.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 653.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_231_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_231_7'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_231_7' (loop 'VITIS_LOOP_231_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln233', ../src/ban.cpp:233) of variable 'tmp', ../src/ban.cpp:232 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:232) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_231_7' (loop 'VITIS_LOOP_231_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln233', ../src/ban.cpp:233) of variable 'tmp', ../src/ban.cpp:232 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:232) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_231_7' (loop 'VITIS_LOOP_231_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln233', ../src/ban.cpp:233) of variable 'tmp', ../src/ban.cpp:232 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:232) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_231_7' (loop 'VITIS_LOOP_231_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln233', ../src/ban.cpp:233) of variable 'tmp', ../src/ban.cpp:232 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:232) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_231_7' (loop 'VITIS_LOOP_231_7'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln233', ../src/ban.cpp:233) of variable 'tmp', ../src/ban.cpp:232 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:232) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_231_7' (loop 'VITIS_LOOP_231_7'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln233', ../src/ban.cpp:233) of variable 'tmp', ../src/ban.cpp:232 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:232) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_231_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 653.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 653.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 654.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 654.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 654.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 654.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 655.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 655.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 655.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 655.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 655.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 655.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 655.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 657.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 658.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 659.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 662.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 663.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 664.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 665.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 666.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 668.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 670.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 671.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_202_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_202_2' pipeline 'VITIS_LOOP_202_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_202_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 673.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 674.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_225_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_225_6' pipeline 'VITIS_LOOP_225_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_225_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 675.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_231_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_231_7' pipeline 'VITIS_LOOP_231_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_231_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 676.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.81 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.88 seconds; current allocated memory: 418.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:236:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:236:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.73 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.94 seconds; current allocated memory: 418.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.816 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_2' (../src/ban.cpp:201) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_6' (../src/ban.cpp:224) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_7' (../src/ban.cpp:230) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:246) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:246) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 450.340 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.17 seconds; current allocated memory: 644.641 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_201_2' to 'p_div_body_Pipeline_VITIS_LOOP_201_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_224_6' to 'p_div_body_Pipeline_VITIS_LOOP_224_6'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_230_7' to 'p_div_body_Pipeline_VITIS_LOOP_230_7'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 646.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 646.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 647.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 647.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 647.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 647.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 648.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 648.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 648.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 648.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 648.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 648.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 649.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 649.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 649.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 649.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 650.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 650.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 650.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 650.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 651.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 651.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 651.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 651.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_201_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_201_2' (loop 'VITIS_LOOP_201_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln203', ../src/ban.cpp:203) of variable 'tmp', ../src/ban.cpp:202 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:202) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_201_2' (loop 'VITIS_LOOP_201_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln203', ../src/ban.cpp:203) of variable 'tmp', ../src/ban.cpp:202 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:202) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_201_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 652.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 652.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 652.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 652.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_224_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_6'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_6' (loop 'VITIS_LOOP_224_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:225) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_6' (loop 'VITIS_LOOP_224_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:225) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_224_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 653.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 653.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_230_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_7'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_230_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 653.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 653.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 654.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 654.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 654.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 654.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 655.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 655.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 655.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 655.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 655.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 655.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 655.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 657.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 658.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 659.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 660.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 662.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 663.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 664.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 665.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 666.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 668.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 670.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 671.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_201_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_201_2' pipeline 'VITIS_LOOP_201_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_201_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 673.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 674.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_224_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_224_6' pipeline 'VITIS_LOOP_224_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_224_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 675.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_230_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_230_7' pipeline 'VITIS_LOOP_230_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_230_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 676.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.72 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.82 seconds; current allocated memory: 419.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:236:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:236:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.55 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.73 seconds; current allocated memory: 419.086 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 419.086 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 424.816 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_2' (../src/ban.cpp:201) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_6' (../src/ban.cpp:224) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_230_7' (../src/ban.cpp:230) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:246) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:246) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 450.340 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 644.660 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_201_2' to 'p_div_body_Pipeline_VITIS_LOOP_201_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_224_6' to 'p_div_body_Pipeline_VITIS_LOOP_224_6'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_230_7' to 'p_div_body_Pipeline_VITIS_LOOP_230_7'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 646.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 646.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 647.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 647.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 647.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 647.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 648.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 648.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 648.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 648.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 648.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 648.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 649.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 649.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 649.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 649.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 649.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 649.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 650.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 650.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 650.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 650.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 651.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 651.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 651.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 651.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_201_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_201_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_201_2' (loop 'VITIS_LOOP_201_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln203', ../src/ban.cpp:203) of variable 'tmp', ../src/ban.cpp:202 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:202) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_201_2' (loop 'VITIS_LOOP_201_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln203', ../src/ban.cpp:203) of variable 'tmp', ../src/ban.cpp:202 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:202) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_201_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 652.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 652.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 652.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 652.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_224_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_6'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_6' (loop 'VITIS_LOOP_224_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:225) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_6' (loop 'VITIS_LOOP_224_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:225) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_224_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 653.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 653.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_230_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_230_7'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_230_7' (loop 'VITIS_LOOP_230_7'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln232', ../src/ban.cpp:232) of variable 'tmp', ../src/ban.cpp:231 on local variable 'tmp' and 'load' operation ('num_res_2_4_load8', ../src/ban.cpp:231) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_230_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 653.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 653.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 654.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 654.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 654.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 654.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 655.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 655.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 655.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 655.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 655.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 655.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 655.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 657.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 658.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 659.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 662.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 663.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 664.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 665.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 666.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 668.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 670.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 671.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_201_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_201_2' pipeline 'VITIS_LOOP_201_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_201_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 672.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 674.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_224_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_224_6' pipeline 'VITIS_LOOP_224_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_224_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 675.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_230_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_230_7' pipeline 'VITIS_LOOP_230_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_230_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 676.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.74 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.84 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:240:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.86 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.582 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 424.770 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_228_5' (../src/ban.cpp:228) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_6' (../src/ban.cpp:234) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:250) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 450.211 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 634.863 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_228_5' to 'p_div_body_Pipeline_VITIS_LOOP_228_5'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_234_6' to 'p_div_body_Pipeline_VITIS_LOOP_234_6'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 637.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 637.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 637.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 637.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 637.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 637.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 638.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 638.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 638.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 638.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 639.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 639.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 639.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 639.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 639.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 639.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 640.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 640.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 640.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 640.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 640.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 640.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 641.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 641.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 642.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 642.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 642.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 642.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_228_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_228_5'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_228_5' (loop 'VITIS_LOOP_228_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln230', ../src/ban.cpp:230) of variable 'tmp', ../src/ban.cpp:229 on local variable 'tmp' and 'load' operation ('p_load8', ../src/ban.cpp:229) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_228_5' (loop 'VITIS_LOOP_228_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln230', ../src/ban.cpp:230) of variable 'tmp', ../src/ban.cpp:229 on local variable 'tmp' and 'load' operation ('p_load8', ../src/ban.cpp:229) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_228_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 642.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 642.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_234_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_6'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_6' (loop 'VITIS_LOOP_234_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_6' (loop 'VITIS_LOOP_234_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_6' (loop 'VITIS_LOOP_234_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_6' (loop 'VITIS_LOOP_234_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_6' (loop 'VITIS_LOOP_234_6'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_6' (loop 'VITIS_LOOP_234_6'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_234_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 643.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 643.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 643.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 643.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 644.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 644.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 645.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 645.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 645.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 645.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 645.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 645.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 645.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 647.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 648.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 649.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 650.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 652.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 653.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 654.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 655.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 656.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 657.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 659.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 661.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 662.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_228_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_228_5' pipeline 'VITIS_LOOP_228_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_228_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 663.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_234_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_234_6' pipeline 'VITIS_LOOP_234_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_234_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 665.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 667.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 670.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2_s' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 671.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 672.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 673.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.77 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.87 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'Ban::_div_body(float const*, float const*, float*)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:240:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.8 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 424.680 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_5' (../src/ban.cpp:234) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:250) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 449.832 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 546.664 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_4_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_4_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_4_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_4_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 548.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 548.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 549.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 549.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 549.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 550.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 550.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 550.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 550.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 551.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 551.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 551.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 551.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 551.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 551.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 552.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 552.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 552.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 552.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 552.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 552.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 552.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 554.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 555.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 556.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 557.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 559.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 560.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 561.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 562.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.83 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.91 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:240:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:240:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.85 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.05 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.711 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_213_3' (../src/ban.cpp:213) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_4' (../src/ban.cpp:219) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_234_5' (../src/ban.cpp:234) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:250) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 450.316 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 654.973 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_213_3' to 'p_div_body_Pipeline_VITIS_LOOP_213_3'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_24' to 'p_div_body_Pipeline_VITIS_LOOP_165_24'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_219_4' to 'p_div_body_Pipeline_VITIS_LOOP_219_4'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_234_5' to 'p_div_body_Pipeline_VITIS_LOOP_234_5'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 657.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 657.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 657.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 657.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 658.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 658.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 658.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 658.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 658.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 658.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 659.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 659.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 659.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 659.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 659.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 659.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 660.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 660.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 660.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 661.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 661.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 661.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 661.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 662.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 662.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 662.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 662.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_213_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_213_3'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_213_3' (loop 'VITIS_LOOP_213_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln215', ../src/ban.cpp:215) of variable 'tmp', ../src/ban.cpp:214 on local variable 'tmp' and 'load' operation ('p_load8', ../src/ban.cpp:214) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_213_3' (loop 'VITIS_LOOP_213_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln215', ../src/ban.cpp:215) of variable 'tmp', ../src/ban.cpp:214 on local variable 'tmp' and 'load' operation ('p_load8', ../src/ban.cpp:214) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_213_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 663.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 663.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 663.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 663.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_219_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_4'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_219_4' (loop 'VITIS_LOOP_219_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln221', ../src/ban.cpp:221) of variable 'tmp', ../src/ban.cpp:220 on local variable 'tmp' and 'load' operation ('p_load11', ../src/ban.cpp:220) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_219_4' (loop 'VITIS_LOOP_219_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln221', ../src/ban.cpp:221) of variable 'tmp', ../src/ban.cpp:220 on local variable 'tmp' and 'load' operation ('p_load11', ../src/ban.cpp:220) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_219_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 663.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 663.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_234_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_234_5'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_5' (loop 'VITIS_LOOP_234_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_5' (loop 'VITIS_LOOP_234_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_5' (loop 'VITIS_LOOP_234_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_5' (loop 'VITIS_LOOP_234_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_5' (loop 'VITIS_LOOP_234_5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_234_5' (loop 'VITIS_LOOP_234_5'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln236', ../src/ban.cpp:236) of variable 'tmp', ../src/ban.cpp:235 on local variable 'tmp' and 'load' operation ('p_load', ../src/ban.cpp:235) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_234_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 664.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 664.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 665.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 665.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 665.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 665.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 666.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 666.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 666.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 666.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 666.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 666.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 667.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 668.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 669.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 670.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 671.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 673.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 674.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 675.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 676.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 677.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 679.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 681.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 682.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 684.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_213_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.6 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.78 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:244:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:244:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.8 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 424.730 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_3' (../src/ban.cpp:217) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_223_4' (../src/ban.cpp:223) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_238_5' (../src/ban.cpp:238) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:254) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:254) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 450.352 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 655.160 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_217_3' to 'p_div_body_Pipeline_VITIS_LOOP_217_3'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_24' to 'p_div_body_Pipeline_VITIS_LOOP_165_24'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_223_4' to 'p_div_body_Pipeline_VITIS_LOOP_223_4'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_238_5' to 'p_div_body_Pipeline_VITIS_LOOP_238_5'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 657.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 657.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 657.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 657.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 658.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 658.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 658.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 658.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 658.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 658.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 659.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 659.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 659.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 659.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 660.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 660.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 661.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 661.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 661.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 661.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 661.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 661.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 662.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 662.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 662.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 662.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_217_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_217_3'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_217_3' (loop 'VITIS_LOOP_217_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln219', ../src/ban.cpp:219) of variable 'tmp', ../src/ban.cpp:218 on local variable 'tmp' and 'load' operation ('p_load14', ../src/ban.cpp:218) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_217_3' (loop 'VITIS_LOOP_217_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln219', ../src/ban.cpp:219) of variable 'tmp', ../src/ban.cpp:218 on local variable 'tmp' and 'load' operation ('p_load14', ../src/ban.cpp:218) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_217_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 663.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 663.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 663.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 663.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_223_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_4'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_223_4' (loop 'VITIS_LOOP_223_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln225', ../src/ban.cpp:225) of variable 'tmp', ../src/ban.cpp:224 on local variable 'tmp' and 'load' operation ('p_load19', ../src/ban.cpp:224) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_223_4' (loop 'VITIS_LOOP_223_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln225', ../src/ban.cpp:225) of variable 'tmp', ../src/ban.cpp:224 on local variable 'tmp' and 'load' operation ('p_load19', ../src/ban.cpp:224) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_223_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 664.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 664.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_238_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_238_5'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_238_5' (loop 'VITIS_LOOP_238_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln240', ../src/ban.cpp:240) of variable 'tmp', ../src/ban.cpp:239 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:239) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_238_5' (loop 'VITIS_LOOP_238_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln240', ../src/ban.cpp:240) of variable 'tmp', ../src/ban.cpp:239 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:239) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_238_5' (loop 'VITIS_LOOP_238_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln240', ../src/ban.cpp:240) of variable 'tmp', ../src/ban.cpp:239 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:239) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_238_5' (loop 'VITIS_LOOP_238_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln240', ../src/ban.cpp:240) of variable 'tmp', ../src/ban.cpp:239 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:239) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_238_5' (loop 'VITIS_LOOP_238_5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln240', ../src/ban.cpp:240) of variable 'tmp', ../src/ban.cpp:239 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:239) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_238_5' (loop 'VITIS_LOOP_238_5'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln240', ../src/ban.cpp:240) of variable 'tmp', ../src/ban.cpp:239 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:239) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_238_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 664.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 664.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 665.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 665.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 666.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 666.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 666.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 666.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 667.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 667.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 667.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 667.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 667.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 669.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 670.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 671.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 672.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 674.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 675.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 676.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 677.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 678.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 679.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 681.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 683.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 684.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_217_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5565] '#pragma HLS unroll' can only be applied inside loop body (../src/ban.cpp:201:9)
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.73 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.81 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:245:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:245:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.65 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.85 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 424.793 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_202_2' (../src/ban.cpp:202) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_4' (../src/ban.cpp:218) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_5' (../src/ban.cpp:224) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_239_6' (../src/ban.cpp:239) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:255) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:255) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 450.648 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 664.754 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_202_2' to 'p_div_body_Pipeline_VITIS_LOOP_202_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_218_4' to 'p_div_body_Pipeline_VITIS_LOOP_218_4'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_24' to 'p_div_body_Pipeline_VITIS_LOOP_165_24'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_224_5' to 'p_div_body_Pipeline_VITIS_LOOP_224_5'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_239_6' to 'p_div_body_Pipeline_VITIS_LOOP_239_6'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 666.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 666.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 667.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 667.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 668.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 668.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 668.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 668.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 668.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 668.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 669.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 669.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 669.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 669.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 669.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 669.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 670.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 670.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 670.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 670.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 670.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 670.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 671.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 671.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 671.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 671.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_202_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_202_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_202_2' (loop 'VITIS_LOOP_202_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln204', ../src/ban.cpp:204) of variable 'tmp', ../src/ban.cpp:203 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:203) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_202_2' (loop 'VITIS_LOOP_202_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln204', ../src/ban.cpp:204) of variable 'tmp', ../src/ban.cpp:203 on local variable 'tmp' and 'load' operation ('num_res_2_0_load7', ../src/ban.cpp:203) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_202_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 671.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 671.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 672.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 672.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_218_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_218_4'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_218_4' (loop 'VITIS_LOOP_218_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln220', ../src/ban.cpp:220) of variable 'tmp', ../src/ban.cpp:219 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:219) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_218_4' (loop 'VITIS_LOOP_218_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln220', ../src/ban.cpp:220) of variable 'tmp', ../src/ban.cpp:219 on local variable 'tmp' and 'load' operation ('num_res_2_2_load10', ../src/ban.cpp:219) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_218_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 673.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 673.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 673.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 673.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_224_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_5'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_5' (loop 'VITIS_LOOP_224_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('num_res_2_4_load10', ../src/ban.cpp:225) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_5' (loop 'VITIS_LOOP_224_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('num_res_2_4_load10', ../src/ban.cpp:225) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_224_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 674.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 674.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_239_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_239_6'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('num_res_2_6_load8', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('num_res_2_6_load8', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('num_res_2_6_load8', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('num_res_2_6_load8', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('num_res_2_6_load8', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('num_res_2_6_load8', ../src/ban.cpp:240) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_239_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 674.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 674.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 675.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 675.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 676.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 676.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 676.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 676.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 676.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 676.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 676.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 676.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 677.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 678.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 679.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 680.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 682.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 683.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 684.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 685.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 687.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 688.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 689.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 691.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 693.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_202_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_202_2' pipeline 'VITIS_LOOP_202_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_202_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 694.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 695.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_218_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_218_4' pipeline 'VITIS_LOOP_218_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_218_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 697.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_24' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 698.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_224_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_224_5' pipeline 'VITIS_LOOP_224_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_224_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 699.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_239_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_239_6' pipeline 'VITIS_LOOP_239_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_239_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 701.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 703.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1_s' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 706.824 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.65 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.76 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_201_2' (../src/ban.cpp:201:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:124:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:172:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:184:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:245:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:245:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.56 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.76 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.754 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_196_1' (../src/ban.cpp:196) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_218_4' (../src/ban.cpp:218) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_224_5' (../src/ban.cpp:224) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_239_6' (../src/ban.cpp:239) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_2' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:255) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:194) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:173) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:255) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:194) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/ban.cpp:196:33) in function 'Ban::_div_body'... converting 4 basic blocks.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 450.602 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_163_1' (../src/ban.cpp:163:28) in function 'Ban::_div_body' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 655.148 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_112_1' to 'p_sum_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_165_2' to 'operator_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_196_1' to 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_2' to 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_23' to 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_218_4' to 'p_div_body_Pipeline_VITIS_LOOP_218_4'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_165_24' to 'p_div_body_Pipeline_VITIS_LOOP_165_24'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_224_5' to 'p_div_body_Pipeline_VITIS_LOOP_224_5'.
WARNING: [SYN 201-103] Legalizing function name '_div_body_Pipeline_VITIS_LOOP_239_6' to 'p_div_body_Pipeline_VITIS_LOOP_239_6'.
WARNING: [SYN 201-103] Legalizing function name '_div_body' to 'p_div_body'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'operator/' to 'operator_div'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_sum_Pipeline_VITIS_LOOP_112_1' (loop 'VITIS_LOOP_112_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_5_write_ln114', ../src/ban.cpp:114) of variable 'tmp', ../src/ban.cpp:113 on local variable 'tmp' and 'load' operation ('tmp_5_load_1', ../src/ban.cpp:113) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 7, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 657.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 657.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 657.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 657.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 658.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 658.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 658.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 658.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 658.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 658.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:166) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 659.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 659.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 659.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 659.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 660.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 660.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 660.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 660.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 660.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 661.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 661.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_196_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 661.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 661.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_2' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 9, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 662.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 662.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_23' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_tmp_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps_tmp[0]' and 'load' operation ('eps_tmp_0_load', ../src/ban.cpp:166) on local variable 'eps_tmp[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 662.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 662.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_218_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_218_4'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_218_4' (loop 'VITIS_LOOP_218_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln220', ../src/ban.cpp:220) of variable 'tmp', ../src/ban.cpp:219 on local variable 'tmp' and 'load' operation ('p_load15', ../src/ban.cpp:219) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_218_4' (loop 'VITIS_LOOP_218_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln220', ../src/ban.cpp:220) of variable 'tmp', ../src/ban.cpp:219 on local variable 'tmp' and 'load' operation ('p_load15', ../src/ban.cpp:219) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_218_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 663.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 663.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_165_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_165_24' (loop 'VITIS_LOOP_165_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('eps_0_write_ln166', ../src/ban.cpp:166) of variable 'tmp', ../src/ban.cpp:166 on local variable 'eps[0]' and 'load' operation ('eps_0_load_1', ../src/ban.cpp:166) on local variable 'eps[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 8, loop 'VITIS_LOOP_165_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 663.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 663.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_224_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_224_5'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_5' (loop 'VITIS_LOOP_224_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('p_load19', ../src/ban.cpp:225) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_224_5' (loop 'VITIS_LOOP_224_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln226', ../src/ban.cpp:226) of variable 'tmp', ../src/ban.cpp:225 on local variable 'tmp' and 'load' operation ('p_load19', ../src/ban.cpp:225) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_224_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 664.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 664.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body_Pipeline_VITIS_LOOP_239_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_239_6'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:240) on local variable 'tmp'.
WARNING: [HLS 200-880] The II Violation in module 'p_div_body_Pipeline_VITIS_LOOP_239_6' (loop 'VITIS_LOOP_239_6'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('tmp_write_ln241', ../src/ban.cpp:241) of variable 'tmp', ../src/ban.cpp:240 on local variable 'tmp' and 'load' operation ('p_load10', ../src/ban.cpp:240) on local variable 'tmp'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 12, loop 'VITIS_LOOP_239_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 664.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 664.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_div_body' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 665.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 665.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 666.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 666.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 667.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 667.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 667.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 667.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 667.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 667.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 667.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 669.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 670.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 671.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 672.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 674.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 675.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 676.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 677.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 678.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 679.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_196_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_196_1' pipeline 'VITIS_LOOP_196_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_196_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 681.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_2' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 683.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_165_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_div_body_Pipeline_VITIS_LOOP_165_23' pipeline 'VITIS_LOOP_165_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_div_body_Pipeline_VITIS_LOOP_165_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 684.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_div_body_Pipeline_VITIS_LOOP_218_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.75 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.78 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_244_6' (../src/ban.cpp:244:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_4' (../src/ban.cpp:220:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_5' (../src/ban.cpp:227:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_203_2' (../src/ban.cpp:203:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:194:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:174:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:186:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:186:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:194:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:251:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:251:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.67 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.86 seconds; current allocated memory: 418.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.988 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_198_1' (../src/ban.cpp:198) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:261) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:196) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:196) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:196) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:175) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:261) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 450.102 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 537.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_167_2' to 'operator_Pipeline_VITIS_LOOP_167_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 539.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 539.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 539.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 539.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 539.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 539.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 540.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 540.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_167_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_2'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_167_2' (loop 'VITIS_LOOP_167_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln168', ../src/ban.cpp:168) of variable 'tmp', ../src/ban.cpp:168 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:168) on local variable 'num_res[0]'.
WARNING: [HLS 200-880] The II Violation in module 'operator_Pipeline_VITIS_LOOP_167_2' (loop 'VITIS_LOOP_167_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('num_res_0_write_ln168', ../src/ban.cpp:168) of variable 'tmp', ../src/ban.cpp:168 on local variable 'num_res[0]' and 'load' operation ('num_res_0_load', ../src/ban.cpp:168) on local variable 'num_res[0]'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_167_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 541.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 541.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 541.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 541.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 541.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 541.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 542.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 542.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 542.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 542.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 542.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 542.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 542.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 543.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 544.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 545.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 546.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_167_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_167_2' pipeline 'VITIS_LOOP_167_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_167_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 548.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_21_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 549.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_82_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 550.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 551.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'operator_Pipeline_VITIS_LOOP_102_3' pipeline 'VITIS_LOOP_102_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_Pipeline_VITIS_LOOP_102_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 552.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 554.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 555.945 MB.
INFO: [RTMG 210-279] Implementing memory 'main_operator_Pipeline_VITIS_LOOP_167_2_b_num_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'main_b_num_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 559.691 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 565.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] Analyzing design file '../test/vivado_main.cpp' ... 
WARNING: [HLS 207-997] '/*' within block comment (../test/vivado_main.cpp:108:1)
INFO: [HLS 200-10] Analyzing design file '../src/ban.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'check' (../src/ban.cpp:26:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.85 seconds. CPU system time: 0.41 seconds. Elapsed time: 3.92 seconds; current allocated memory: 418.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_6' (../src/ban.cpp:237:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:195:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_4' (../src/ban.cpp:213:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:195:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_5' (../src/ban.cpp:220:21) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:195:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_2' (../src/ban.cpp:204:20) in function 'Ban::_div_body' completely with a factor of 3 (../src/ban.cpp:195:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*)' (../src/ban.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::_sum(Ban const&, Ban const&, int) (.12.35.44)' (../src/ban.cpp:108:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator+(Ban const&) const' (../src/ban.cpp:125:0)
INFO: [HLS 214-178] Inlining function 'Ban::init(int, float const*) (.19)' into 'Ban::Ban(int, float const*, bool)' (../src/ban.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'Ban::Ban(int, float const*, bool)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::mul_body(Ban const&) const' (../src/ban.cpp:175:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:187:0)
INFO: [HLS 214-178] Inlining function 'Ban::mul_body(Ban const&) const' into 'Ban::operator*(Ban const&) const' (../src/ban.cpp:187:0)
INFO: [HLS 214-178] Inlining function 'Ban::_mul(float const*, float const*, float*)' into 'Ban::_div_body(float const*, float const*, float*)' (../src/ban.cpp:195:0)
INFO: [HLS 214-178] Inlining function 'Ban::operator==(float) const (.29)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:244:0)
INFO: [HLS 214-178] Inlining function 'Ban::to_normal_form() (.3)' into 'Ban::operator/(Ban const&) const' (../src/ban.cpp:244:0)
WARNING: [HLS 214-167] The program may have out of bound array access (../src/ban.cpp:83:6)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.53 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.73 seconds; current allocated memory: 418.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 418.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 421.777 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 424.996 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::_sum' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_1' (../src/ban.cpp:199) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_div_body' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator/' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_82_1' (../src/ban.cpp:80) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_2' (../src/ban.cpp:79) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_102_3' (../src/ban.cpp:89) in function 'Ban::operator*' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (../src/ban.cpp:21) in function 'main' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_div_body' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_div_body' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::_div_body' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165) in function 'Ban::operator*' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::_div_body': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::_div_body': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::_div_body': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_167_2' (../src/ban.cpp:167) in function 'Ban::operator*': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_112_1' (../src/ban.cpp:112) in function 'Ban::_sum' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'bb2.num' (../test/vivado_main.cpp:66) automatically.
INFO: [XFORM 203-102] Partitioning array 'bb4.num' (../test/vivado_main.cpp:68) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'v9' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v8' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v19' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v18' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v17' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v16' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v15' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v14' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v13' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v12' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v11' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v10' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'v0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b0.num' (../test/vivado_main.cpp:8) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b1.num' (../test/vivado_main.cpp:10) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b2.num' (../test/vivado_main.cpp:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b3.num' (../test/vivado_main.cpp:14) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b4.num' (../test/vivado_main.cpp:16) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b5.num' (../test/vivado_main.cpp:18) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b6.num' (../test/vivado_main.cpp:20) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b7.num' (../test/vivado_main.cpp:22) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b8.num' (../test/vivado_main.cpp:24) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b9.num' (../test/vivado_main.cpp:26) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b10.num' (../test/vivado_main.cpp:28) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b11.num' (../test/vivado_main.cpp:30) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b12.num' (../test/vivado_main.cpp:32) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b13.num' (../test/vivado_main.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b14.num' (../test/vivado_main.cpp:36) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b15.num' (../test/vivado_main.cpp:38) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b16.num' (../test/vivado_main.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b17.num' (../test/vivado_main.cpp:42) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b18.num' (../test/vivado_main.cpp:44) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'b19.num' (../test/vivado_main.cpp:46) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb.num' (../test/vivado_main.cpp:64) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb1.num' (../test/vivado_main.cpp:65) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bb3.num' (../test/vivado_main.cpp:67) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c.num' (../src/ban.cpp:254) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'den_norm' (../src/ban.cpp:197) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps' (../src/ban.cpp:197) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'eps_tmp' (../src/ban.cpp:197) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'num_res' (../src/ban.cpp:176) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'v9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v19' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v18' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v17' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v16' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v14' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v12' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v11' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.num' (../test/vivado_main.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.num' (../test/vivado_main.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.num' (../test/vivado_main.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.num' (../test/vivado_main.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.num' (../test/vivado_main.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.num' (../test/vivado_main.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.num' (../test/vivado_main.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b7.num' (../test/vivado_main.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.num' (../test/vivado_main.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.num' (../test/vivado_main.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.num' (../test/vivado_main.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.num' (../test/vivado_main.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b12.num' (../test/vivado_main.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.num' (../test/vivado_main.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b14.num' (../test/vivado_main.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.num' (../test/vivado_main.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b16.num' (../test/vivado_main.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b17.num' (../test/vivado_main.cpp:42) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b18.num' (../test/vivado_main.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.num' (../test/vivado_main.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb.num' (../test/vivado_main.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb1.num' (../test/vivado_main.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb3.num' (../test/vivado_main.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c.num' (../src/ban.cpp:254) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'den_norm' (../src/ban.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps' (../src/ban.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eps_tmp' (../src/ban.cpp:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'num_res' (../src/ban.cpp:176) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'Ban::operator+' into 'main' (../test/vivado_main.cpp:64) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 449.867 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_165_1' (../src/ban.cpp:165:28) in function 'Ban::operator*' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 527.738 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_82_1' to 'p_sum_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_90_2' to 'p_sum_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name '_sum_Pipeline_VITIS_LOOP_102_3' to 'p_sum_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name '_sum' to 'p_sum'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_21_1' to 'operator_Pipeline_VITIS_LOOP_21_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_82_1' to 'operator_Pipeline_VITIS_LOOP_82_1'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_90_2' to 'operator_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'operator*_Pipeline_VITIS_LOOP_102_3' to 'operator_Pipeline_VITIS_LOOP_102_3'.
WARNING: [SYN 201-103] Legalizing function name 'operator*' to 'operator_mul'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 529.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 529.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 530.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 530.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 530.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 530.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 531.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 531.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_82_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 531.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 531.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 532.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 532.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_Pipeline_VITIS_LOOP_102_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_102_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_102_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 532.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 532.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_165_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 533.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 533.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 533.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 533.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sum_Pipeline_VITIS_LOOP_82_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_sum_Pipeline_VITIS_LOOP_82_1' pipeline 'VITIS_LOOP_82_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sum_Pipeline_VITIS_LOOP_82_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
