============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Mar 26 2024  02:28:52 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin COUNTER_reg[20]/CK->SI
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[20]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     202                  
     Required Time:=    3798                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1298                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     R     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  F     NAND2X8         1 10.0    87    43    2543    (-,-) 
  g2__5107/Y                              -       B->Y  R     NAND2X8         1  7.2    49    47    2590    (-,-) 
  g6262/Y                                 -       B->Y  R     CLKAND2X12      2 25.3    54    98    2688    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4897/Y    -       A->Y  F     CLKINVX12       2 25.3    49    46    2734    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4896/Y    -       A->Y  R     CLKINVX12      15 49.2    72    54    2788    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6248__6297/Y -       B->Y  R     OR2X4           3 12.2    66   111    2899    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4717__6285/Y -       A->Y  F     NAND2X4         1  8.5    99    83    2982    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4655__7410/Y -       A->Y  R     NOR2X6          1 10.0    78    79    3061    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4653__2346/Y -       B->Y  F     NOR2X8          3 13.9    56    53    3114    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4650__9945/Y -       B->Y  R     NOR2X6          1 10.0    78    58    3172    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       B->Y  F     NOR2X8          6 21.9    68    62    3234    (-,-) 
  fopt6254/Y                              -       A->Y  R     CLKINVX6        1 10.0    41    43    3277    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4642__6131/Y -       B->Y  F     NAND2X8         2  9.8    73    55    3332    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4632__5526/Y -       B->Y  F     CLKAND2X12     13 49.6    90   127    3459    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4626/Y       -       A->Y  R     CLKINVX4        2  8.7    50    55    3514    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4603__3680/Y -       A1->Y F     AOI21X2         1  5.1   126    93    3606    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6232__6327/Y -       B->Y  R     CLKXOR2X1       1  4.8   100   192    3798    (-,-) 
  COUNTER_reg[20]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3798    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin COUNTER_reg[18]/CK->SI
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[18]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     202                  
     Required Time:=    3798                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1298                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     R     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  F     NAND2X8         1 10.0    87    43    2543    (-,-) 
  g2__5107/Y                              -       B->Y  R     NAND2X8         1  7.2    49    47    2590    (-,-) 
  g6262/Y                                 -       B->Y  R     CLKAND2X12      2 25.3    54    98    2688    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4897/Y    -       A->Y  F     CLKINVX12       2 25.3    49    46    2734    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4896/Y    -       A->Y  R     CLKINVX12      15 49.2    72    54    2788    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6248__6297/Y -       B->Y  R     OR2X4           3 12.2    66   111    2899    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4717__6285/Y -       A->Y  F     NAND2X4         1  8.5    99    83    2982    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4655__7410/Y -       A->Y  R     NOR2X6          1 10.0    78    79    3061    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4653__2346/Y -       B->Y  F     NOR2X8          3 13.9    56    53    3114    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4650__9945/Y -       B->Y  R     NOR2X6          1 10.0    78    58    3172    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       B->Y  F     NOR2X8          6 21.9    68    62    3234    (-,-) 
  fopt6254/Y                              -       A->Y  R     CLKINVX6        1 10.0    41    43    3277    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4642__6131/Y -       B->Y  F     NAND2X8         2  9.8    73    55    3332    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4632__5526/Y -       B->Y  F     CLKAND2X12     13 49.6    90   127    3459    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4626/Y       -       A->Y  R     CLKINVX4        2  8.7    50    55    3514    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4600__8428/Y -       A1->Y F     AOI21X2         1  5.1   126    93    3606    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6230__6325/Y -       B->Y  R     CLKXOR2X1       1  4.8   100   192    3798    (-,-) 
  COUNTER_reg[18]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3798    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Late External Delay Assertion at pin LED[10]
          Group: clk
     Startpoint: (R) current_state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) LED[10]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    1500                  
      Launch Clock:-       0                  
         Data Path:-    1500                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_7_5_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[3]/CK -       -     R     (arrival)     36    -     0     -       0    (-,-) 
  current_state_reg[3]/Q  -       CK->Q F     DFFRHQX1       3 16.5   285   378     378    (-,-) 
  g6116__9945/Y           -       A->Y  R     NOR2X6         3 13.2   115   139     517    (-,-) 
  g6267/Y                 -       C->Y  F     NAND3BX4       4 14.4   248   163     680    (-,-) 
  g6194__5477/Y           -       B->Y  R     NAND2X4        2 10.9    98   111     790    (-,-) 
  g6190/Y                 -       A->Y  F     INVX3          7 22.4   140   106     897    (-,-) 
  g6206__6260/Y           -       B->Y  F     AND2X1         4 12.1   213   198    1095    (-,-) 
  g6019__6783/Y           -       A->Y  F     OR2X1          3  8.8   164   228    1323    (-,-) 
  g6014__6260/Y           -       B0->Y F     AO21X1         1  3.9    88   176    1500    (-,-) 
  LED[10]                 -       -     F     (port)         -    -     -     0    1500    (-,-) 
#------------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Late External Delay Assertion at pin LED[11]
          Group: clk
     Startpoint: (R) current_state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) LED[11]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    1500                  
      Launch Clock:-       0                  
         Data Path:-    1500                  
             Slack:=       0                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_7_4_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[3]/CK -       -     R     (arrival)     36    -     0     -       0    (-,-) 
  current_state_reg[3]/Q  -       CK->Q F     DFFRHQX1       3 16.5   285   378     378    (-,-) 
  g6116__9945/Y           -       A->Y  R     NOR2X6         3 13.2   115   139     517    (-,-) 
  g6267/Y                 -       C->Y  F     NAND3BX4       4 14.4   248   163     680    (-,-) 
  g6194__5477/Y           -       B->Y  R     NAND2X4        2 10.9    98   111     790    (-,-) 
  g6190/Y                 -       A->Y  F     INVX3          7 22.4   140   106     897    (-,-) 
  g6206__6260/Y           -       B->Y  F     AND2X1         4 12.1   213   198    1095    (-,-) 
  g6019__6783/Y           -       A->Y  F     OR2X1          3  8.8   164   228    1323    (-,-) 
  g6013__5107/Y           -       B0->Y F     AO21X1         1  3.9    88   176    1500    (-,-) 
  LED[11]                 -       -     F     (port)         -    -     -     0    1500    (-,-) 
#------------------------------------------------------------------------------------------------



Path 5: MET (0 ps) Setup Check with Pin COUNTER_reg[31]/CK->SI
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[31]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1298                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     F     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  R     NAND2X8         1 10.0    76    18    2518    (-,-) 
  g2__5107/Y                              -       B->Y  F     NAND2X8         1  7.2    67    61    2579    (-,-) 
  g6262/Y                                 -       B->Y  F     CLKAND2X12      2 25.3    58   105    2685    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4892/Y    -       A->Y  R     CLKINVX16       4 21.4    35    37    2721    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4889/Y    -       A->Y  F     INVX6          12 45.5   139    85    2807    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4801__8246/Y -       B->Y  R     NOR2X2          2  7.9   148   120    2926    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4718__7098/Y -       B->Y  F     NOR2X2          1  5.6    73    89    3015    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4705__1617/Y -       A->Y  F     AND2X6          4 14.8    60   100    3115    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4680__7098/Y -       B->Y  F     CLKAND2X6       2  8.7    44    89    3204    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4666__4319/Y -       B->Y  F     CLKAND2X6       5 20.5    77   100    3303    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4661/Y       -       A->Y  R     CLKINVX4        4 14.9    70    61    3365    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6234__5526/Y -       B->Y  R     OR2X2           1  5.5    60   110    3474    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4602__6783/Y -       A1->Y F     OAI21X2         1  5.0   127    95    3569    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4585__5477/Y -       B->Y  R     XNOR2X1         1  4.8    99   229    3798    (-,-) 
  COUNTER_reg[31]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3798    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 6: MET (0 ps) Setup Check with Pin COUNTER_reg[24]/CK->SI
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[24]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1298                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  flick                                   -       -      F     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y   R     NAND2X8         1 10.0    76    18    2518    (-,-) 
  g2__5107/Y                              -       B->Y   F     NAND2X8         1  7.2    67    61    2579    (-,-) 
  g6262/Y                                 -       B->Y   F     CLKAND2X12      2 25.3    58   105    2685    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4892/Y    -       A->Y   R     CLKINVX16       4 21.4    35    37    2721    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt/Y        -       A->Y   F     CLKINVX8       15 58.8   135    83    2804    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6218__6299/Y -       B->Y   R     NAND2X4         3 12.6    90    81    2885    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4914__6417/Y -       A->Y   F     NAND2X4         3 10.3   115    98    2983    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4700__4319/Y -       B->Y   F     OR2X4           1  9.8    75   165    3148    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       A->Y   R     NOR2X8          6 21.9   109    89    3238    (-,-) 
  fopt6254/Y                              -       A->Y   F     CLKINVX6        1 10.0    51    62    3299    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4642__6131/Y -       B->Y   R     NAND2X8         2  9.8    40    37    3336    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6317/Y       -       A->Y   F     INVX1           2  6.7   120    78    3414    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4856__2346/Y -       A1N->Y F     OAI2BB1X2       1  5.0   119   158    3572    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4598__6260/Y -       B->Y   R     XNOR2X1         1  4.8    99   227    3798    (-,-) 
  COUNTER_reg[24]/SI                      -       -      R     SDFFSHQX2       1    -     -     0    3798    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 7: MET (1 ps) Setup Check with Pin COUNTER_reg[21]/CK->SI
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[21]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1298                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  flick                                   -       -      F     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y   R     NAND2X8         1 10.0    76    18    2518    (-,-) 
  g2__5107/Y                              -       B->Y   F     NAND2X8         1  7.2    67    61    2579    (-,-) 
  g6262/Y                                 -       B->Y   F     CLKAND2X12      2 25.3    58   105    2685    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4892/Y    -       A->Y   R     CLKINVX16       4 21.4    35    37    2721    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt/Y        -       A->Y   F     CLKINVX8       15 58.8   135    83    2804    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6218__6299/Y -       B->Y   R     NAND2X4         3 12.6    90    81    2885    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4914__6417/Y -       A->Y   F     NAND2X4         3 10.3   115    98    2983    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4700__4319/Y -       B->Y   F     OR2X4           1  9.8    75   165    3148    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       A->Y   R     NOR2X8          6 21.9   109    89    3238    (-,-) 
  fopt6254/Y                              -       A->Y   F     CLKINVX6        1 10.0    51    62    3299    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4642__6131/Y -       B->Y   R     NAND2X8         2  9.8    40    37    3336    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6317/Y       -       A->Y   F     INVX1           2  6.7   120    78    3414    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4866__1666/Y -       A1N->Y F     OAI2BB1X2       1  5.0   116   158    3572    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4599__4319/Y -       B->Y   R     XNOR2X1         1  4.8    99   226    3797    (-,-) 
  COUNTER_reg[21]/SI                      -       -      R     SDFFSHQX2       1    -     -     0    3798    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 8: MET (2 ps) Setup Check with Pin COUNTER_reg[14]/CK->SI
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[14]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1297                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     F     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  R     NAND2X8         1 10.0    76    18    2518    (-,-) 
  g2__5107/Y                              -       B->Y  F     NAND2X8         1  7.2    67    61    2579    (-,-) 
  g6262/Y                                 -       B->Y  F     CLKAND2X12      2 25.3    58   105    2685    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4897/Y    -       A->Y  R     CLKINVX12       2 25.3    45    43    2728    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4895/Y    -       A->Y  F     CLKINVX16      14 47.4    61    49    2777    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4805__5115/Y -       B->Y  R     NAND2X1         3 10.3   175   105    2882    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4743__8428/Y -       A->Y  R     AND2X4          2 11.2    77   198    3080    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4708__1705/Y -       A->Y  F     NAND2X6         2 11.8   100    86    3166    (-,-) 
  fopt6256/Y                              -       A->Y  F     BUFX6           4 13.6    56   101    3266    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4674__2802/Y -       B->Y  R     NOR2X1          1  4.8   170   105    3371    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4638__5122/Y -       B0->Y F     OAI21X1         1  5.0   207   171    3543    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4610__6131/Y -       B->Y  R     XNOR2X1         1  4.8    99   254    3796    (-,-) 
  COUNTER_reg[14]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3797    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 9: MET (3 ps) Setup Check with Pin COUNTER_reg[12]/CK->SI
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1296                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     R     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  F     NAND2X8         1 10.0    87    43    2543    (-,-) 
  g2__5107/Y                              -       B->Y  R     NAND2X8         1  7.2    49    47    2590    (-,-) 
  g6262/Y                                 -       B->Y  R     CLKAND2X12      2 25.3    54    98    2688    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4897/Y    -       A->Y  F     CLKINVX12       2 25.3    49    46    2734    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4896/Y    -       A->Y  R     CLKINVX12      15 49.2    72    54    2788    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6248__6297/Y -       B->Y  R     OR2X4           3 12.2    66   111    2899    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4717__6285/Y -       A->Y  F     NAND2X4         1  8.5    99    83    2982    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4655__7410/Y -       A->Y  R     NOR2X6          1 10.0    78    79    3061    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4653__2346/Y -       B->Y  F     NOR2X8          3 13.9    56    53    3114    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4650__9945/Y -       B->Y  R     NOR2X6          1 10.0    78    58    3172    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       B->Y  F     NOR2X8          6 21.9    68    62    3234    (-,-) 
  fopt6252/Y                              -       A->Y  F     BUFX3           2  8.1    61    95    3328    (-,-) 
  fopt6337/Y                              -       A->Y  R     INVX2           3 10.5    87    66    3394    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4629__6260/Y -       A1->Y F     AOI21X1         1  5.0   206   148    3542    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4617__9945/Y -       B->Y  R     XNOR2X1         1  4.8    99   254    3796    (-,-) 
  COUNTER_reg[12]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3796    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 10: MET (3 ps) Setup Check with Pin COUNTER_reg[10]/CK->SI
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[10]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1296                  
             Slack:=       3                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     R     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  F     NAND2X8         1 10.0    87    43    2543    (-,-) 
  g2__5107/Y                              -       B->Y  R     NAND2X8         1  7.2    49    47    2590    (-,-) 
  g6262/Y                                 -       B->Y  R     CLKAND2X12      2 25.3    54    98    2688    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4897/Y    -       A->Y  F     CLKINVX12       2 25.3    49    46    2734    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4896/Y    -       A->Y  R     CLKINVX12      15 49.2    72    54    2788    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6248__6297/Y -       B->Y  R     OR2X4           3 12.2    66   111    2899    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4717__6285/Y -       A->Y  F     NAND2X4         1  8.5    99    83    2982    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4655__7410/Y -       A->Y  R     NOR2X6          1 10.0    78    79    3061    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4653__2346/Y -       B->Y  F     NOR2X8          3 13.9    56    53    3114    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4650__9945/Y -       B->Y  R     NOR2X6          1 10.0    78    58    3172    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       B->Y  F     NOR2X8          6 21.9    68    62    3234    (-,-) 
  fopt6252/Y                              -       A->Y  F     BUFX3           2  8.1    61    95    3328    (-,-) 
  fopt6337/Y                              -       A->Y  R     INVX2           3 10.5    87    66    3394    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4628__5107/Y -       A1->Y F     AOI21X1         1  5.0   206   148    3542    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4612__5115/Y -       B->Y  R     XNOR2X1         1  4.8    99   254    3796    (-,-) 
  COUNTER_reg[10]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3796    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 11: MET (5 ps) Setup Check with Pin COUNTER_reg[15]/CK->SI
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[15]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1294                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     R     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  F     NAND2X8         1 10.0    87    43    2543    (-,-) 
  g2__5107/Y                              -       B->Y  R     NAND2X8         1  7.2    49    47    2590    (-,-) 
  g6262/Y                                 -       B->Y  R     CLKAND2X12      2 25.3    54    98    2688    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4892/Y    -       A->Y  F     CLKINVX16       4 21.4    36    38    2727    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt/Y        -       A->Y  R     CLKINVX8       15 58.8   120    74    2800    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4829__4319/Y -       B->Y  F     NOR2X2          2  7.9    94    88    2888    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4753__1617/Y -       B->Y  R     NOR2X2          1  6.3   121    93    2981    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4706__2802/Y -       A->Y  R     CLKAND2X6       4 16.4    60   124    3105    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4687__6161/Y -       C->Y  F     NAND3X1         1  4.7   286   175    3279    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4640__7098/Y -       A->Y  R     NOR2X1          1  5.4   194   193    3472    (-,-) 
  g6281/Y                                 -       D->Y  F     NOR4X2          1  5.0    83   108    3580    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4614__4733/Y -       B->Y  R     XNOR2X1         1  4.8    99   214    3794    (-,-) 
  COUNTER_reg[15]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3794    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 12: MET (5 ps) Setup Check with Pin COUNTER_reg[23]/CK->SI
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[23]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     193                  
     Required Time:=    3807                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1302                  
             Slack:=       5                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  flick                                   -       -      R     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y   F     NAND2X8         1 10.0    87    43    2543    (-,-) 
  g2__5107/Y                              -       B->Y   R     NAND2X8         1  7.2    49    47    2590    (-,-) 
  g6262/Y                                 -       B->Y   R     CLKAND2X12      2 25.3    54    98    2688    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4897/Y    -       A->Y   F     CLKINVX12       2 25.3    49    46    2734    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4896/Y    -       A->Y   R     CLKINVX12      15 49.2    72    54    2788    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6248__6297/Y -       B->Y   R     OR2X4           3 12.2    66   111    2899    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4717__6285/Y -       A->Y   F     NAND2X4         1  8.5    99    83    2982    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4655__7410/Y -       A->Y   R     NOR2X6          1 10.0    78    79    3061    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4653__2346/Y -       B->Y   F     NOR2X8          3 13.9    56    53    3114    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4650__9945/Y -       B->Y   R     NOR2X6          1 10.0    78    58    3172    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       B->Y   F     NOR2X8          6 21.9    68    62    3234    (-,-) 
  fopt6254/Y                              -       A->Y   R     CLKINVX6        1 10.0    41    43    3277    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4642__6131/Y -       B->Y   F     NAND2X8         2  9.8    73    55    3332    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4632__5526/Y -       B->Y   F     CLKAND2X12     13 49.6    90   127    3459    (-,-) 
  g6280/Y                                 -       A1N->Y F     AOI2BB1X4       1  5.4    62   154    3613    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6222__5107/Y -       B->Y   R     XNOR2X4         1  4.8    73   189    3802    (-,-) 
  COUNTER_reg[23]/SI                      -       -      R     SDFFSHQX2       1    -     -     0    3802    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 13: MET (6 ps) Setup Check with Pin COUNTER_reg[30]/CK->SI
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[30]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1292                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     R     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  F     NAND2X8         1 10.0    87    43    2543    (-,-) 
  g2__5107/Y                              -       B->Y  R     NAND2X8         1  7.2    49    47    2590    (-,-) 
  g6262/Y                                 -       B->Y  R     CLKAND2X12      2 25.3    54    98    2688    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4892/Y    -       A->Y  F     CLKINVX16       4 21.4    36    38    2727    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4889/Y    -       A->Y  R     INVX6          12 45.5   123    75    2802    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4801__8246/Y -       B->Y  F     NOR2X2          2  7.9    96    89    2891    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4718__7098/Y -       B->Y  R     NOR2X2          1  5.6   111    89    2979    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4705__1617/Y -       A->Y  R     AND2X6          4 14.8    66   151    3130    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4680__7098/Y -       B->Y  R     CLKAND2X6       2  8.7    42    90    3220    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4666__4319/Y -       B->Y  R     CLKAND2X6       5 20.5    71    97    3316    (-,-) 
  g6283/Y                                 -       B->Y  F     NAND3BX4        1  7.1   158   117    3433    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4622__7410/Y -       A->Y  R     NOR2X4          1  5.5    74    94    3527    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4605__2802/Y -       B->Y  F     NOR2X2          1  5.0    64    58    3586    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4586__2398/Y -       B->Y  R     XNOR2X1         1  4.8    99   207    3792    (-,-) 
  COUNTER_reg[30]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3792    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 14: MET (7 ps) Late External Delay Assertion at pin LED[1]
          Group: clk
     Startpoint: (R) COUNTER_reg[26]/CK
          Clock: (R) clk
       Endpoint: (F) LED[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    1500                  
      Launch Clock:-       0                  
         Data Path:-    1493                  
             Slack:=       7                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_7_14_1 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  COUNTER_reg[26]/CK -       -     R     (arrival)     36    -     0     -       0    (-,-) 
  COUNTER_reg[26]/Q  -       CK->Q R     SDFFSHQX2      5 17.1   141   269     269    (-,-) 
  g6268/Y            -       A->Y  R     AND4X1         1  7.1   163   361     629    (-,-) 
  g6065__1881/Y      -       A->Y  F     NAND2X4        1  7.2   100   110     739    (-,-) 
  g6265/Y            -       B->Y  R     NOR3X4         1  6.9   144   115     854    (-,-) 
  g6041__1666/Y      -       B->Y  F     NOR2X4         2 10.1    72    84     938    (-,-) 
  g6204/Y            -       A->Y  R     INVX2          3 12.6   103    77    1015    (-,-) 
  g6038__2346/Y      -       B0->Y F     OAI2BB1X4      4 11.3   128   110    1125    (-,-) 
  g6032__4733/Y      -       B0->Y F     AO21X2         4 11.3   125   205    1330    (-,-) 
  g6021__1617/Y      -       B0->Y F     AO21X1         1  3.9    89   163    1493    (-,-) 
  LED[1]             -       -     F     (port)         -    -     -     0    1493    (-,-) 
#-------------------------------------------------------------------------------------------



Path 15: MET (7 ps) Setup Check with Pin current_state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) current_state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     220                  
     Required Time:=    3780                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1273                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  flick                  -       -     R     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y          -       C->Y  F     NAND3BX2       1  5.4   196   107    2607    (-,-) 
  g5409__9945/Y          -       B0->Y R     OAI21X2        2  8.0   197   110    2717    (-,-) 
  g5407__6161/Y          -       B0->Y F     AOI2BB1X2      2  9.8   118   128    2845    (-,-) 
  g5406__4733/Y          -       A->Y  R     NAND2X4        5 17.0    92    85    2930    (-,-) 
  g5426/Y                -       A->Y  F     INVX2          3 10.7   101    86    3016    (-,-) 
  g5404__7482/Y          -       B->Y  R     NOR2X2         2  7.5   139   104    3120    (-,-) 
  g5394__2802/Y          -       B->Y  F     NOR2X1         2  7.1   141   120    3240    (-,-) 
  g6279/Y                -       A->Y  F     OR3X1          1  4.5   112   246    3486    (-,-) 
  g5352__4319/Y          -       A1->Y R     AOI211XL       1  4.6   435   287    3773    (-,-) 
  current_state_reg[0]/D -       -     R     DFFSHQX1       1    -     -     0    3773    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 16: MET (9 ps) Setup Check with Pin COUNTER_reg[28]/CK->SI
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[28]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1290                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     F     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  R     NAND2X8         1 10.0    76    18    2518    (-,-) 
  g2__5107/Y                              -       B->Y  F     NAND2X8         1  7.2    67    61    2579    (-,-) 
  g6262/Y                                 -       B->Y  F     CLKAND2X12      2 25.3    58   105    2685    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4892/Y    -       A->Y  R     CLKINVX16       4 21.4    35    37    2721    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt/Y        -       A->Y  F     CLKINVX8       15 58.8   135    83    2804    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6218__6299/Y -       B->Y  R     NAND2X4         3 12.6    90    81    2885    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4914__6417/Y -       A->Y  F     NAND2X4         3 10.3   115    98    2983    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4700__4319/Y -       B->Y  F     OR2X4           1  9.8    75   165    3148    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       A->Y  R     NOR2X8          6 21.9   109    89    3238    (-,-) 
  fopt6254/Y                              -       A->Y  F     CLKINVX6        1 10.0    51    62    3299    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4642__6131/Y -       B->Y  R     NAND2X8         2  9.8    40    37    3336    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4632__5526/Y -       B->Y  R     CLKAND2X12     13 49.6    82   112    3448    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4609__7098/Y -       A2->Y F     OAI31X2         1  5.0   139   108    3556    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4998__7482/Y -       B->Y  R     XNOR2X1         1  4.8    99   233    3789    (-,-) 
  COUNTER_reg[28]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3790    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 17: MET (9 ps) Setup Check with Pin COUNTER_reg[26]/CK->SI
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[26]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1290                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     F     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  R     NAND2X8         1 10.0    76    18    2518    (-,-) 
  g2__5107/Y                              -       B->Y  F     NAND2X8         1  7.2    67    61    2579    (-,-) 
  g6262/Y                                 -       B->Y  F     CLKAND2X12      2 25.3    58   105    2685    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4892/Y    -       A->Y  R     CLKINVX16       4 21.4    35    37    2721    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt/Y        -       A->Y  F     CLKINVX8       15 58.8   135    83    2804    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6218__6299/Y -       B->Y  R     NAND2X4         3 12.6    90    81    2885    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4914__6417/Y -       A->Y  F     NAND2X4         3 10.3   115    98    2983    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4700__4319/Y -       B->Y  F     OR2X4           1  9.8    75   165    3148    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       A->Y  R     NOR2X8          6 21.9   109    89    3238    (-,-) 
  fopt6254/Y                              -       A->Y  F     CLKINVX6        1 10.0    51    62    3299    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4642__6131/Y -       B->Y  R     NAND2X8         2  9.8    40    37    3336    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4632__5526/Y -       B->Y  R     CLKAND2X12     13 49.6    82   112    3448    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4604__1617/Y -       A2->Y F     OAI31X2         1  5.0   139   108    3556    (-,-) 
  sub_40_27_Y_inc_add_38_36_g5002__6161/Y -       B->Y  R     XNOR2X1         1  4.8    99   233    3789    (-,-) 
  COUNTER_reg[26]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3790    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 18: MET (9 ps) Setup Check with Pin COUNTER_reg[19]/CK->SI
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[19]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1290                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     F     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  R     NAND2X8         1 10.0    76    18    2518    (-,-) 
  g2__5107/Y                              -       B->Y  F     NAND2X8         1  7.2    67    61    2579    (-,-) 
  g6262/Y                                 -       B->Y  F     CLKAND2X12      2 25.3    58   105    2685    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4892/Y    -       A->Y  R     CLKINVX16       4 21.4    35    37    2721    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt/Y        -       A->Y  F     CLKINVX8       15 58.8   135    83    2804    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6218__6299/Y -       B->Y  R     NAND2X4         3 12.6    90    81    2885    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4914__6417/Y -       A->Y  F     NAND2X4         3 10.3   115    98    2983    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4700__4319/Y -       B->Y  F     OR2X4           1  9.8    75   165    3148    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       A->Y  R     NOR2X8          6 21.9   109    89    3238    (-,-) 
  fopt6254/Y                              -       A->Y  F     CLKINVX6        1 10.0    51    62    3299    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4642__6131/Y -       B->Y  R     NAND2X8         2  9.8    40    37    3336    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4632__5526/Y -       B->Y  R     CLKAND2X12     13 49.6    82   112    3448    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4606__1705/Y -       A2->Y F     OAI31X2         1  5.0   139   108    3556    (-,-) 
  sub_40_27_Y_inc_add_38_36_g5008__2883/Y -       B->Y  R     XNOR2X1         1  4.8    99   233    3789    (-,-) 
  COUNTER_reg[19]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3790    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 19: MET (9 ps) Setup Check with Pin COUNTER_reg[25]/CK->SI
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[25]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1289                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     F     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  R     NAND2X8         1 10.0    76    18    2518    (-,-) 
  g2__5107/Y                              -       B->Y  F     NAND2X8         1  7.2    67    61    2579    (-,-) 
  g6262/Y                                 -       B->Y  F     CLKAND2X12      2 25.3    58   105    2685    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4892/Y    -       A->Y  R     CLKINVX16       4 21.4    35    37    2721    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt/Y        -       A->Y  F     CLKINVX8       15 58.8   135    83    2804    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6218__6299/Y -       B->Y  R     NAND2X4         3 12.6    90    81    2885    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4914__6417/Y -       A->Y  F     NAND2X4         3 10.3   115    98    2983    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4700__4319/Y -       B->Y  F     OR2X4           1  9.8    75   165    3148    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       A->Y  R     NOR2X8          6 21.9   109    89    3238    (-,-) 
  fopt6254/Y                              -       A->Y  F     CLKINVX6        1 10.0    51    62    3299    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4642__6131/Y -       B->Y  R     NAND2X8         2  9.8    40    37    3336    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4632__5526/Y -       B->Y  R     CLKAND2X12     13 49.6    82   112    3448    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4608__8246/Y -       A2->Y F     OAI31X2         1  5.0   139   108    3556    (-,-) 
  sub_40_27_Y_inc_add_38_36_g5004__9315/Y -       B->Y  R     XNOR2X1         1  4.8    99   233    3789    (-,-) 
  COUNTER_reg[25]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3789    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 20: MET (10 ps) Setup Check with Pin COUNTER_reg[26]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[26]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     342                  
     Required Time:=    3658                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1148                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick              -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y      -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y      -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y      -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y      -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y            -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y      -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  g6287/Y            -       A->Y  F     INVX1          8 28.2   478   332    3648    (-,-) 
  COUNTER_reg[26]/SE -       -     F     SDFFSHQX2      8    -     -     0    3648    (-,-) 
#-------------------------------------------------------------------------------------------



Path 21: MET (10 ps) Setup Check with Pin COUNTER_reg[22]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[22]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     342                  
     Required Time:=    3658                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1148                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick              -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y      -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y      -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y      -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y      -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y            -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y      -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  g6287/Y            -       A->Y  F     INVX1          8 28.2   478   332    3648    (-,-) 
  COUNTER_reg[22]/SE -       -     F     SDFFSHQX2      8    -     -     0    3648    (-,-) 
#-------------------------------------------------------------------------------------------



Path 22: MET (10 ps) Setup Check with Pin COUNTER_reg[18]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[18]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     342                  
     Required Time:=    3658                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1148                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick              -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y      -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y      -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y      -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y      -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y            -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y      -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  g6287/Y            -       A->Y  F     INVX1          8 28.2   478   332    3648    (-,-) 
  COUNTER_reg[18]/SE -       -     F     SDFFSHQX2      8    -     -     0    3648    (-,-) 
#-------------------------------------------------------------------------------------------



Path 23: MET (10 ps) Setup Check with Pin COUNTER_reg[13]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[13]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     342                  
     Required Time:=    3658                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1148                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick              -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y      -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y      -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y      -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y      -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y            -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y      -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  g6287/Y            -       A->Y  F     INVX1          8 28.2   478   332    3648    (-,-) 
  COUNTER_reg[13]/SE -       -     F     SDFFSHQX2      8    -     -     0    3648    (-,-) 
#-------------------------------------------------------------------------------------------



Path 24: MET (10 ps) Setup Check with Pin COUNTER_reg[11]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[11]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     342                  
     Required Time:=    3658                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1148                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick              -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y      -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y      -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y      -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y      -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y            -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y      -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  g6287/Y            -       A->Y  F     INVX1          8 28.2   478   332    3648    (-,-) 
  COUNTER_reg[11]/SE -       -     F     SDFFSHQX2      8    -     -     0    3648    (-,-) 
#-------------------------------------------------------------------------------------------



Path 25: MET (10 ps) Setup Check with Pin COUNTER_reg[10]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[10]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     342                  
     Required Time:=    3658                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1148                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick              -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y      -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y      -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y      -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y      -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y            -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y      -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  g6287/Y            -       A->Y  F     INVX1          8 28.2   478   332    3648    (-,-) 
  COUNTER_reg[10]/SE -       -     F     SDFFSHQX2      8    -     -     0    3648    (-,-) 
#-------------------------------------------------------------------------------------------



Path 26: MET (10 ps) Setup Check with Pin COUNTER_reg[7]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     342                  
     Required Time:=    3658                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1148                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y     -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y     -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y     -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y     -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y           -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y     -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  g6287/Y           -       A->Y  F     INVX1          8 28.2   478   332    3648    (-,-) 
  COUNTER_reg[7]/SE -       -     F     SDFFSHQX2      8    -     -     0    3648    (-,-) 
#------------------------------------------------------------------------------------------



Path 27: MET (10 ps) Setup Check with Pin COUNTER_reg[5]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     342                  
     Required Time:=    3658                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1148                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y     -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y     -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y     -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y     -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y           -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y     -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  g6287/Y           -       A->Y  F     INVX1          8 28.2   478   332    3648    (-,-) 
  COUNTER_reg[5]/SE -       -     F     SDFFSHQX2      8    -     -     0    3648    (-,-) 
#------------------------------------------------------------------------------------------



Path 28: MET (10 ps) Setup Check with Pin COUNTER_reg[29]/CK->SI
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[29]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1288                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     R     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  F     NAND2X8         1 10.0    87    43    2543    (-,-) 
  g2__5107/Y                              -       B->Y  R     NAND2X8         1  7.2    49    47    2590    (-,-) 
  g6262/Y                                 -       B->Y  R     CLKAND2X12      2 25.3    54    98    2688    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4897/Y    -       A->Y  F     CLKINVX12       2 25.3    49    46    2734    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4896/Y    -       A->Y  R     CLKINVX12      15 49.2    72    54    2788    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6248__6297/Y -       B->Y  R     OR2X4           3 12.2    66   111    2899    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4717__6285/Y -       A->Y  F     NAND2X4         1  8.5    99    83    2982    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4655__7410/Y -       A->Y  R     NOR2X6          1 10.0    78    79    3061    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4653__2346/Y -       B->Y  F     NOR2X8          3 13.9    56    53    3114    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4650__9945/Y -       B->Y  R     NOR2X6          1 10.0    78    58    3172    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       B->Y  F     NOR2X8          6 21.9    68    62    3234    (-,-) 
  fopt6254/Y                              -       A->Y  R     CLKINVX6        1 10.0    41    43    3277    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4642__6131/Y -       B->Y  F     NAND2X8         2  9.8    73    55    3332    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4632__5526/Y -       B->Y  F     CLKAND2X12     13 49.6    90   127    3459    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4623__6417/Y -       B->Y  R     NOR2X4          1  5.5    73    65    3524    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4607__5122/Y -       B->Y  F     NOR2X2          1  5.0    64    58    3582    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4589__5107/Y -       B->Y  R     XNOR2X1         1  4.8    99   207    3788    (-,-) 
  COUNTER_reg[29]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3788    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 29: MET (15 ps) Late External Delay Assertion at pin LED[5]
          Group: clk
     Startpoint: (R) COUNTER_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) LED[5]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    1500                  
      Launch Clock:-       0                  
         Data Path:-    1485                  
             Slack:=      15                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_7_10_1 

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  COUNTER_reg[8]/CK -       -      R     (arrival)     36    -     0     -       0    (-,-) 
  COUNTER_reg[8]/Q  -       CK->Q  F     SDFFSHQX2      5 16.2   150   328     328    (-,-) 
  g6273/Y           -       A->Y   F     OR4X4          1  8.5   107   323     651    (-,-) 
  g6066__5115/Y     -       B->Y   R     NOR2X6         1  9.9    83    75     726    (-,-) 
  g6063__6131/Y     -       A->Y   F     NAND2X8        1 10.0    79    75     801    (-,-) 
  g6053__5526/Y     -       B->Y   R     NOR2X8         3 14.1    91    68     868    (-,-) 
  g6200__5107/Y     -       B->Y   F     NAND2X4        3 10.1   118    92     960    (-,-) 
  g6042__7410/Y     -       B0->Y  R     AOI21X1        1  4.8   182   131    1091    (-,-) 
  g6035__6319/Y     -       B->Y   F     NOR2X1         4 13.2   243   187    1278    (-,-) 
  g6020__3680/Y     -       A1N->Y F     OAI2BB1X1      1  3.9   159   207    1485    (-,-) 
  LED[5]            -       -      F     (port)         -    -     -     0    1485    (-,-) 
#-------------------------------------------------------------------------------------------



Path 30: MET (16 ps) Late External Delay Assertion at pin LED[2]
          Group: clk
     Startpoint: (R) COUNTER_reg[26]/CK
          Clock: (R) clk
       Endpoint: (F) LED[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    1500                  
      Launch Clock:-       0                  
         Data Path:-    1484                  
             Slack:=      16                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_7_13_1 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  COUNTER_reg[26]/CK -       -     R     (arrival)     36    -     0     -       0    (-,-) 
  COUNTER_reg[26]/Q  -       CK->Q R     SDFFSHQX2      5 17.1   141   269     269    (-,-) 
  g6268/Y            -       A->Y  R     AND4X1         1  7.1   163   361     629    (-,-) 
  g6065__1881/Y      -       A->Y  F     NAND2X4        1  7.2   100   110     739    (-,-) 
  g6265/Y            -       B->Y  R     NOR3X4         1  6.9   144   115     854    (-,-) 
  g6041__1666/Y      -       B->Y  F     NOR2X4         2 10.1    72    84     938    (-,-) 
  g6204/Y            -       A->Y  R     INVX2          3 12.6   103    77    1015    (-,-) 
  g6038__2346/Y      -       B0->Y F     OAI2BB1X4      4 11.3   128   110    1125    (-,-) 
  g6032__4733/Y      -       B0->Y F     AO21X2         4 11.3   125   205    1330    (-,-) 
  g6017__8428/Y      -       B->Y  F     OR2X1          1  3.9    86   154    1484    (-,-) 
  LED[2]             -       -     F     (port)         -    -     -     0    1484    (-,-) 
#-------------------------------------------------------------------------------------------



Path 31: MET (16 ps) Late External Delay Assertion at pin LED[3]
          Group: clk
     Startpoint: (R) COUNTER_reg[26]/CK
          Clock: (R) clk
       Endpoint: (F) LED[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    1500                  
      Launch Clock:-       0                  
         Data Path:-    1484                  
             Slack:=      16                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_7_12_1 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  COUNTER_reg[26]/CK -       -     R     (arrival)     36    -     0     -       0    (-,-) 
  COUNTER_reg[26]/Q  -       CK->Q R     SDFFSHQX2      5 17.1   141   269     269    (-,-) 
  g6268/Y            -       A->Y  R     AND4X1         1  7.1   163   361     629    (-,-) 
  g6065__1881/Y      -       A->Y  F     NAND2X4        1  7.2   100   110     739    (-,-) 
  g6265/Y            -       B->Y  R     NOR3X4         1  6.9   144   115     854    (-,-) 
  g6041__1666/Y      -       B->Y  F     NOR2X4         2 10.1    72    84     938    (-,-) 
  g6204/Y            -       A->Y  R     INVX2          3 12.6   103    77    1015    (-,-) 
  g6038__2346/Y      -       B0->Y F     OAI2BB1X4      4 11.3   128   110    1125    (-,-) 
  g6032__4733/Y      -       B0->Y F     AO21X2         4 11.3   125   205    1330    (-,-) 
  g6018__5526/Y      -       B->Y  F     OR2X1          1  3.9    86   154    1484    (-,-) 
  LED[3]             -       -     F     (port)         -    -     -     0    1484    (-,-) 
#-------------------------------------------------------------------------------------------



Path 32: MET (18 ps) Setup Check with Pin COUNTER_reg[22]/CK->SI
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[22]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1281                  
             Slack:=      18                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     F     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  R     NAND2X8         1 10.0    76    18    2518    (-,-) 
  g2__5107/Y                              -       B->Y  F     NAND2X8         1  7.2    67    61    2579    (-,-) 
  g6262/Y                                 -       B->Y  F     CLKAND2X12      2 25.3    58   105    2685    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4892/Y    -       A->Y  R     CLKINVX16       4 21.4    35    37    2721    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt/Y        -       A->Y  F     CLKINVX8       15 58.8   135    83    2804    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6218__6299/Y -       B->Y  R     NAND2X4         3 12.6    90    81    2885    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4914__6417/Y -       A->Y  F     NAND2X4         3 10.3   115    98    2983    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4700__4319/Y -       B->Y  F     OR2X4           1  9.8    75   165    3148    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       A->Y  R     NOR2X8          6 21.9   109    89    3238    (-,-) 
  fopt6254/Y                              -       A->Y  F     CLKINVX6        1 10.0    51    62    3299    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4642__6131/Y -       B->Y  R     NAND2X8         2  9.8    40    37    3336    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4632__5526/Y -       B->Y  R     CLKAND2X12     13 49.6    82   112    3448    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4619__2346/Y -       A1->Y F     OAI21X2         1  5.0   128   102    3551    (-,-) 
  sub_40_27_Y_inc_add_38_36_g5006__9945/Y -       B->Y  R     XNOR2X1         1  4.8    99   230    3781    (-,-) 
  COUNTER_reg[22]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3781    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 33: MET (18 ps) Setup Check with Pin COUNTER_reg[27]/CK->SI
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[27]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1280                  
             Slack:=      18                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     F     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  R     NAND2X8         1 10.0    76    18    2518    (-,-) 
  g2__5107/Y                              -       B->Y  F     NAND2X8         1  7.2    67    61    2579    (-,-) 
  g6262/Y                                 -       B->Y  F     CLKAND2X12      2 25.3    58   105    2685    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4892/Y    -       A->Y  R     CLKINVX16       4 21.4    35    37    2721    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt/Y        -       A->Y  F     CLKINVX8       15 58.8   135    83    2804    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6218__6299/Y -       B->Y  R     NAND2X4         3 12.6    90    81    2885    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4914__6417/Y -       A->Y  F     NAND2X4         3 10.3   115    98    2983    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4700__4319/Y -       B->Y  F     OR2X4           1  9.8    75   165    3148    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       A->Y  R     NOR2X8          6 21.9   109    89    3238    (-,-) 
  fopt6254/Y                              -       A->Y  F     CLKINVX6        1 10.0    51    62    3299    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4642__6131/Y -       B->Y  R     NAND2X8         2  9.8    40    37    3336    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4632__5526/Y -       B->Y  R     CLKAND2X12     13 49.6    82   112    3448    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4618__2883/Y -       A1->Y F     OAI21X2         1  5.0   127   102    3551    (-,-) 
  sub_40_27_Y_inc_add_38_36_g5000__4733/Y -       B->Y  R     XNOR2X1         1  4.8    99   229    3780    (-,-) 
  COUNTER_reg[27]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3780    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 34: MET (20 ps) Setup Check with Pin COUNTER_reg[17]/CK->SI
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[17]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1279                  
             Slack:=      20                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     F     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  R     NAND2X8         1 10.0    76    18    2518    (-,-) 
  g2__5107/Y                              -       B->Y  F     NAND2X8         1  7.2    67    61    2579    (-,-) 
  g6262/Y                                 -       B->Y  F     CLKAND2X12      2 25.3    58   105    2685    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4892/Y    -       A->Y  R     CLKINVX16       4 21.4    35    37    2721    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt/Y        -       A->Y  F     CLKINVX8       15 58.8   135    83    2804    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6218__6299/Y -       B->Y  R     NAND2X4         3 12.6    90    81    2885    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4914__6417/Y -       A->Y  F     NAND2X4         3 10.3   115    98    2983    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4700__4319/Y -       B->Y  F     OR2X4           1  9.8    75   165    3148    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       A->Y  R     NOR2X8          6 21.9   109    89    3238    (-,-) 
  fopt6254/Y                              -       A->Y  F     CLKINVX6        1 10.0    51    62    3299    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4642__6131/Y -       B->Y  R     NAND2X8         2  9.8    40    37    3336    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4632__5526/Y -       B->Y  R     CLKAND2X12     13 49.6    82   112    3448    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4601__5526/Y -       A1->Y F     OAI21X2         1  5.0   122   102    3551    (-,-) 
  sub_40_27_Y_inc_add_38_36_g5010__2346/Y -       B->Y  R     XNOR2X1         1  4.8    99   228    3779    (-,-) 
  COUNTER_reg[17]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3779    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 35: MET (33 ps) Setup Check with Pin COUNTER_reg[13]/CK->SI
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1266                  
             Slack:=      33                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     F     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  R     NAND2X8         1 10.0    76    18    2518    (-,-) 
  g2__5107/Y                              -       B->Y  F     NAND2X8         1  7.2    67    61    2579    (-,-) 
  g6262/Y                                 -       B->Y  F     CLKAND2X12      2 25.3    58   105    2685    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4892/Y    -       A->Y  R     CLKINVX16       4 21.4    35    37    2721    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt/Y        -       A->Y  F     CLKINVX8       15 58.8   135    83    2804    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6218__6299/Y -       B->Y  R     NAND2X4         3 12.6    90    81    2885    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4914__6417/Y -       A->Y  F     NAND2X4         3 10.3   115    98    2983    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4700__4319/Y -       B->Y  F     OR2X4           1  9.8    75   165    3148    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       A->Y  R     NOR2X8          6 21.9   109    89    3238    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4639__8246/Y -       C->Y  F     NOR3BX1         1  4.5   104    90    3327    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4637__1705/Y -       C->Y  F     OR3X1           1  5.0   120   212    3539    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4616__9315/Y -       B->Y  R     XNOR2X1         1  4.8    99   227    3766    (-,-) 
  COUNTER_reg[13]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3766    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 36: MET (55 ps) Setup Check with Pin COUNTER_reg[11]/CK->SI
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[11]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1244                  
             Slack:=      55                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     F     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  R     NAND2X8         1 10.0    76    18    2518    (-,-) 
  g2__5107/Y                              -       B->Y  F     NAND2X8         1  7.2    67    61    2579    (-,-) 
  g6262/Y                                 -       B->Y  F     CLKAND2X12      2 25.3    58   105    2685    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4897/Y    -       A->Y  R     CLKINVX12       2 25.3    45    43    2728    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4895/Y    -       A->Y  F     CLKINVX16      14 47.4    61    49    2777    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4805__5115/Y -       B->Y  R     NAND2X1         3 10.3   175   105    2882    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4743__8428/Y -       A->Y  R     AND2X4          2 11.2    77   198    3080    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4986/Y       -       A->Y  F     INVX1           2  7.5   134    98    3178    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4693__1666/Y -       B->Y  R     NOR2BX1         1  4.8   170   131    3309    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4630__4319/Y -       B0->Y F     OAI31X1         1  5.0   215   179    3488    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4615__6161/Y -       B->Y  R     XNOR2X1         1  4.8    99   256    3744    (-,-) 
  COUNTER_reg[11]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3744    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 37: MET (88 ps) Late External Delay Assertion at pin LED[9]
          Group: clk
     Startpoint: (R) current_state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) LED[9]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    1500                  
      Launch Clock:-       0                  
         Data Path:-    1412                  
             Slack:=      88                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_7_6_1 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  current_state_reg[3]/CK -       -     R     (arrival)     36    -     0     -       0    (-,-) 
  current_state_reg[3]/Q  -       CK->Q F     DFFRHQX1       3 16.5   285   378     378    (-,-) 
  g6116__9945/Y           -       A->Y  R     NOR2X6         3 13.2   115   139     517    (-,-) 
  g6267/Y                 -       C->Y  F     NAND3BX4       4 14.4   248   163     680    (-,-) 
  g6194__5477/Y           -       B->Y  R     NAND2X4        2 10.9    98   111     790    (-,-) 
  g6190/Y                 -       A->Y  F     INVX3          7 22.4   140   106     897    (-,-) 
  g6206__6260/Y           -       B->Y  F     AND2X1         4 12.1   213   198    1095    (-,-) 
  g6054__6783/Y           -       B0->Y R     AOI31X1        1  4.7   186   164    1259    (-,-) 
  g6026__8246/Y           -       A->Y  F     NAND2X1        1  3.9   157   153    1412    (-,-) 
  LED[9]                  -       -     F     (port)         -    -     -     0    1412    (-,-) 
#------------------------------------------------------------------------------------------------



Path 38: MET (112 ps) Setup Check with Pin COUNTER_reg[5]/CK->SI
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1186                  
             Slack:=     112                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#------------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  flick                                   -       -      F     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y   R     NAND2X8         1 10.0    76    18    2518    (-,-) 
  g2__5107/Y                              -       B->Y   F     NAND2X8         1  7.2    67    61    2579    (-,-) 
  g6262/Y                                 -       B->Y   F     CLKAND2X12      2 25.3    58   105    2685    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4897/Y    -       A->Y   R     CLKINVX12       2 25.3    45    43    2728    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4896/Y    -       A->Y   F     CLKINVX12      15 49.2    80    59    2787    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6248__6297/Y -       B->Y   F     OR2X4           3 12.2    85   159    2946    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4717__6285/Y -       A->Y   R     NAND2X4         1  8.5    55    58    3004    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4655__7410/Y -       A->Y   F     NOR2X6          1 10.0    49    48    3052    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4653__2346/Y -       B->Y   R     NOR2X8          3 13.8    82    57    3109    (-,-) 
  sub_40_27_Y_inc_add_38_36_g5016/Y       -       A->Y   F     INVX1           3 10.2   178   122    3231    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4644__5115/Y -       A1N->Y F     OAI2BB1X1       1  5.0   193   205    3437    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4636__2802/Y -       B->Y   R     XNOR2X1         1  4.8    99   250    3686    (-,-) 
  COUNTER_reg[5]/SI                       -       -      R     SDFFSHQX2       1    -     -     0    3686    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 39: MET (124 ps) Setup Check with Pin COUNTER_reg[16]/CK->SI
          Group: clk
     Startpoint: (R) flick
          Clock: (R) clk
       Endpoint: (R) COUNTER_reg[16]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     201                  
     Required Time:=    3799                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1175                  
             Slack:=     124                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-----------------------------------------------------------------------------------------------------------------
#              Timing Point               Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------
  flick                                   -       -     R     (arrival)       3 16.1     0     0    2500    (-,-) 
  g6028__6131/Y                           -       B->Y  F     NAND2X8         1 10.0    87    43    2543    (-,-) 
  g2__5107/Y                              -       B->Y  R     NAND2X8         1  7.2    49    47    2590    (-,-) 
  g6262/Y                                 -       B->Y  R     CLKAND2X12      2 25.3    54    98    2688    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4897/Y    -       A->Y  F     CLKINVX12       2 25.3    49    46    2734    (-,-) 
  sub_40_27_Y_inc_add_38_36_fopt4896/Y    -       A->Y  R     CLKINVX12      15 49.2    72    54    2788    (-,-) 
  sub_40_27_Y_inc_add_38_36_g6248__6297/Y -       B->Y  R     OR2X4           3 12.2    66   111    2899    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4717__6285/Y -       A->Y  F     NAND2X4         1  8.5    99    83    2982    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4655__7410/Y -       A->Y  R     NOR2X6          1 10.0    78    79    3061    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4653__2346/Y -       B->Y  F     NOR2X8          3 13.9    56    53    3114    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4650__9945/Y -       B->Y  R     NOR2X6          1 10.0    78    58    3172    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4647__4733/Y -       B->Y  F     NOR2X8          6 21.9    68    62    3234    (-,-) 
  fopt6254/Y                              -       A->Y  R     CLKINVX6        1 10.0    41    43    3277    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4642__6131/Y -       B->Y  F     NAND2X8         2  9.8    73    55    3332    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4632__5526/Y -       B->Y  F     CLKAND2X12     13 49.6    90   127    3459    (-,-) 
  sub_40_27_Y_inc_add_38_36_g4613__7482/Y -       B->Y  R     XNOR2X1         1  4.8    99   216    3675    (-,-) 
  COUNTER_reg[16]/SI                      -       -     R     SDFFSHQX2       1    -     -     0    3675    (-,-) 
#-----------------------------------------------------------------------------------------------------------------



Path 40: MET (124 ps) Setup Check with Pin COUNTER_reg[28]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[28]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     304                  
     Required Time:=    3696                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1072                  
             Slack:=     124                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick              -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y      -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y      -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y      -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y      -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y            -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y      -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  drc_bufs5424/Y     -       A->Y  F     INVX2         11 38.0   336   256    3572    (-,-) 
  COUNTER_reg[28]/SE -       -     F     SDFFSHQX2     11    -     -     0    3572    (-,-) 
#-------------------------------------------------------------------------------------------



Path 41: MET (124 ps) Setup Check with Pin COUNTER_reg[27]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[27]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     304                  
     Required Time:=    3696                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1072                  
             Slack:=     124                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick              -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y      -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y      -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y      -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y      -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y            -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y      -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  drc_bufs5424/Y     -       A->Y  F     INVX2         11 38.0   336   256    3572    (-,-) 
  COUNTER_reg[27]/SE -       -     F     SDFFSHQX2     11    -     -     0    3572    (-,-) 
#-------------------------------------------------------------------------------------------



Path 42: MET (124 ps) Setup Check with Pin COUNTER_reg[25]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[25]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     304                  
     Required Time:=    3696                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1072                  
             Slack:=     124                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick              -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y      -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y      -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y      -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y      -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y            -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y      -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  drc_bufs5424/Y     -       A->Y  F     INVX2         11 38.0   336   256    3572    (-,-) 
  COUNTER_reg[25]/SE -       -     F     SDFFSHQX2     11    -     -     0    3572    (-,-) 
#-------------------------------------------------------------------------------------------



Path 43: MET (124 ps) Setup Check with Pin COUNTER_reg[21]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[21]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     304                  
     Required Time:=    3696                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1072                  
             Slack:=     124                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick              -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y      -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y      -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y      -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y      -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y            -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y      -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  drc_bufs5424/Y     -       A->Y  F     INVX2         11 38.0   336   256    3572    (-,-) 
  COUNTER_reg[21]/SE -       -     F     SDFFSHQX2     11    -     -     0    3572    (-,-) 
#-------------------------------------------------------------------------------------------



Path 44: MET (124 ps) Setup Check with Pin COUNTER_reg[19]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[19]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     304                  
     Required Time:=    3696                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1072                  
             Slack:=     124                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick              -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y      -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y      -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y      -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y      -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y            -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y      -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  drc_bufs5424/Y     -       A->Y  F     INVX2         11 38.0   336   256    3572    (-,-) 
  COUNTER_reg[19]/SE -       -     F     SDFFSHQX2     11    -     -     0    3572    (-,-) 
#-------------------------------------------------------------------------------------------



Path 45: MET (124 ps) Setup Check with Pin COUNTER_reg[17]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[17]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     304                  
     Required Time:=    3696                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1072                  
             Slack:=     124                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick              -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y      -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y      -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y      -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y      -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y            -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y      -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  drc_bufs5424/Y     -       A->Y  F     INVX2         11 38.0   336   256    3572    (-,-) 
  COUNTER_reg[17]/SE -       -     F     SDFFSHQX2     11    -     -     0    3572    (-,-) 
#-------------------------------------------------------------------------------------------



Path 46: MET (124 ps) Setup Check with Pin COUNTER_reg[16]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[16]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     304                  
     Required Time:=    3696                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1072                  
             Slack:=     124                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick              -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y      -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y      -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y      -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y      -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y            -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y      -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  drc_bufs5424/Y     -       A->Y  F     INVX2         11 38.0   336   256    3572    (-,-) 
  COUNTER_reg[16]/SE -       -     F     SDFFSHQX2     11    -     -     0    3572    (-,-) 
#-------------------------------------------------------------------------------------------



Path 47: MET (124 ps) Setup Check with Pin COUNTER_reg[12]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[12]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     304                  
     Required Time:=    3696                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1072                  
             Slack:=     124                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  flick              -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y      -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y      -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y      -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y      -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y            -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y      -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  drc_bufs5424/Y     -       A->Y  F     INVX2         11 38.0   336   256    3572    (-,-) 
  COUNTER_reg[12]/SE -       -     F     SDFFSHQX2     11    -     -     0    3572    (-,-) 
#-------------------------------------------------------------------------------------------



Path 48: MET (124 ps) Setup Check with Pin COUNTER_reg[8]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[8]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     304                  
     Required Time:=    3696                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1072                  
             Slack:=     124                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y     -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y     -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y     -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y     -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y           -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y     -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  drc_bufs5424/Y    -       A->Y  F     INVX2         11 38.0   336   256    3572    (-,-) 
  COUNTER_reg[8]/SE -       -     F     SDFFSHQX2     11    -     -     0    3572    (-,-) 
#------------------------------------------------------------------------------------------



Path 49: MET (124 ps) Setup Check with Pin COUNTER_reg[6]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     304                  
     Required Time:=    3696                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1072                  
             Slack:=     124                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y     -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y     -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y     -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y     -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y           -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y     -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  drc_bufs5424/Y    -       A->Y  F     INVX2         11 38.0   336   256    3572    (-,-) 
  COUNTER_reg[6]/SE -       -     F     SDFFSHQX2     11    -     -     0    3572    (-,-) 
#------------------------------------------------------------------------------------------



Path 50: MET (124 ps) Setup Check with Pin COUNTER_reg[1]/CK->SE
          Group: clk
     Startpoint: (F) flick
          Clock: (R) clk
       Endpoint: (F) COUNTER_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    4000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     304                  
     Required Time:=    3696                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-    1072                  
             Slack:=     124                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_5 

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  flick             -       -     F     (arrival)      3 16.1     0     0    2500    (-,-) 
  g5411__2883/Y     -       C->Y  R     NAND3BX2       1  5.4    94    31    2531    (-,-) 
  g5409__9945/Y     -       B0->Y F     OAI21X2        2  8.0   182   127    2658    (-,-) 
  g5407__6161/Y     -       B0->Y R     AOI2BB1X2      2  9.7   176   154    2812    (-,-) 
  g5406__4733/Y     -       A->Y  F     NAND2X4        5 17.0   173   154    2966    (-,-) 
  g5426/Y           -       A->Y  R     INVX2          3 10.7   105   108    3074    (-,-) 
  g5402__6333/Y     -       B->Y  R     AND2X1         4 15.7   248   242    3316    (-,-) 
  drc_bufs5424/Y    -       A->Y  F     INVX2         11 38.0   336   256    3572    (-,-) 
  COUNTER_reg[1]/SE -       -     F     SDFFSHQX2     11    -     -     0    3572    (-,-) 
#------------------------------------------------------------------------------------------

