// Seed: 431750713
module module_0 (
    output logic id_0,
    input  wire  id_1,
    input  wire  id_2,
    input  logic id_3
);
  always id_0 <= 1'b0;
  assign id_0 = id_3;
  id_5(
      .id_0(1)
  );
endmodule
module module_1 (
    output uwire id_0,
    inout logic id_1,
    input wor id_2,
    output supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    input uwire id_7,
    inout wor id_8,
    input wand id_9,
    output supply1 id_10,
    input wor id_11,
    output supply1 id_12,
    output tri0 id_13,
    input wor id_14
);
  initial id_1 <= 1;
  module_0(
      id_1, id_11, id_4, id_1
  );
endmodule
