{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594865073738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594865073747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 20:04:33 2020 " "Processing started: Wed Jul 15 20:04:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594865073747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865073747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIMD_Proc -c SIMD_Proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIMD_Proc -c SIMD_Proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865073748 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594865074541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594865074541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_simd.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_simd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_SIMD " "Found entity 1: Pipeline_SIMD" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/winspritecharacter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/winspritecharacter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WinSpriteCharacter " "Found entity 1: WinSpriteCharacter" {  } { { "VGA/WinSpriteCharacter.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/WinSpriteCharacter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vsync_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vsync_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vsync_generator " "Found entity 1: vsync_generator" {  } { { "VGA/vsync_generator.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/vsync_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controllertb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controllertb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_ControllerTB " "Found entity 1: VGA_ControllerTB" {  } { { "VGA/VGA_ControllerTB.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/VGA_ControllerTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA/VGA_Controller.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vdisplayareaverificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vdisplayareaverificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vdisplayareaverificator " "Found entity 1: vdisplayareaverificator" {  } { { "VGA/vdisplayareaverificator.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/vdisplayareaverificator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/userselectionverificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/userselectionverificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 userSelectionVerificator " "Found entity 1: userSelectionVerificator" {  } { { "VGA/userSelectionVerificator.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/userSelectionVerificator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Substractor " "Found entity 1: Substractor" {  } { { "VGA/Substractor.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/Substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/spritepositionverificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/spritepositionverificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spritePositionVerificator " "Found entity 1: spritePositionVerificator" {  } { { "VGA/spritePositionVerificator.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/spritePositionVerificator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/spriteloader.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/spriteloader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteLoader " "Found entity 1: spriteLoader" {  } { { "VGA/spriteLoader.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/spriteLoader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/spritecharacter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/spritecharacter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SpriteCharacter " "Found entity 1: SpriteCharacter" {  } { { "VGA/SpriteCharacter.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/SpriteCharacter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprite.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sprite " "Found entity 1: Sprite" {  } { { "VGA/Sprite.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/Sprite.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sleeptb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sleeptb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sleepTB " "Found entity 1: sleepTB" {  } { { "VGA/sleepTB.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/sleepTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sleep.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sleep.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sleep " "Found entity 1: sleep" {  } { { "VGA/sleep.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/sleep.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/screendivisionverificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/screendivisionverificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screenDivisionVerificator " "Found entity 1: screenDivisionVerificator" {  } { { "VGA/screenDivisionVerificator.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/screenDivisionVerificator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Restador " "Found entity 1: Restador" {  } { { "VGA/Restador.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/Restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/randomtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/randomtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RandomTB " "Found entity 1: RandomTB" {  } { { "VGA/RandomTB.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/RandomTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Random " "Found entity 1: Random" {  } { { "VGA/Random.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/Random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/pokeballcolordecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/pokeballcolordecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pokeballColorDecoder " "Found entity 1: pokeballColorDecoder" {  } { { "VGA/pokeballColorDecoder.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/pokeballColorDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/nbitcounter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/nbitcounter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitCounter_TB " "Found entity 1: nBitCounter_TB" {  } { { "VGA/nBitCounter_TB.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/nBitCounter_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/nbitcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/nbitcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitCounter " "Found entity 1: nBitCounter" {  } { { "VGA/nBitCounter.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/nBitCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/mux2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Found entity 1: MUX2x1" {  } { { "VGA/MUX2x1.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/MUX2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/maincontrollertb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/maincontrollertb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mainControllerTB " "Found entity 1: mainControllerTB" {  } { { "VGA/mainControllerTB.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainControllerTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/maincontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/maincontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mainController " "Found entity 1: mainController" {  } { { "VGA/mainController.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/main.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "VGA/main.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/main.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/imagedividertb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/imagedividertb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imageDividerTB " "Found entity 1: imageDividerTB" {  } { { "VGA/imageDividerTB.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/imageDividerTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/imagedivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/imagedivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imageDivider " "Found entity 1: imageDivider" {  } { { "VGA/imageDivider.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/imageDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hsync_generatortb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/hsync_generatortb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hsync_generatorTB " "Found entity 1: hsync_generatorTB" {  } { { "VGA/hsync_generatorTB.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/hsync_generatorTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hsync_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/hsync_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hsync_generator " "Found entity 1: hsync_generator" {  } { { "VGA/hsync_generator.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/hsync_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hexatobinary.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/hexatobinary.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexaToBinary " "Found entity 1: hexaToBinary" {  } { { "VGA/hexaToBinary.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/hexaToBinary.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/hdisplayareaverificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/hdisplayareaverificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hdisplayareaverificator " "Found entity 1: hdisplayareaverificator" {  } { { "VGA/hdisplayareaverificator.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/hdisplayareaverificator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/gamecontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/gamecontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameController " "Found entity 1: GameController" {  } { { "VGA/GameController.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/GameController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/fsmtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/fsmtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSMTB " "Found entity 1: FSMTB" {  } { { "VGA/FSMTB.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/FSMTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "VGA/FSM.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "VGA/FlipFlop.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/FlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/equal.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/equal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 equal " "Found entity 1: equal" {  } { { "VGA/equal.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/equal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/displayareaverificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/displayareaverificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 displayAreaVerificator " "Found entity 1: displayAreaVerificator" {  } { { "VGA/displayAreaVerificator.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/displayAreaVerificator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "VGA/debounce.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/datamatrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/datamatrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMatrix " "Found entity 1: dataMatrix" {  } { { "VGA/dataMatrix.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/dataMatrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/complemento2.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/complemento2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento2 " "Found entity 1: Complemento2" {  } { { "VGA/Complemento2.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/Complemento2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/comparador.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/comparador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "VGA/Comparador.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/Comparador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/colordecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/colordecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ColorDecoder " "Found entity 1: ColorDecoder" {  } { { "VGA/ColorDecoder.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/ColorDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "VGA/clockDivider.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/charizardcolordecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/charizardcolordecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 charizardColorDecoder " "Found entity 1: charizardColorDecoder" {  } { { "VGA/charizardColorDecoder.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/charizardColorDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/changeorder.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/changeorder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 changeOrder " "Found entity 1: changeOrder" {  } { { "VGA/changeOrder.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/changeOrder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmwv.sv 1 1 " "Found 1 design units, including 1 entities, in source file regmwv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegMWV " "Found entity 1: RegMWV" {  } { { "RegMWV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegMWV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfdv.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfdv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFDV " "Found entity 1: RegFDV" {  } { { "RegFDV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegFDV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regemv.sv 1 1 " "Found 1 design units, including 1 entities, in source file regemv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegEMV " "Found entity 1: RegEMV" {  } { { "RegEMV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegEMV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdev.sv 1 1 " "Found 1 design units, including 1 entities, in source file regdev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegDEV " "Found entity 1: RegDEV" {  } { { "RegDEV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegDEV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryv.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryV " "Found entity 1: MemoryV" {  } { { "MemoryV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/MemoryV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086341 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ExtendV.sv(21) " "Verilog HDL warning at ExtendV.sv(21): extended using \"x\" or \"z\"" {  } { { "ExtendV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ExtendV.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1594865086343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendv.sv 1 1 " "Found 1 design units, including 1 entities, in source file extendv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendV " "Found entity 1: ExtendV" {  } { { "ExtendV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ExtendV.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executev.sv 1 1 " "Found 1 design units, including 1 entities, in source file executev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteV " "Found entity 1: ExecuteV" {  } { { "ExecuteV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ExecuteV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra1d RA1D DecodeV.sv(14) " "Verilog HDL Declaration information at DecodeV.sv(14): object \"ra1d\" differs only in case from object \"RA1D\" in the same scope" {  } { { "DecodeV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/DecodeV.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594865086351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra2d RA2D DecodeV.sv(14) " "Verilog HDL Declaration information at DecodeV.sv(14): object \"ra2d\" differs only in case from object \"RA2D\" in the same scope" {  } { { "DecodeV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/DecodeV.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594865086351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodev.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeV " "Found entity 1: DecodeV" {  } { { "DecodeV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/DecodeV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086353 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_UnitV.sv(78) " "Verilog HDL warning at Control_UnitV.sv(78): extended using \"x\" or \"z\"" {  } { { "Control_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Control_UnitV.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1594865086355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unitv.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unitv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_UnitV " "Found entity 1: Control_UnitV" {  } { { "Control_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Control_UnitV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_unitv.sv 2 2 " "Found 2 design units, including 2 entities, in source file condition_unitv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_UnitV " "Found entity 1: Condition_UnitV" {  } { { "Condition_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086361 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheckV " "Found entity 2: condcheckV" {  } { { "Condition_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistrosv.sv 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistrosv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistrosV " "Found entity 1: BancoRegistrosV" {  } { { "BancoRegistrosV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/BancoRegistrosV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_vec.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_vec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Vec " "Found entity 1: ALU_Vec" {  } { { "ALU_Vec.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ALU_Vec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_NBITS " "Found entity 1: ALU_NBITS" {  } { { "ALU_NBITS.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ALU_NBITS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController_tb " "Found entity 1: VGAController_tb" {  } { { "VGAController_tb.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGAController_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "VGAController.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGAController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Pipeline " "Found entity 1: testbench_Pipeline" {  } { { "testbench_Pipeline.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/testbench_Pipeline.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Hazard_Unit " "Found entity 1: tb_Hazard_Unit" {  } { { "tb_Hazard_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/tb_Hazard_Unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_completo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_Completo_tb " "Found entity 1: Sumador_Completo_tb" {  } { { "Sumador_Completo_tb.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Sumador_Completo_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_Completo " "Found entity 1: Sumador_Completo" {  } { { "Sumador_Completo.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Sumador_Completo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador_1bit " "Found entity 1: Sumador_1bit" {  } { { "Sumador_1bit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Sumador_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopcounter_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file stopcounter_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StopCounter_testbench " "Found entity 1: StopCounter_testbench" {  } { { "StopCounter_testbench.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/StopCounter_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file stopcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StopCounter " "Found entity 1: StopCounter" {  } { { "StopCounter.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/StopCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmw.sv 1 1 " "Found 1 design units, including 1 entities, in source file regmw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegMW " "Found entity 1: RegMW" {  } { { "RegMW.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegMW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfd.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFD " "Found entity 1: RegFD" {  } { { "RegFD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegFD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regem.sv 1 1 " "Found 1 design units, including 1 entities, in source file regem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegEM " "Found entity 1: RegEM" {  } { { "RegEM.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regde.sv 1 1 " "Found 1 design units, including 1 entities, in source file regde.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegDE " "Found entity 1: RegDE" {  } { { "RegDE.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RegDE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCreg " "Found entity 1: PCreg" {  } { { "PCreg.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/PCreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux3 " "Found entity 1: Mux3" {  } { { "Mux3.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file meminst_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst_testbench " "Found entity 1: MemInst_testbench" {  } { { "MemInst_testbench.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/MemInst_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst.sv 1 1 " "Found 1 design units, including 1 entities, in source file meminst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "MemInst.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/MemInst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "Hazard_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Hazard_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop_SR " "Found entity 1: FlipFlop_SR" {  } { { "FlipFlop_SR.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/FlipFlop_SR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_testbench " "Found entity 1: Fetch_testbench" {  } { { "Fetch_testbench.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Fetch_testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend_TB " "Found entity 1: Extend_TB" {  } { { "Extend_TB.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Extend_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086476 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.sv(21) " "Verilog HDL warning at Extend.sv(21): extended using \"x\" or \"z\"" {  } { { "Extend.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Extend.sv" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1594865086478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "Execute.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra1d RA1D Decode.sv(12) " "Verilog HDL Declaration information at Decode.sv(12): object \"ra1d\" differs only in case from object \"RA1D\" in the same scope" {  } { { "Decode.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Decode.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594865086485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ra2d RA2D Decode.sv(12) " "Verilog HDL Declaration information at Decode.sv(12): object \"ra2d\" differs only in case from object \"RA2D\" in the same scope" {  } { { "Decode.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Decode.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1594865086485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Decode.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086487 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_Unit.sv(78) " "Verilog HDL warning at Control_Unit.sv(78): extended using \"x\" or \"z\"" {  } { { "Control_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Control_Unit.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1594865086489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorneg.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorneg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorNeg " "Found entity 1: ContadorNeg" {  } { { "ContadorNeg.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ContadorNeg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file condition_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Unit " "Found entity 1: Condition_Unit" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086501 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistros.sv 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistros.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "BancoRegistros.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/BancoRegistros.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramv.v 1 1 " "Found 1 design units, including 1 entities, in source file ramv.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamV " "Found entity 1: RamV" {  } { { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instselector.sv 1 1 " "Found 1 design units, including 1 entities, in source file instselector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstSelector " "Found entity 1: InstSelector" {  } { { "InstSelector.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/InstSelector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vecgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vecgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VecGen " "Found entity 1: VecGen" {  } { { "VecGen.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VecGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865086527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865086527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StopCont Pipeline_SIMD.sv(34) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(34): created implicit net for \"StopCont\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086527 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_vga Pipeline_SIMD.sv(61) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(61): created implicit net for \"clock_vga\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_BLANK_N Pipeline_SIMD.sv(61) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(61): created implicit net for \"VGA_BLANK_N\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcW Pipeline_SIMD.sv(81) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(81): created implicit net for \"PCSrcW\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchTakenE Pipeline_SIMD.sv(81) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(81): created implicit net for \"BranchTakenE\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallF Pipeline_SIMD.sv(81) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(81): created implicit net for \"StallF\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallD Pipeline_SIMD.sv(81) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(81): created implicit net for \"StallD\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushD Pipeline_SIMD.sv(81) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(81): created implicit net for \"FlushD\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteW Pipeline_SIMD.sv(85) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(85): created implicit net for \"RegWriteW\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushE Pipeline_SIMD.sv(85) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(85): created implicit net for \"FlushE\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcD Pipeline_SIMD.sv(89) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(89): created implicit net for \"PCSrcD\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcE Pipeline_SIMD.sv(89) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(89): created implicit net for \"PCSrcE\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteE Pipeline_SIMD.sv(89) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(89): created implicit net for \"RegWriteE\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegE Pipeline_SIMD.sv(89) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(89): created implicit net for \"MemtoRegE\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteE Pipeline_SIMD.sv(89) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(89): created implicit net for \"MemWriteE\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchE Pipeline_SIMD.sv(89) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(89): created implicit net for \"BranchE\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcE Pipeline_SIMD.sv(89) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(89): created implicit net for \"ALUSrcE\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteWV Pipeline_SIMD.sv(94) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(94): created implicit net for \"RegWriteWV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushEV Pipeline_SIMD.sv(94) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(94): created implicit net for \"FlushEV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcDV Pipeline_SIMD.sv(98) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(98): created implicit net for \"PCSrcDV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcEV Pipeline_SIMD.sv(98) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(98): created implicit net for \"PCSrcEV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteEV Pipeline_SIMD.sv(98) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(98): created implicit net for \"RegWriteEV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegEV Pipeline_SIMD.sv(98) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(98): created implicit net for \"MemtoRegEV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteEV Pipeline_SIMD.sv(98) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(98): created implicit net for \"MemWriteEV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchEV Pipeline_SIMD.sv(98) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(98): created implicit net for \"BranchEV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcEV Pipeline_SIMD.sv(98) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(98): created implicit net for \"ALUSrcEV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcM Pipeline_SIMD.sv(108) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(108): created implicit net for \"PCSrcM\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteM Pipeline_SIMD.sv(108) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(108): created implicit net for \"RegWriteM\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteM Pipeline_SIMD.sv(108) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(108): created implicit net for \"MemWriteM\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegM Pipeline_SIMD.sv(108) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(108): created implicit net for \"MemtoRegM\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcMV Pipeline_SIMD.sv(117) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(117): created implicit net for \"PCSrcMV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteMV Pipeline_SIMD.sv(117) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(117): created implicit net for \"RegWriteMV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteMV Pipeline_SIMD.sv(117) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(117): created implicit net for \"MemWriteMV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegMV Pipeline_SIMD.sv(117) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(117): created implicit net for \"MemtoRegMV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchTakenEV Pipeline_SIMD.sv(117) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(117): created implicit net for \"BranchTakenEV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGAArdV Pipeline_SIMD.sv(130) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(130): created implicit net for \"VGAArdV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegW Pipeline_SIMD.sv(131) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(131): created implicit net for \"MemtoRegW\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086529 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcWV Pipeline_SIMD.sv(134) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(134): created implicit net for \"PCSrcWV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegWV Pipeline_SIMD.sv(134) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(134): created implicit net for \"MemtoRegWV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallFV Pipeline_SIMD.sv(167) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(167): created implicit net for \"StallFV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "StallDV Pipeline_SIMD.sv(167) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(167): created implicit net for \"StallDV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlushDV Pipeline_SIMD.sv(167) " "Verilog HDL Implicit Net warning at Pipeline_SIMD.sv(167): created implicit net for \"FlushDV\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086530 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "visible mainControllerTB.sv(9) " "Verilog HDL Implicit Net warning at mainControllerTB.sv(9): created implicit net for \"visible\"" {  } { { "VGA/mainControllerTB.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainControllerTB.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086530 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "debounce.sv(7) " "Verilog HDL Instantiation warning at debounce.sv(7): instance has no name" {  } { { "VGA/debounce.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/debounce.sv" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1594865086542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline_SIMD " "Elaborating entity \"Pipeline_SIMD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594865086686 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ColumnOut Pipeline_SIMD.sv(41) " "Verilog HDL warning at Pipeline_SIMD.sv(41): object ColumnOut used but never assigned" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 41 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1594865086697 "|Pipeline_SIMD"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "RowOut Pipeline_SIMD.sv(41) " "Verilog HDL warning at Pipeline_SIMD.sv(41): object RowOut used but never assigned" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 41 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1594865086697 "|Pipeline_SIMD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Pipeline_SIMD.sv(36) " "Verilog HDL assignment warning at Pipeline_SIMD.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594865086697 "|Pipeline_SIMD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ColumnOut 0 Pipeline_SIMD.sv(41) " "Net \"ColumnOut\" at Pipeline_SIMD.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594865086697 "|Pipeline_SIMD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RowOut 0 Pipeline_SIMD.sv(41) " "Net \"RowOut\" at Pipeline_SIMD.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594865086697 "|Pipeline_SIMD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "and_enable Pipeline_SIMD.sv(5) " "Output port \"and_enable\" at Pipeline_SIMD.sv(5) has no driver" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1594865086697 "|Pipeline_SIMD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StopCounter StopCounter:stopcount " "Elaborating entity \"StopCounter\" for hierarchy \"StopCounter:stopcount\"" {  } { { "Pipeline_SIMD.sv" "stopcount" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainController mainController:main " "Elaborating entity \"mainController\" for hierarchy \"mainController:main\"" {  } { { "Pipeline_SIMD.sv" "main" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086704 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Black mainController.sv(15) " "Verilog HDL or VHDL warning at mainController.sv(15): object \"Black\" assigned a value but never read" {  } { { "VGA/mainController.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594865086705 "|Pipeline_SIMD|mainController:main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X_POS_Win mainController.sv(20) " "Verilog HDL or VHDL warning at mainController.sv(20): object \"X_POS_Win\" assigned a value but never read" {  } { { "VGA/mainController.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594865086705 "|Pipeline_SIMD|mainController:main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_POS_Win mainController.sv(21) " "Verilog HDL or VHDL warning at mainController.sv(21): object \"Y_POS_Win\" assigned a value but never read" {  } { { "VGA/mainController.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594865086706 "|Pipeline_SIMD|mainController:main"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 mainController.sv(47) " "Verilog HDL warning at mainController.sv(47): actual bit length 32 differs from formal bit length 1" {  } { { "VGA/mainController.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv" 47 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1594865086706 "|Pipeline_SIMD|mainController:main"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 mainController.sv(48) " "Verilog HDL warning at mainController.sv(48): actual bit length 32 differs from formal bit length 1" {  } { { "VGA/mainController.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1594865086706 "|Pipeline_SIMD|mainController:main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sleep mainController:main\|sleep:timer " "Elaborating entity \"sleep\" for hierarchy \"mainController:main\|sleep:timer\"" {  } { { "VGA/mainController.sv" "timer" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 2 sleep.sv(17) " "Verilog HDL assignment warning at sleep.sv(17): truncated value with size 28 to match size of target (2)" {  } { { "VGA/sleep.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/sleep.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594865086708 "|Pipeline_ARM|mainController:main|sleep:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 2 sleep.sv(23) " "Verilog HDL assignment warning at sleep.sv(23): truncated value with size 28 to match size of target (2)" {  } { { "VGA/sleep.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/sleep.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594865086708 "|Pipeline_ARM|mainController:main|sleep:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpriteCharacter mainController:main\|SpriteCharacter:sc " "Elaborating entity \"SpriteCharacter\" for hierarchy \"mainController:main\|SpriteCharacter:sc\"" {  } { { "VGA/mainController.sv" "sc" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086709 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sprite " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sprite\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1594865086710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spritePositionVerificator mainController:main\|SpriteCharacter:sc\|spritePositionVerificator:spv " "Elaborating entity \"spritePositionVerificator\" for hierarchy \"mainController:main\|SpriteCharacter:sc\|spritePositionVerificator:spv\"" {  } { { "VGA/SpriteCharacter.sv" "spv" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/SpriteCharacter.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userSelectionVerificator mainController:main\|SpriteCharacter:sc\|spritePositionVerificator:spv\|userSelectionVerificator:usv " "Elaborating entity \"userSelectionVerificator\" for hierarchy \"mainController:main\|SpriteCharacter:sc\|spritePositionVerificator:spv\|userSelectionVerificator:usv\"" {  } { { "VGA/spritePositionVerificator.sv" "usv" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/spritePositionVerificator.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador mainController:main\|SpriteCharacter:sc\|spritePositionVerificator:spv\|userSelectionVerificator:usv\|Comparador:c1 " "Elaborating entity \"Comparador\" for hierarchy \"mainController:main\|SpriteCharacter:sc\|spritePositionVerificator:spv\|userSelectionVerificator:usv\|Comparador:c1\"" {  } { { "VGA/userSelectionVerificator.sv" "c1" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/userSelectionVerificator.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Restador mainController:main\|SpriteCharacter:sc\|spritePositionVerificator:spv\|userSelectionVerificator:usv\|Comparador:c1\|Restador:forloop\[0\].i2 " "Elaborating entity \"Restador\" for hierarchy \"mainController:main\|SpriteCharacter:sc\|spritePositionVerificator:spv\|userSelectionVerificator:usv\|Comparador:c1\|Restador:forloop\[0\].i2\"" {  } { { "VGA/Comparador.sv" "forloop\[0\].i2" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/Comparador.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ColorDecoder mainController:main\|SpriteCharacter:sc\|ColorDecoder:decoder " "Elaborating entity \"ColorDecoder\" for hierarchy \"mainController:main\|SpriteCharacter:sc\|ColorDecoder:decoder\"" {  } { { "VGA/SpriteCharacter.sv" "decoder" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/SpriteCharacter.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2x1 mainController:main\|MUX2x1:MUX " "Elaborating entity \"MUX2x1\" for hierarchy \"mainController:main\|MUX2x1:MUX\"" {  } { { "VGA/mainController.sv" "MUX" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller mainController:main\|VGA_Controller:vgac " "Elaborating entity \"VGA_Controller\" for hierarchy \"mainController:main\|VGA_Controller:vgac\"" {  } { { "VGA/mainController.sv" "vgac" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/mainController.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider mainController:main\|VGA_Controller:vgac\|clockDivider:cd1 " "Elaborating entity \"clockDivider\" for hierarchy \"mainController:main\|VGA_Controller:vgac\|clockDivider:cd1\"" {  } { { "VGA/VGA_Controller.sv" "cd1" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/VGA_Controller.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync_generator mainController:main\|VGA_Controller:vgac\|hsync_generator:hsg " "Elaborating entity \"hsync_generator\" for hierarchy \"mainController:main\|VGA_Controller:vgac\|hsync_generator:hsg\"" {  } { { "VGA/VGA_Controller.sv" "hsg" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/VGA_Controller.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitCounter mainController:main\|VGA_Controller:vgac\|hsync_generator:hsg\|nBitCounter:nb1 " "Elaborating entity \"nBitCounter\" for hierarchy \"mainController:main\|VGA_Controller:vgac\|hsync_generator:hsg\|nBitCounter:nb1\"" {  } { { "VGA/hsync_generator.sv" "nb1" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/hsync_generator.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 nBitCounter.sv(19) " "Verilog HDL assignment warning at nBitCounter.sv(19): truncated value with size 32 to match size of target (10)" {  } { { "VGA/nBitCounter.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/nBitCounter.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594865086828 "|Pipeline_ARM|mainController:main|VGA_Controller:vgac|hsync_generator:hsg|nBitCounter:nb1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync_generator mainController:main\|VGA_Controller:vgac\|vsync_generator:vsg " "Elaborating entity \"vsync_generator\" for hierarchy \"mainController:main\|VGA_Controller:vgac\|vsync_generator:vsg\"" {  } { { "VGA/VGA_Controller.sv" "vsg" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/VGA_Controller.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayAreaVerificator mainController:main\|VGA_Controller:vgac\|displayAreaVerificator:dav " "Elaborating entity \"displayAreaVerificator\" for hierarchy \"mainController:main\|VGA_Controller:vgac\|displayAreaVerificator:dav\"" {  } { { "VGA/VGA_Controller.sv" "dav" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/VGA_Controller.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdisplayareaverificator mainController:main\|VGA_Controller:vgac\|displayAreaVerificator:dav\|hdisplayareaverificator:hdv " "Elaborating entity \"hdisplayareaverificator\" for hierarchy \"mainController:main\|VGA_Controller:vgac\|displayAreaVerificator:dav\|hdisplayareaverificator:hdv\"" {  } { { "VGA/displayAreaVerificator.sv" "hdv" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/displayAreaVerificator.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vdisplayareaverificator mainController:main\|VGA_Controller:vgac\|displayAreaVerificator:dav\|vdisplayareaverificator:vdv " "Elaborating entity \"vdisplayareaverificator\" for hierarchy \"mainController:main\|VGA_Controller:vgac\|displayAreaVerificator:dav\|vdisplayareaverificator:vdv\"" {  } { { "VGA/displayAreaVerificator.sv" "vdv" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VGA/displayAreaVerificator.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:fetch " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:fetch\"" {  } { { "Pipeline_SIMD.sv" "fetch" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCreg Fetch:fetch\|PCreg:PC " "Elaborating entity \"PCreg\" for hierarchy \"Fetch:fetch\|PCreg:PC\"" {  } { { "Fetch.sv" "PC" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Fetch.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Fetch:fetch\|Mux2:mux_pc4 " "Elaborating entity \"Mux2\" for hierarchy \"Fetch:fetch\|Mux2:mux_pc4\"" {  } { { "Fetch.sv" "mux_pc4" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Fetch.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInst Fetch:fetch\|MemInst:MI " "Elaborating entity \"MemInst\" for hierarchy \"Fetch:fetch\|MemInst:MI\"" {  } { { "Fetch.sv" "MI" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Fetch.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086927 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "19 0 255 MemInst.sv(7) " "Verilog HDL warning at MemInst.sv(7): number of words (19) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "MemInst.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/MemInst.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1594865086929 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(12) " "Verilog HDL assignment warning at instrucciones.txt(12): truncated value with size 28 to match size of target (27)" {  } { { "D:\\ArquiII\\GitVersion\\Proyecto_2_Arqui_2_SIMD\\SystemVerilog\\instrucciones.txt" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/instrucciones.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594865086929 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 27 instrucciones.txt(15) " "Verilog HDL assignment warning at instrucciones.txt(15): truncated value with size 28 to match size of target (27)" {  } { { "D:\\ArquiII\\GitVersion\\Proyecto_2_Arqui_2_SIMD\\SystemVerilog\\instrucciones.txt" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/instrucciones.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594865086929 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 MemInst.sv(4) " "Net \"RAM.data_a\" at MemInst.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "MemInst.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/MemInst.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594865086929 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 MemInst.sv(4) " "Net \"RAM.waddr_a\" at MemInst.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "MemInst.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/MemInst.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594865086929 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 MemInst.sv(4) " "Net \"RAM.we_a\" at MemInst.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "MemInst.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/MemInst.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594865086929 "|Pipeline_SIMD|Fetch:fetch|MemInst:MI"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstSelector Fetch:fetch\|InstSelector:is " "Elaborating entity \"InstSelector\" for hierarchy \"Fetch:fetch\|InstSelector:is\"" {  } { { "Fetch.sv" "is" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Fetch.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFD Fetch:fetch\|RegFD:regfd " "Elaborating entity \"RegFD\" for hierarchy \"Fetch:fetch\|RegFD:regfd\"" {  } { { "Fetch.sv" "regfd" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Fetch.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:decode " "Elaborating entity \"Decode\" for hierarchy \"Decode:decode\"" {  } { { "Pipeline_SIMD.sv" "decode" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Decode:decode\|Control_Unit:controlUnit " "Elaborating entity \"Control_Unit\" for hierarchy \"Decode:decode\|Control_Unit:controlUnit\"" {  } { { "Decode.sv" "controlUnit" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Decode.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Decode:decode\|Mux2:mux_ra1 " "Elaborating entity \"Mux2\" for hierarchy \"Decode:decode\|Mux2:mux_ra1\"" {  } { { "Decode.sv" "mux_ra1" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Decode.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistros Decode:decode\|BancoRegistros:BR " "Elaborating entity \"BancoRegistros\" for hierarchy \"Decode:decode\|BancoRegistros:BR\"" {  } { { "Decode.sv" "BR" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Decode.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend Decode:decode\|Extend:extend " "Elaborating entity \"Extend\" for hierarchy \"Decode:decode\|Extend:extend\"" {  } { { "Decode.sv" "extend" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Decode.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDE Decode:decode\|RegDE:regde " "Elaborating entity \"RegDE\" for hierarchy \"Decode:decode\|RegDE:regde\"" {  } { { "Decode.sv" "regde" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Decode.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeV DecodeV:decodeV " "Elaborating entity \"DecodeV\" for hierarchy \"DecodeV:decodeV\"" {  } { { "Pipeline_SIMD.sv" "decodeV" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_UnitV DecodeV:decodeV\|Control_UnitV:controlUnit " "Elaborating entity \"Control_UnitV\" for hierarchy \"DecodeV:decodeV\|Control_UnitV:controlUnit\"" {  } { { "DecodeV.sv" "controlUnit" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/DecodeV.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistrosV DecodeV:decodeV\|BancoRegistrosV:BR " "Elaborating entity \"BancoRegistrosV\" for hierarchy \"DecodeV:decodeV\|BancoRegistrosV:BR\"" {  } { { "DecodeV.sv" "BR" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/DecodeV.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865086994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtendV DecodeV:decodeV\|ExtendV:extend " "Elaborating entity \"ExtendV\" for hierarchy \"DecodeV:decodeV\|ExtendV:extend\"" {  } { { "DecodeV.sv" "extend" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/DecodeV.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDEV DecodeV:decodeV\|RegDEV:regde " "Elaborating entity \"RegDEV\" for hierarchy \"DecodeV:decodeV\|RegDEV:regde\"" {  } { { "DecodeV.sv" "regde" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/DecodeV.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:execute " "Elaborating entity \"Execute\" for hierarchy \"Execute:execute\"" {  } { { "Pipeline_SIMD.sv" "execute" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 Execute:execute\|Mux3:mux_ra1E " "Elaborating entity \"Mux3\" for hierarchy \"Execute:execute\|Mux3:mux_ra1E\"" {  } { { "Execute.sv" "mux_ra1E" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Execute.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execute:execute\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Execute:execute\|ALU:alu\"" {  } { { "Execute.sv" "alu" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Execute.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_Completo Execute:execute\|ALU:alu\|Sumador_Completo:sumador " "Elaborating entity \"Sumador_Completo\" for hierarchy \"Execute:execute\|ALU:alu\|Sumador_Completo:sumador\"" {  } { { "ALU.sv" "sumador" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_1bit Execute:execute\|ALU:alu\|Sumador_Completo:sumador\|Sumador_1bit:forloop\[0\].sumador " "Elaborating entity \"Sumador_1bit\" for hierarchy \"Execute:execute\|ALU:alu\|Sumador_Completo:sumador\|Sumador_1bit:forloop\[0\].sumador\"" {  } { { "Sumador_Completo.sv" "forloop\[0\].sumador" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Sumador_Completo.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Unit Execute:execute\|Condition_Unit:condUnit " "Elaborating entity \"Condition_Unit\" for hierarchy \"Execute:execute\|Condition_Unit:condUnit\"" {  } { { "Execute.sv" "condUnit" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Execute.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr Execute:execute\|Condition_Unit:condUnit\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"Execute:execute\|Condition_Unit:condUnit\|flopenr:flagreg1\"" {  } { { "Condition_Unit.sv" "flagreg1" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck Execute:execute\|Condition_Unit:condUnit\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"Execute:execute\|Condition_Unit:condUnit\|condcheck:cc\"" {  } { { "Condition_Unit.sv" "cc" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087127 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(48) " "Verilog HDL Case Statement warning at Condition_Unit.sv(48): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 48 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087150 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(52) " "Verilog HDL Case Statement warning at Condition_Unit.sv(52): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 52 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087150 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(54) " "Verilog HDL Case Statement warning at Condition_Unit.sv(54): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 54 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087150 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(56) " "Verilog HDL Case Statement warning at Condition_Unit.sv(56): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 56 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087151 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(58) " "Verilog HDL Case Statement warning at Condition_Unit.sv(58): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 58 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087151 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(60) " "Verilog HDL Case Statement warning at Condition_Unit.sv(60): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087151 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(62) " "Verilog HDL Case Statement warning at Condition_Unit.sv(62): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087151 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(64) " "Verilog HDL Case Statement warning at Condition_Unit.sv(64): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087151 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(66) " "Verilog HDL Case Statement warning at Condition_Unit.sv(66): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087151 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(70) " "Verilog HDL Case Statement warning at Condition_Unit.sv(70): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 70 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087151 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(72) " "Verilog HDL Case Statement warning at Condition_Unit.sv(72): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087151 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_Unit.sv(74) " "Verilog HDL Case Statement warning at Condition_Unit.sv(74): case item expression never matches the case expression" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 74 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087151 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Condition_Unit.sv(68) " "Verilog HDL Case Statement warning at Condition_Unit.sv(68): case item expression covers a value already covered by a previous case item" {  } { { "Condition_Unit.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_Unit.sv" 68 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1594865087151 "|Pipeline_SIMD|Execute:execute|Condition_Unit:condUnit|condcheck:cc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegEM Execute:execute\|RegEM:regem " "Elaborating entity \"RegEM\" for hierarchy \"Execute:execute\|RegEM:regem\"" {  } { { "Execute.sv" "regem" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Execute.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteV ExecuteV:executeV " "Elaborating entity \"ExecuteV\" for hierarchy \"ExecuteV:executeV\"" {  } { { "Pipeline_SIMD.sv" "executeV" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3 ExecuteV:executeV\|Mux3:mux_ra1E " "Elaborating entity \"Mux3\" for hierarchy \"ExecuteV:executeV\|Mux3:mux_ra1E\"" {  } { { "ExecuteV.sv" "mux_ra1E" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ExecuteV.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 ExecuteV:executeV\|Mux2:mux_op2 " "Elaborating entity \"Mux2\" for hierarchy \"ExecuteV:executeV\|Mux2:mux_op2\"" {  } { { "ExecuteV.sv" "mux_op2" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ExecuteV.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Vec ExecuteV:executeV\|ALU_Vec:alu_vec " "Elaborating entity \"ALU_Vec\" for hierarchy \"ExecuteV:executeV\|ALU_Vec:alu_vec\"" {  } { { "ExecuteV.sv" "alu_vec" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ExecuteV.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_NBITS ExecuteV:executeV\|ALU_Vec:alu_vec\|ALU_NBITS:alu1 " "Elaborating entity \"ALU_NBITS\" for hierarchy \"ExecuteV:executeV\|ALU_Vec:alu_vec\|ALU_NBITS:alu1\"" {  } { { "ALU_Vec.sv" "alu1" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ALU_Vec.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 ExecuteV:executeV\|ALU_Vec:alu_vec\|ALU_NBITS:alu1\|mux_4to1:muxd " "Elaborating entity \"mux_4to1\" for hierarchy \"ExecuteV:executeV\|ALU_Vec:alu_vec\|ALU_NBITS:alu1\|mux_4to1:muxd\"" {  } { { "ALU_NBITS.sv" "muxd" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ALU_NBITS.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 ExecuteV:executeV\|ALU_Vec:alu_vec\|ALU_NBITS:alu1\|mux_4to1:muxd\|mux_2to1:mux1 " "Elaborating entity \"mux_2to1\" for hierarchy \"ExecuteV:executeV\|ALU_Vec:alu_vec\|ALU_NBITS:alu1\|mux_4to1:muxd\|mux_2to1:mux1\"" {  } { { "mux_4to1.sv" "mux1" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/mux_4to1.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_UnitV ExecuteV:executeV\|Condition_UnitV:condUnit " "Elaborating entity \"Condition_UnitV\" for hierarchy \"ExecuteV:executeV\|Condition_UnitV:condUnit\"" {  } { { "ExecuteV.sv" "condUnit" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ExecuteV.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheckV ExecuteV:executeV\|Condition_UnitV:condUnit\|condcheckV:cc " "Elaborating entity \"condcheckV\" for hierarchy \"ExecuteV:executeV\|Condition_UnitV:condUnit\|condcheckV:cc\"" {  } { { "Condition_UnitV.sv" "cc" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087263 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(52) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(52): case item expression never matches the case expression" {  } { { "Condition_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 52 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087263 "|Pipeline_ARM|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(54) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(54): case item expression never matches the case expression" {  } { { "Condition_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 54 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087263 "|Pipeline_ARM|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(56) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(56): case item expression never matches the case expression" {  } { { "Condition_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 56 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087264 "|Pipeline_ARM|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(58) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(58): case item expression never matches the case expression" {  } { { "Condition_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 58 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087264 "|Pipeline_ARM|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(60) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(60): case item expression never matches the case expression" {  } { { "Condition_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087264 "|Pipeline_ARM|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(62) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(62): case item expression never matches the case expression" {  } { { "Condition_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087264 "|Pipeline_ARM|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(64) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(64): case item expression never matches the case expression" {  } { { "Condition_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087264 "|Pipeline_ARM|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(66) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(66): case item expression never matches the case expression" {  } { { "Condition_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087264 "|Pipeline_ARM|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(68) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(68): case item expression never matches the case expression" {  } { { "Condition_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 68 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087264 "|Pipeline_ARM|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(70) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(70): case item expression never matches the case expression" {  } { { "Condition_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 70 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087264 "|Pipeline_ARM|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(72) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(72): case item expression never matches the case expression" {  } { { "Condition_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087264 "|Pipeline_ARM|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Condition_UnitV.sv(74) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(74): case item expression never matches the case expression" {  } { { "Condition_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 74 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1594865087264 "|Pipeline_ARM|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Condition_UnitV.sv(50) " "Verilog HDL Case Statement warning at Condition_UnitV.sv(50): case item expression covers a value already covered by a previous case item" {  } { { "Condition_UnitV.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Condition_UnitV.sv" 50 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1594865087264 "|Pipeline_ARM|ExecuteV:executeV|Condition_UnitV:condUnit|condcheckV:cc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegEMV ExecuteV:executeV\|RegEMV:regem " "Elaborating entity \"RegEMV\" for hierarchy \"ExecuteV:executeV\|RegEMV:regem\"" {  } { { "ExecuteV.sv" "regem" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/ExecuteV.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:memory\"" {  } { { "Pipeline_SIMD.sv" "memory" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087274 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wren_bV Memory.sv(28) " "Verilog HDL or VHDL warning at Memory.sv(28): object \"wren_bV\" assigned a value but never read" {  } { { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594865087282 "|Pipeline_ARM|Memory:memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_bV Memory.sv(29) " "Verilog HDL or VHDL warning at Memory.sv(29): object \"data_bV\" assigned a value but never read" {  } { { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1594865087282 "|Pipeline_ARM|Memory:memory"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGADataV Memory.sv(14) " "Output port \"VGADataV\" at Memory.sv(14) has no driver" {  } { { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1594865087282 "|Pipeline_ARM|Memory:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Memory:memory\|RAM:memdatos " "Elaborating entity \"RAM\" for hierarchy \"Memory:memory\|RAM:memdatos\"" {  } { { "Memory.sv" "memdatos" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RAM.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RAM.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memdata.mif " "Parameter \"init_file\" = \"memdata.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865087381 ""}  } { { "RAM.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RAM.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594865087381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5mk2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5mk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5mk2 " "Found entity 1: altsyncram_5mk2" {  } { { "db/altsyncram_5mk2.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_5mk2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865087528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865087528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5mk2 Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated " "Elaborating entity \"altsyncram_5mk2\" for hierarchy \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865087603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865087603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_5mk2.tdf" "decode2" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_5mk2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865087671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865087671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|decode_61a:rden_decode_a " "Elaborating entity \"decode_61a\" for hierarchy \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|decode_61a:rden_decode_a\"" {  } { { "db/altsyncram_5mk2.tdf" "rden_decode_a" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_5mk2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865087742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865087742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"Memory:memory\|RAM:memdatos\|altsyncram:altsyncram_component\|altsyncram_5mk2:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_5mk2.tdf" "mux4" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_5mk2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865087745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VecGen Memory:memory\|VecGen:vecG " "Elaborating entity \"VecGen\" for hierarchy \"Memory:memory\|VecGen:vecG\"" {  } { { "Memory.sv" "vecG" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865088031 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "VecGen.sv(57) " "Verilog HDL Case Statement warning at VecGen.sv(57): can't check case statement for completeness because the case expression has too many possible states" {  } { { "VecGen.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/VecGen.sv" 57 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1594865088035 "|Pipeline_ARM|Memory:memory|VecGen:vecG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Memory:memory\|Mux2:vecAddres " "Elaborating entity \"Mux2\" for hierarchy \"Memory:memory\|Mux2:vecAddres\"" {  } { { "Memory.sv" "vecAddres" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865088039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamV Memory:memory\|RamV:memdatosV " "Elaborating entity \"RamV\" for hierarchy \"Memory:memory\|RamV:memdatosV\"" {  } { { "Memory.sv" "memdatosV" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865088048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\"" {  } { { "RamV.v" "altsyncram_component" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865088065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\"" {  } { { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865088068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865088068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865088068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:\\ArquiII\\Pixeles\\RAM.mif " "Parameter \"init_file\" = \"D:\\ArquiII\\Pixeles\\RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865088068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865088068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865088068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865088068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865088068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865088068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865088068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865088068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865088068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865088068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865088068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Parameter \"width_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865088068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1594865088068 ""}  } { { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1594865088068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ip1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ip1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ip1 " "Found entity 1: altsyncram_0ip1" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865088561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865088561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ip1 Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated " "Elaborating entity \"altsyncram_0ip1\" for hierarchy \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865088563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2jb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2jb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2jb " "Found entity 1: mux_2jb" {  } { { "db/mux_2jb.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/mux_2jb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594865088728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865088728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2jb Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|mux_2jb:mux2 " "Elaborating entity \"mux_2jb\" for hierarchy \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|mux_2jb:mux2\"" {  } { { "db/altsyncram_0ip1.tdf" "mux2" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865088732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegMW Memory:memory\|RegMW:regmw " "Elaborating entity \"RegMW\" for hierarchy \"Memory:memory\|RegMW:regmw\"" {  } { { "Memory.sv" "regmw" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865090538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegMWV Memory:memory\|RegMWV:regmwV " "Elaborating entity \"RegMWV\" for hierarchy \"Memory:memory\|RegMWV:regmwV\"" {  } { { "Memory.sv" "regmwV" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865090541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit Hazard_Unit:hazard " "Elaborating entity \"Hazard_Unit\" for hierarchy \"Hazard_Unit:hazard\"" {  } { { "Pipeline_SIMD.sv" "hazard" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865090551 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a0 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a3 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a4 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a5 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a6 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a7 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a8 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a9 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a10 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a11 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a12 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a13 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a14 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a15 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a16 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a17 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a18 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a19 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a20 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a21 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a22 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a23 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a24 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a25 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a26 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a27 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a28 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a29 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a30 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a31 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a32 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a33 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a34 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a35 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a36 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a37 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a38 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a39 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a40 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a41 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a42 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a43 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a44 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a45 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a46 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a47 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a48 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a49 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a50 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a51 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a52 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a53 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a54 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a55 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a56 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a57 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a58 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a59 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a60 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a61 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a62 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a63 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a64 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a65 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a66 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a67 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a68 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a69 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a70 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a71 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a72 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a73 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a74 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a75 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a76 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a77 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a78 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 1997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a79 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a80 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a81 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a82 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a83 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a84 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a85 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a86 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a87 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a88 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a89 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a90 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a91 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a92 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a93 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a94 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a95 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a96 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a97 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a98 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a99 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a100 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a101 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a102 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a103 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a104 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a105 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a106 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a107 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a108 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a109 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a110 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a111 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a112 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a113 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a114 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a115 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a116 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a117 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a118 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 2997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a119 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a120 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a121 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a122 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a123 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a124 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a125 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a126 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a127 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a128 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a129 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a130 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a131 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a132 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a133 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a134 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a135 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a136 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a137 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a138 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a139 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a140 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a141 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a142 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a143 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a144 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a145 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a146 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a147 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a148 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a149 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a150 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a151 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a152 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a153 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a154 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a155 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a156 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a157 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a158 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 3997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a159 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a160 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a161 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a162 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a163 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a164 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a165 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a166 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a167 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a168 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a169 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a170 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a171 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a172 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a173 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a174 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a175 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a176 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a177 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a178 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a179 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a180 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a181 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a182 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a183 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a184 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a185 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a186 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a187 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a188 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a189 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a190 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a191 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a192 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a193 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a194 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a195 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a196 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a197 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a198 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 4997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a199 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a200 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a201 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a202 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a203 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a204 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a205 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a206 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a207 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a208 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a209 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a210 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a211 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a212 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a213 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a214 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a215 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a216 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a217 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a218 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a219 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a220 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a221 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a222 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a223 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a224 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a225 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a226 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a227 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a228 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a229 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a230 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a231 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a232 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a233 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a234 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a235 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a236 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a237 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a238 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 5997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a239 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a240 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a241 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a242 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a243 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a244 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a245 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a246 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a247 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a248 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a249 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a250 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a251 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a252 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a253 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a254 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a255 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a256 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a257 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a258 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a259 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a260 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a261 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a262 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a263 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a264 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a265 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a266 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a267 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a268 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a269 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a270 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a271 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a272 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a273 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a274 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a275 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a276 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a277 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a278 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 6997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a279 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a280 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a281 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a282 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a283 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a284 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a285 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a286 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a287 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a288 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a289 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a290 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a291 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a292 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a293 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a294 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a295 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a296 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a297 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a298 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a299 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a300 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a301 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a302 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a303 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a304 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a305 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a306 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a307 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a308 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a309 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a310 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a311 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a312 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a313 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a314 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a315 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a316 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a317 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a318 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 7997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a319 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a320 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a321 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a322 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a323 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a324 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a325 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a326 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a327 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a328 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a329 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a330 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a331 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a332 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a333 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a334 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a335 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a336 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a337 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a338 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a339 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a340 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a341 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a342 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a343 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a344 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a345 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a346 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a347 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a348 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a349 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a350 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a351 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a352 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a353 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a354 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a355 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a356 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a357 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a358 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 8997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a359 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a360 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a361 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a362 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a363 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a364 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a365 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a366 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a367 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a368 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a369 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a370 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a370"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a371 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a371"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a372 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a373 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a374 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a375 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a376 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a377 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a378 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a379 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a380 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a380"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a381 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a381"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a382 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a382"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a383 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a383"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a384 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a385 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a386 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a386"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a387 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a387"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a388 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a388"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a389 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a389"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a390 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a390"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a391 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a391"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a392 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a392"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a393 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a393"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a394 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a394"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a395 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a395"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a396 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a396"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a397 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a397"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a398 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 9997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a398"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a399 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a399"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a400 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a401 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a402 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a402"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a403 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a403"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a404 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a404"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a405 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a405"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a406 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a406"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a407 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a407"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a408 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a408"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a409 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a409"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a410 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a410"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a411 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a411"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a412 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a413 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a413"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a414 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a414"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a415 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a415"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a416 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a417 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a418 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a418"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a419 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a419"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a420 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a420"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a421 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a421"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a422 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a422"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a423 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a423"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a424 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a424"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a425 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a425"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a426 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a426"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a427 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a427"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a428 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a428"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a429 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a429"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a430 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a430"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a431 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a431"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a432 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a432"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a433 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a433"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a434 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a434"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a435 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a435"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a436 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a436"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a437 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a437"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a438 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 10997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a438"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a439 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a439"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a440 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a440"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a441 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a441"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a442 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a442"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a443 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a443"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a444 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a444"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a445 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a445"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a446 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a446"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a447 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a447"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a448 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a448"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a449 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a449"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a450 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a450"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a451 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a451"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a452 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a452"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a453 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a453"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a454 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a454"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a455 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a455"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a456 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a456"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a457 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a457"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a458 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a458"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a459 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a459"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a460 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a460"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a461 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a461"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a462 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a462"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a463 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a463"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a464 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a465 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a466 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a466"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a467 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a467"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a468 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a468"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a469 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a469"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a470 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a470"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a471 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a471"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a472 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a472"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a473 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a473"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a474 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a474"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a475 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a475"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a476 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a476"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a477 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a477"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a478 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 11997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a478"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a479 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a479"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a480 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a480"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a481 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a481"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a482 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a482"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a483 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a483"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a484 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a484"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a485 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a485"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a486 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a486"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a487 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a487"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a488 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a488"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a489 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a489"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a490 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a490"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a491 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a491"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a492 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a492"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a493 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a493"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a494 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a494"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a495 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a495"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a496 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a496"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a497 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a497"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a498 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a498"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a499 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a499"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a500 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a500"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a501 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a501"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a502 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a502"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a503 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a503"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a504 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a504"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a505 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a505"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a506 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a506"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a507 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a507"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a508 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a508"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a509 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a509"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a510 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a510"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a511 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a511"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a512 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a512"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a513 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a513"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a514 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a514"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a515 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a515"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a516 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a516"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a517 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a517"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a518 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 12997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a518"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a519 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a519"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a520 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a520"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a521 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a521"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a522 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a522"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a523 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a523"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a524 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a524"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a525 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a525"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a526 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a526"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a527 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a527"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a528 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a528"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a529 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a529"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a530 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a530"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a531 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a531"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a532 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a532"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a533 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a533"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a534 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a534"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a535 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a535"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a536 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a537 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a537"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a538 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a538"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a539 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a539"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a540 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a540"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a541 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a541"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a542 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a542"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a543 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a543"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a544 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a544"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a545 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a545"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a546 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a546"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a547 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a547"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a548 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a548"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a549 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a549"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a550 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a550"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a551 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a551"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a552 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a552"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a553 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a554 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a554"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a555 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a555"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a556 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a556"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a557 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a557"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a558 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 13997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a558"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a559 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a559"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a560 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a560"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a561 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a561"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a562 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a562"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a563 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a563"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a564 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a564"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a565 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a565"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a566 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a566"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a567 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a567"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a568 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a568"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a569 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a569"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a570 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a570"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a571 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a571"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a572 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a572"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a573 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a573"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a574 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a574"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a575 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a575"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a576 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a576"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a577 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a577"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a578 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a578"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a579 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a579"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a580 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a580"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a581 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a581"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a582 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a582"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a583 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a583"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a584 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a584"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a585 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a585"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a586 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a586"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a587 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a588 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a588"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a589 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a589"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a590 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a590"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a591 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a591"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a592 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a592"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a593 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a593"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a594 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a594"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a595 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a595"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a596 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a596\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a596"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a597 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a597\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a597"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a598 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a598\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 14997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a598"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a599 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a599\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a599"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a600 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a600\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a600"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a601 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a601\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a601"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a602 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a602\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a602"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a603 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a603\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a603"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a604 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a604\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a604"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a605 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a605\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a605"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a606 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a606\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a606"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a607 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a607\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a607"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a608 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a608\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a608"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a609 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a609\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a609"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a610 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a610\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a610"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a611 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a611\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a611"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a612 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a612\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a612"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a613 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a613\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a613"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a614 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a614\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a614"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a615 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a615\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a615"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a616 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a616\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a616"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a617 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a617\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a617"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a618 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a618\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a618"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a619 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a619\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a619"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a620 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a620\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a620"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a621 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a621\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a621"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a622 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a622\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a622"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a623 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a623\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a623"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a624 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a624\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a624"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a625 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a625\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a625"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a626 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a626\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a626"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a627 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a627\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a627"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a628 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a628\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a628"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a629 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a629\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a629"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a630 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a630\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a630"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a631 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a631"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a632 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a632"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a633 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a633"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a634 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a634"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a635 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a635"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a636 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a636\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a636"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a637 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a637\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a637"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a638 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a638\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 15997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a638"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a639 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a639\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a639"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a640 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a640\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a640"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a641 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a641\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a641"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a642 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a642\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a642"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a643 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a643\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a643"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a644 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a644\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a644"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a645 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a645\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a645"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a646 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a646\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a646"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a647 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a647\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a647"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a648 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a648\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a648"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a649 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a649\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a649"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a650 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a650\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a650"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a651 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a651\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a651"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a652 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a652\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a652"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a653 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a653\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a653"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a654 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a654\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a654"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a655 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a655\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a655"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a656 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a656\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a656"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a657 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a657\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a657"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a658 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a658\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a659 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a659\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a659"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a660 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a660\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a660"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a661 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a661\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a661"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a662 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a662\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a662"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a663 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a663\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a663"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a664 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a664\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a664"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a665 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a665\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a665"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a666 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a666\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a666"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a667 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a667\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a667"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a668 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a668\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a668"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a669 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a669\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a669"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a670 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a670\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a670"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a671 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a671\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a671"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a672 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a672\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a672"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a673 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a673\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a673"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a674 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a674\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a674"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a675 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a675\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a675"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a676 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a676\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a676"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a677 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a677\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a677"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a678 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a678\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 16997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a678"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a679 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a679\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a679"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a680 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a680\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a680"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a681 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a681\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a681"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a682 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a682\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a682"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a683 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a683\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a683"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a684 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a684\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a684"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a685 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a685\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a685"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a686 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a686\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a686"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a687 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a687\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a687"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a688 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a688\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a688"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a689 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a689\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a689"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a690 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a690\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a690"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a691 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a691\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a691"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a692 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a692\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a692"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a693 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a693\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a693"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a694 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a694\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a694"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a695 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a695\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a695"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a696 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a696\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a696"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a697 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a697\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a697"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a698 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a698\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a698"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a699 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a699\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a699"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a700 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a700\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a700"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a701 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a701\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a701"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a702 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a702\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a702"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a703 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a703\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a703"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a704 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a704\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a704"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a705 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a705\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a705"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a706 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a706\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a706"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a707 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a707\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a707"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a708 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a708\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a708"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a709 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a709\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a709"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a710 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a710\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a710"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a711 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a711\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a711"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a712 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a712\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a712"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a713 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a713\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a713"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a714 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a714\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a714"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a715 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a715\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a716 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a716\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a716"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a717 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a717\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a717"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a718 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a718\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 17997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a718"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a719 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a719\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a719"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a720 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a720\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a720"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a721 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a721\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a721"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a722 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a722\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a722"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a723 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a723\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a723"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a724 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a724\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a724"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a725 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a725\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a725"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a726 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a726\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a726"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a727 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a727\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a727"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a728 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a728\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a728"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a729 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a729\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a729"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a730 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a730\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a730"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a731 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a731\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a731"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a732 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a732\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a732"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a733 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a733\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a733"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a734 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a734\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a734"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a735 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a735\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a735"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a736 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a736\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a736"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a737 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a737\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a737"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a738 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a738\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a738"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a739 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a739\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a739"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a740 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a740\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a740"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a741 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a741\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a741"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a742 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a742\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a742"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a743 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a743\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a743"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a744 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a744\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a744"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a745 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a745\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a745"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a746 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a746\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a746"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a747 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a747\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a747"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a748 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a748\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a748"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a749 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a749\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a749"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a750 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a750\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a750"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a751 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a751\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a751"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a752 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a752\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a752"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a753 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a753\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a753"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a754 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a754\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a754"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a755 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a755\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a755"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a756 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a756\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a756"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a757 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a757\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a757"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a758 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a758\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 18997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a758"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a759 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a759\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a759"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a760 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a760\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a760"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a761 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a761\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a761"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a762 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a762\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a762"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a763 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a763\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a763"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a764 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a764\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a764"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a765 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a765\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a765"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a766 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a766\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a766"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a767 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a767\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a767"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a768 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a768\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a768"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a769 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a769\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a769"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a770 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a770\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a771 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a771\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a771"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a772 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a772\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a772"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a773 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a773\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a773"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a774 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a774\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a774"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a775 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a775\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a775"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a776 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a776\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a776"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a777 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a777\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a777"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a778 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a778\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a778"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a779 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a779\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a779"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a780 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a780\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a780"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a781 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a781\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a781"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a782 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a782\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a782"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a783 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a783\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a783"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a784 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a784\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a784"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a785 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a785\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a785"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a786 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a786\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a786"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a787 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a787\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a787"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a788 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a788\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a789 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a789\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a789"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a790 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a790\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a790"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a791 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a791\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a791"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a792 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a792\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a792"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a793 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a793\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a793"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a794 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a794\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a794"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a795 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a795\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a795"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a796 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a796\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a796"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a797 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a797\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a797"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a798 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a798\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 19997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a798"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a799 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a799\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a799"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a800 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a800\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a800"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a801 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a801\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a801"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a802 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a802\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a802"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a803 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a803\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a804 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a804\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a804"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a805 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a805\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a805"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a806 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a806\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a806"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a807 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a807\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a807"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a808 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a808\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a808"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a809 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a809\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a809"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a810 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a810\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a810"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a811 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a811\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a811"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a812 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a812\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a812"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a813 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a813\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a813"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a814 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a814\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a814"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a815 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a815\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a815"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a816 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a816\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a816"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a817 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a817\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a817"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a818 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a818\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a818"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a819 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a819\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a819"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a820 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a820\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a820"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a821 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a821\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a821"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a822 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a822\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a822"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a823 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a823\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a823"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a824 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a824\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a824"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a825 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a825\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a825"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a826 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a826\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a826"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a827 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a827\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a827"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a828 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a828\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a828"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a829 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a829\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a829"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a830 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a830\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a830"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a831 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a831\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a831"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a832 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a832\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a832"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a833 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a833\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a833"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a834 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a834\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a835 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a835\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a835"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a836 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a836\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a836"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a837 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a837\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a837"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a838 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a838\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 20997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a838"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a839 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a839\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a839"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a840 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a840\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a840"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a841 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a841\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a841"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a842 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a842\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a842"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a843 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a843\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a843"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a844 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a844\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a844"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a845 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a845\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a845"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a846 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a846\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a846"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a847 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a847\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a847"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a848 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a848\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a848"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a849 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a849\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a849"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a850 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a850\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a850"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a851 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a851\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a851"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a852 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a852\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a853 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a853\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a853"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a854 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a854\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a854"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a855 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a855\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a855"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a856 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a856\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a856"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a857 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a857\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a857"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a858 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a858\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a858"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a859 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a859\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a859"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a860 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a860\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a860"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a861 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a861\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a861"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a862 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a862\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a862"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a863 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a863\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a863"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a864 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a864\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a864"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a865 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a865\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a865"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a866 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a866\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a866"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a867 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a867\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a868 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a868\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a868"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a869 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a869\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a869"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a870 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a870\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a870"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a871 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a871\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a871"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a872 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a872\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a873 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a873\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a873"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a874 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a874\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a874"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a875 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a875\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a875"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a876 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a876\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a876"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a877 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a877\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a877"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a878 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a878\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 21997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a878"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a879 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a879\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a879"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a880 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a880\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a880"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a881 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a881\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a881"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a882 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a882\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a882"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a883 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a883\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a883"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a884 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a884\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a884"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a885 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a885\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a885"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a886 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a886\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a886"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a887 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a887\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a887"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a888 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a888\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a888"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a889 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a889\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a889"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a890 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a890\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a890"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a891 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a891\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a891"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a892 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a892\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a892"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a893 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a893\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a893"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a894 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a894\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a894"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a895 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a895\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a895"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a896 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a896\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a897 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a897\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a897"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a898 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a898\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a899 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a899\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a899"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a900 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a900\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a900"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a901 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a901\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a901"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a902 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a902\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a902"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a903 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a903\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a903"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a904 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a904\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a904"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a905 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a905\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a905"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a906 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a906\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a906"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a907 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a907\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a907"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a908 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a908\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a908"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a909 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a909\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a909"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a910 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a910\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a910"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a911 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a911\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a911"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a912 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a912\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a912"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a913 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a913\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a913"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a914 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a914\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a914"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a915 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a915\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a915"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a916 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a916\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a916"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a917 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a917\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a917"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a918 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a918\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 22997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a919 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a919\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a919"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a920 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a920\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a920"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a921 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a921\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a921"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a922 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a922\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a922"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a923 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a923\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a923"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a924 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a924\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a924"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a925 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a925\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a925"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a926 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a926\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a926"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a927 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a927\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a927"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a928 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a928\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a928"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a929 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a929\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a929"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a930 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a930\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a930"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a931 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a931\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a931"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a932 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a932\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a932"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a933 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a933\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a933"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a934 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a934\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a934"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a935 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a935\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a936 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a936\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a936"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a937 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a937\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a937"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a938 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a938\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a938"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a939 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a939\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a939"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a940 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a940\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a940"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a941 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a941\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a941"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a942 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a942\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a942"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a943 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a943\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a943"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a944 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a944\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a944"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a945 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a945\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a945"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a946 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a946\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a946"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a947 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a947\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a947"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a948 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a948\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a948"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a949 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a949\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a949"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a950 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a950\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a950"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a951 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a951\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a951"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a952 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a952\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a952"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a953 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a953\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a953"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a954 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a954\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a954"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a955 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a955\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a955"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a956 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a956\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a956"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a957 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a957\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a957"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a958 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a958\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 23997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a958"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a959 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a959\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a959"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a960 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a960\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a960"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a961 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a961\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a961"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a962 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a962\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a962"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a963 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a963\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a963"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a964 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a964\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a964"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a965 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a965\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a965"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a966 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a966\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a966"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a967 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a967\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a967"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a968 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a968\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a969 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a969\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a969"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a970 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a970\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a970"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a971 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a971\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a971"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a972 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a972\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a972"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a973 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a973\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a973"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a974 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a974\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a974"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a975 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a975\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a975"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a976 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a976\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a976"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a977 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a977\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a977"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a978 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a978\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a978"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a979 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a979\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a979"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a980 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a980\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a980"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a981 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a981\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a981"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a982 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a982\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a982"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a983 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a983\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a983"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a984 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a984\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a984"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a985 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a985\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a986 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a986\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a986"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a987 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a987\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a987"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a988 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a988\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a988"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a989 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a989\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a989"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a990 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a990\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a990"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a991 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a991\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a991"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a992 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a992\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a992"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a993 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a993\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a993"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a994 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a994\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a994"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a995 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a995\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a995"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a996 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a996\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a996"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a997 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a997\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a997"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a998 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a998\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 24997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a998"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a999 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a999\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a999"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1000 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1000\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1000"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1001 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1001\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1002 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1002\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1002"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1003 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1003\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1003"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1004 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1004\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1004"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1005 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1005\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1005"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1006 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1006\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1006"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1007 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1007\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1007"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1008 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1008\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1008"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1009 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1009\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1009"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1010 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1010\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1010"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1011 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1011\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1011"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1012 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1012\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1012"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1013 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1013\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1013"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1014 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1014\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1014"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1015 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1015\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1015"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1016 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1016\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1016"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1017 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1017\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1017"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1018 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1018\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1018"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1019 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1019\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1019"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1020 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1020\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1020"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1021 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1021\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1021"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1022 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1022\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1023 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1023\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1023"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1024 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1024\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1024"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1025 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1025\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1025"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1026 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1026\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1026"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1027 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1027\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1027"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1028 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1028\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1028"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1029 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1029\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1029"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1030 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1030\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1030"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1031 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1031\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1031"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1032 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1032\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1033 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1033\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1033"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1034 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1034\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1034"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1035 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1035\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1035"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1036 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1036\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1036"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1037 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1037\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1037"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1038 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1038\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 25997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1039 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1039\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1039"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1040 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1040\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1041 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1041\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1041"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1042 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1042\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1042"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1043 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1043\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1044 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1044\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1044"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1045 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1045\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1046 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1046\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1046"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1047 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1047\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1047"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1048 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1048\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1048"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1049 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1049\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1049"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1050 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1050\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1050"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1051 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1051\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1051"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1052 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1052\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1052"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1053 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1053\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1053"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1054 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1054\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1054"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1055 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1055\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1055"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1056 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1056\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1056"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1057 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1057\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1057"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1058 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1058\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1058"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1059 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1059\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1059"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1060 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1060\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1060"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1061 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1061\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1061"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1062 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1062\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1062"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1063 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1063\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1063"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1064 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1064\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1064"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1065 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1065\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1065"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1066 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1066\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1066"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1067 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1067\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1067"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1068 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1068\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1068"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1069 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1069\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1069"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1070 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1070\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1070"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1071 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1071\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1071"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1072 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1072\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1072"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1073 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1073\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1073"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1074 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1074\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1074"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1075 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1075\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1075"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1076 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1076\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1076"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1077 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1077\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1077"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1078 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1078\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 26997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1078"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1079 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1079\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1079"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1080 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1080\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1080"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1081 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1081\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1081"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1082 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1082\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1082"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1083 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1083\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1083"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1084 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1084\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1084"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1085 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1085\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1085"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1086 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1086\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1086"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1087 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1087\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1087"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1088 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1088\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1088"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1089 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1089\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1089"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1090 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1090\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1090"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1091 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1091\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1091"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1092 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1092\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1092"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1093 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1093\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1093"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1094 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1094\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1094"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1095 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1095\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1095"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1096 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1096\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1096"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1097 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1097\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1097"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1098 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1098\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1098"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1099 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1099\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1099"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1100 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1100\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1101 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1101\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1102 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1102\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1103 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1103\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1104 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1104\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1105 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1105\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1106 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1106\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1107 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1107\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1108 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1108\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1109 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1109\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1110 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1110\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1111 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1111\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1112 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1112\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1113 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1113\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1114 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1114\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1115 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1115\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1116 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1116\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1117 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1117\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1118 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1118\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 27997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1119 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1119\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1120 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1120\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1121 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1121\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1122 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1122\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1123 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1123\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1124 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1124\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1125 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1125\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1126 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1126\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1127 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1127\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1128 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1128\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1129 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1129\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1130 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1130\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1131 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1131\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1132 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1132\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1133 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1133\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1134 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1134\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1135 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1135\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1136 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1136\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1137 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1137\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1138 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1138\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1139 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1139\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1140 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1140\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1141 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1141\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1142 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1142\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1143 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1143\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1144 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1144\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1145 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1145\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1146 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1146\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1147 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1147\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1148 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1148\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1149 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1149\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1150 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1150\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1151 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1151\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1152 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1152\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1153 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1153\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1154 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1154\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1155 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1155\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1156 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1156\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1157 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1157\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1158 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1158\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 28997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1159 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1159\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1160 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1160\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1161 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1161\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1162 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1162\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1163 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1163\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1164 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1164\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1165 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1165\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1166 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1166\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1167 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1167\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1168 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1168\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1169 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1169\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1170 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1170\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1171 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1171\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1172 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1172\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1173 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1173\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1174 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1174\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1175 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1175\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1176 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1176\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1177 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1177\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1178 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1178\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1179 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1179\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1180 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1180\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1181 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1181\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1182 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1182\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1183 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1183\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1184 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1184\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1185 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1185\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1186 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1186\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1187 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1187\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1188 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1188\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1189 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1189\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1190 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1190\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1191 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1191\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1192 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1192\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1193 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1193\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1194 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1194\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1195 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1195\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1196 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1196\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1197 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1197\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1198 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1198\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 29997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1199 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1199\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1200 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1200\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1201 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1201\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1202 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1202\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1203 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1203\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1204 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1204\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1205 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1205\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1206 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1206\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1207 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1207\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1208 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1208\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1209 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1209\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1210 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1210\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1211 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1211\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1212 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1212\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1213 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1213\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1214 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1214\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1215 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1215\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1216 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1216\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1217 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1217\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1218 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1218\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1219 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1219\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1220 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1220\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1221 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1221\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1222 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1222\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1223 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1223\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1224 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1224\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1225 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1225\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1226 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1226\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1227 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1227\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1228 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1228\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1229 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1229\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1230 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1230\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1231 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1231\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1232 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1232\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1233 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1233\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1234 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1234\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1235 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1235\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1236 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1236\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1237 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1237\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1238 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1238\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 30997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1239 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1239\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1240 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1240\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1241 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1241\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1242 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1242\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1243 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1243\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1244 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1244\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1245 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1245\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1246 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1246\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1247 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1247\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1248 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1248\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1249 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1249\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1250 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1250\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1251 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1251\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1252 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1252\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1253 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1253\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1254 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1254\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1255 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1255\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1256 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1256\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1257 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1257\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1258 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1258\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1259 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1259\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1260 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1260\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1261 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1261\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1262 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1262\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1263 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1263\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1264 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1264\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1265 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1265\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1266 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1266\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1267 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1267\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1268 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1268\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1269 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1269\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1270 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1270\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1271 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1271\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1272 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1272\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1273 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1273\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1274 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1274\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1275 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1275\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1276 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1276\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1277 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1277\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1278 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1278\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 31997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1279 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1279\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1280 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1280\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1281 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1281\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1282 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1282\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1283 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1283\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1284 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1284\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1285 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1285\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1286 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1286\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1287 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1287\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1288 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1288\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1289 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1289\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1290 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1290\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1291 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1291\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1292 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1292\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1293 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1293\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1294 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1294\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1295 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1295\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1296 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1296\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1297 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1297\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1298 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1298\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1299 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1299\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1300 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1300\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1301 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1301\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1302 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1302\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1303 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1303\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1304 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1304\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1305 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1305\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1306 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1306\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1307 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1307\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1308 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1308\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1309 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1309\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1310 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1310\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1311 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1311\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1312 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1312\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1313 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1313\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1314 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1314\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1315 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1315\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1316 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1316\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1317 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1317\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1318 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1318\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 32997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1319 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1319\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1319"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1320 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1320\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1320"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1321 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1321\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1321"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1322 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1322\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1322"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1323 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1323\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1323"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1324 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1324\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1324"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1325 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1325\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1325"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1326 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1326\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1326"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1327 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1327\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1327"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1328 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1328\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1328"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1329 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1329\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1329"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1330 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1330\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1330"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1331 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1331\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1331"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1332 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1332\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1332"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1333 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1333\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1333"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1334 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1334\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1334"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1335 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1335\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1335"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1336 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1336\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1336"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1337 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1337\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1337"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1338 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1338\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1338"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1339 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1339\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1339"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1340 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1340\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1340"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1341 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1341\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1341"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1342 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1342\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1342"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1343 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1343\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1343"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1344 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1344\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1344"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1345 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1345\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1345"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1346 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1346\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1346"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1347 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1347\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1347"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1348 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1348\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1348"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1349 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1349\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1349"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1350 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1350\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1350"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1351 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1351\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1351"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1352 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1352\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1352"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1353 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1353\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1353"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1354 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1354\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1354"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1355 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1355\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1355"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1356 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1356\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1356"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1357 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1357\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1357"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1358 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1358\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 33997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1358"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1359 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1359\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1359"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1360 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1360\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1360"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1361 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1361\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1361"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1362 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1362\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1362"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1363 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1363\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1363"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1364 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1364\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1364"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1365 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1365\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1365"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1366 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1366\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1366"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1367 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1367\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1367"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1368 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1368\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1368"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1369 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1369\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1369"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1370 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1370\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1370"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1371 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1371\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1371"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1372 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1372\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1372"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1373 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1373\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1373"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1374 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1374\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1374"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1375 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1375\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1375"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1376 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1376\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1376"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1377 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1377\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1377"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1378 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1378\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1378"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1379 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1379\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1379"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1380 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1380\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1380"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1381 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1381\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1381"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1382 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1382\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1382"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1383 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1383\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1383"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1384 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1384\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1384"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1385 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1385\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1385"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1386 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1386\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1386"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1387 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1387\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1387"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1388 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1388\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1388"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1389 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1389\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1389"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1390 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1390\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1390"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1391 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1391\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1391"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1392 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1392\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1392"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1393 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1393\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1393"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1394 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1394\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1394"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1395 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1395\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1395"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1396 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1396\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1396"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1397 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1397\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1397"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1398 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1398\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 34997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1398"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1399 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1399\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1399"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1400 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1400\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1400"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1401 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1401\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1401"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1402 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1402\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1402"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1403 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1403\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1403"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1404 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1404\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1404"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1405 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1405\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1405"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1406 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1406\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1406"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1407 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1407\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1407"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1408 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1408\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1408"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1409 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1409\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1409"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1410 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1410\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1410"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1411 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1411\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1411"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1412 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1412\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1412"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1413 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1413\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1413"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1414 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1414\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1414"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1415 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1415\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1415"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1416 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1416\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1416"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1417 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1417\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1417"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1418 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1418\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1418"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1419 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1419\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1419"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1420 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1420\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1420"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1421 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1421\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1421"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1422 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1422\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1422"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1423 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1423\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1423"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1424 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1424\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1424"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1425 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1425\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1425"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1426 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1426\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1426"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1427 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1427\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1427"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1428 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1428\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1428"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1429 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1429\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1429"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1430 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1430\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1430"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1431 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1431\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1431"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1432 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1432\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1432"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1433 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1433\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1433"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1434 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1434\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1434"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1435 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1435\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1435"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1436 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1436\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1436"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1437 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1437\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1437"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1438 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1438\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 35997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1438"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1439 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1439\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1439"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1440 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1440\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1440"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1441 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1441\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1441"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1442 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1442\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1442"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1443 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1443\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1443"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1444 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1444\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1444"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1445 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1445\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1445"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1446 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1446\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1446"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1447 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1447\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1447"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1448 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1448\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1448"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1449 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1449\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1449"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1450 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1450\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1450"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1451 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1451\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1451"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1452 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1452\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1452"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1453 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1453\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1453"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1454 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1454\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1454"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1455 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1455\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1455"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1456 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1456\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1456"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1457 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1457\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1457"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1458 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1458\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1458"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1459 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1459\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1459"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1460 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1460\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1460"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1461 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1461\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1461"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1462 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1462\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1462"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1463 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1463\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1463"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1464 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1464\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1464"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1465 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1465\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1465"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1466 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1466\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1466"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1467 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1467\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1467"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1468 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1468\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1468"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1469 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1469\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1469"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1470 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1470\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1470"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1471 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1471\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1471"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1472 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1472\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1472"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1473 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1473\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1473"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1474 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1474\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1474"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1475 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1475\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1475"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1476 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1476\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1476"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1477 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1477\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1477"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1478 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1478\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 36997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1478"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1479 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1479\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1479"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1480 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1480\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1480"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1481 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1481\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1481"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1482 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1482\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1482"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1483 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1483\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1483"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1484 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1484\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1484"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1485 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1485\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1485"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1486 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1486\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1486"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1487 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1487\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1487"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1488 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1488\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1488"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1489 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1489\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1489"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1490 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1490\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1490"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1491 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1491\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1491"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1492 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1492\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1492"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1493 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1493\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1493"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1494 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1494\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1494"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1495 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1495\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1495"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1496 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1496\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1496"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1497 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1497\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1497"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1498 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1498\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1498"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1499 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1499\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1499"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1500 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1500\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1500"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1501 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1501\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1501"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1502 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1502\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1502"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1503 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1503\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1503"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1504 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1504\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1504"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1505 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1505\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1505"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1506 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1506\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1506"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1507 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1507\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1507"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1508 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1508\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1508"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1509 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1509\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1509"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1510 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1510\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1510"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1511 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1511\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1511"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1512 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1512\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1512"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1513 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1513\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1513"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1514 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1514\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1514"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1515 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1515\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1515"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1516 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1516\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1516"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1517 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1517\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1517"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1518 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1518\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 37997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1518"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1519 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1519\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1519"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1520 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1520\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1520"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1521 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1521\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1521"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1522 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1522\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1522"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1523 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1523\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1523"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1524 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1524\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1524"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1525 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1525\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1525"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1526 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1526\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1526"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1527 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1527\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1527"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1528 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1528\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1528"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1529 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1529\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1529"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1530 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1530\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1530"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1531 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1531\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1531"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1532 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1532\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1532"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1533 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1533\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1533"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1534 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1534\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1534"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1535 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1535\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1535"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1536 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1536\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1536"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1537 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1537\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1537"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1538 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1538\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1538"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1539 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1539\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1539"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1540 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1540\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1540"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1541 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1541\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1541"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1542 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1542\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1542"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1543 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1543\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1543"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1544 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1544\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1544"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1545 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1545\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1545"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1546 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1546\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1546"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1547 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1547\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1547"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1548 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1548\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1548"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1549 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1549\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1549"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1550 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1550\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1550"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1551 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1551\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1551"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1552 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1552\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1552"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1553 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1553\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1553"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1554 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1554\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1554"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1555 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1555\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1555"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1556 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1556\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1556"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1557 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1557\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1557"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1558 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1558\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 38997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1558"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1559 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1559\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1559"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1560 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1560\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1560"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1561 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1561\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1561"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1562 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1562\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1562"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1563 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1563\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1563"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1564 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1564\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1564"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1565 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1565\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1565"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1566 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1566\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1566"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1567 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1567\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1567"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1568 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1568\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1568"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1569 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1569\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1569"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1570 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1570\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1570"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1571 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1571\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1571"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1572 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1572\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1572"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1573 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1573\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1573"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1574 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1574\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1574"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1575 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1575\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1575"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1576 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1576\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1576"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1577 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1577\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1577"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1578 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1578\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1578"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1579 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1579\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1579"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1580 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1580\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1580"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1581 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1581\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1581"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1582 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1582\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1582"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1583 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1583\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1583"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1584 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1584\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1584"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1585 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1585\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1585"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1586 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1586\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1586"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1587 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1587\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1587"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1588 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1588\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1588"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1589 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1589\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1589"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1590 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1590\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1590"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1591 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1591\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1591"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1592 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1592\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1592"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1593 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1593\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1593"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1594 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1594\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1594"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1595 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1595\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1595"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1596 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1596\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1596"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1597 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1597\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1597"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1598 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1598\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 39997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1598"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1599 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1599\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1599"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1600 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1600\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1600"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1601 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1601\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1601"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1602 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1602\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1602"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1603 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1603\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1603"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1604 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1604\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1604"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1605 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1605\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1605"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1606 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1606\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1606"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1607 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1607\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1607"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1608 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1608\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1608"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1609 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1609\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1609"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1610 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1610\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1610"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1611 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1611\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1611"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1612 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1612\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1612"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1613 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1613\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1613"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1614 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1614\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1614"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1615 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1615\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1615"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1616 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1616\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1616"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1617 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1617\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1617"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1618 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1618\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1618"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1619 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1619\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1619"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1620 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1620\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1620"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1621 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1621\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1621"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1622 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1622\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1622"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1623 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1623\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1623"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1624 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1624\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1624"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1625 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1625\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1625"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1626 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1626\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1626"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1627 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1627\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1627"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1628 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1628\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1628"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1629 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1629\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1629"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1630 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1630\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1630"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1631 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1631\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1631"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1632 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1632\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1632"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1633 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1633\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1633"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1634 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1634\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1634"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1635 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1635\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1635"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1636 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1636\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1636"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1637 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1637\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1637"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1638 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1638\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 40997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1638"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1639 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1639\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1639"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1640 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1640\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1640"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1641 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1641\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1641"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1642 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1642\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1642"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1643 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1643\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1643"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1644 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1644\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1644"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1645 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1645\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1645"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1646 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1646\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1646"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1647 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1647\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1647"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1648 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1648\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1648"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1649 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1649\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1649"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1650 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1650\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1650"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1651 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1651\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1651"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1652 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1652\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1652"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1653 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1653\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1653"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1654 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1654\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1654"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1655 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1655\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1655"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1656 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1656\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1656"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1657 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1657\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1657"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1658 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1658\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1658"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1659 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1659\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1659"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1660 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1660\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1660"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1661 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1661\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1661"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1662 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1662\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1662"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1663 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1663\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1663"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1664 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1664\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1664"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1665 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1665\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1665"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1666 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1666\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1666"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1667 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1667\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1667"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1668 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1668\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1668"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1669 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1669\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1669"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1670 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1670\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1670"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1671 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1671\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1671"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1672 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1672\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1672"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1673 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1673\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1673"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1674 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1674\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1674"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1675 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1675\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1675"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1676 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1676\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1676"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1677 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1677\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1677"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1678 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1678\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 41997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1678"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1679 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1679\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1679"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1680 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1680\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1680"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1681 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1681\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1681"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1682 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1682\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1682"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1683 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1683\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1683"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1684 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1684\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1684"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1685 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1685\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1685"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1686 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1686\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1686"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1687 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1687\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1687"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1688 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1688\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1688"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1689 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1689\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1689"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1690 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1690\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1690"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1691 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1691\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1691"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1692 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1692\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1692"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1693 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1693\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1693"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1694 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1694\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1694"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1695 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1695\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1695"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1696 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1696\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1696"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1697 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1697\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1697"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1698 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1698\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1698"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1699 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1699\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1699"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1700 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1700\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1700"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1701 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1701\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1701"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1702 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1702\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1702"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1703 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1703\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1703"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1704 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1704\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1704"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1705 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1705\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1705"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1706 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1706\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1706"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1707 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1707\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1707"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1708 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1708\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1708"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1709 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1709\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1709"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1710 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1710\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1710"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1711 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1711\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1711"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1712 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1712\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1712"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1713 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1713\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1713"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1714 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1714\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1714"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1715 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1715\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1715"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1716 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1716\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1716"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1717 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1717\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1717"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1718 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1718\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 42997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1718"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1719 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1719\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1719"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1720 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1720\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1720"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1721 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1721\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1721"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1722 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1722\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1722"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1723 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1723\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1723"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1724 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1724\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1724"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1725 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1725\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1725"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1726 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1726\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1726"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1727 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1727\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1727"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1728 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1728\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1728"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1729 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1729\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1729"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1730 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1730\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1730"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1731 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1731\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1731"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1732 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1732\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1732"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1733 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1733\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1733"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1734 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1734\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1734"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1735 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1735\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1735"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1736 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1736\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1736"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1737 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1737\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1737"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1738 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1738\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1738"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1739 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1739\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1739"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1740 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1740\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1740"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1741 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1741\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1741"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1742 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1742\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1742"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1743 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1743\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1743"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1744 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1744\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1744"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1745 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1745\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1745"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1746 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1746\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1746"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1747 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1747\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1747"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1748 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1748\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1748"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1749 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1749\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1749"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1750 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1750\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1750"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1751 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1751\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1751"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1752 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1752\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1752"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1753 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1753\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1753"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1754 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1754\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1754"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1755 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1755\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1755"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1756 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1756\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1756"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1757 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1757\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1757"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1758 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1758\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 43997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1758"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1759 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1759\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1759"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1760 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1760\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1760"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1761 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1761\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1761"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1762 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1762\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1762"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1763 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1763\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1763"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1764 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1764\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1764"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1765 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1765\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1765"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1766 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1766\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1766"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1767 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1767\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1767"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1768 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1768\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1768"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1769 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1769\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1769"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1770 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1770\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1770"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1771 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1771\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1771"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1772 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1772\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1772"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1773 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1773\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1773"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1774 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1774\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1774"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1775 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1775\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1775"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1776 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1776\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1776"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1777 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1777\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1777"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1778 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1778\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1778"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1779 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1779\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1779"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1780 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1780\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1780"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1781 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1781\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1781"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1782 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1782\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1782"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1783 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1783\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1783"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1784 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1784\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1784"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1785 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1785\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1785"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1786 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1786\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1786"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1787 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1787\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1787"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1788 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1788\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1788"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1789 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1789\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1789"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1790 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1790\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1790"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1791 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1791\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1791"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1792 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1792\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1792"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1793 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1793\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1793"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1794 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1794\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1794"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1795 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1795\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1795"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1796 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1796\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1796"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1797 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1797\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1797"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1798 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1798\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 44997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1798"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1799 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1799\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1799"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1800 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1800\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1800"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1801 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1801\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1801"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1802 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1802\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1802"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1803 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1803\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1803"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1804 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1804\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1804"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1805 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1805\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1805"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1806 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1806\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1806"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1807 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1807\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1807"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1808 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1808\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1808"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1809 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1809\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1809"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1810 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1810\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1810"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1811 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1811\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1811"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1812 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1812\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1812"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1813 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1813\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1813"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1814 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1814\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1814"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1815 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1815\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1815"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1816 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1816\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1816"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1817 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1817\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1817"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1818 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1818\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1818"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1819 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1819\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1819"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1820 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1820\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1820"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1821 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1821\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1821"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1822 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1822\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1822"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1823 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1823\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1823"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1824 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1824\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1824"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1825 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1825\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1825"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1826 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1826\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1826"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1827 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1827\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1827"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1828 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1828\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1828"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1829 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1829\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1829"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1830 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1830\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1830"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1831 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1831\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1831"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1832 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1832\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1832"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1833 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1833\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1833"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1834 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1834\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1834"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1835 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1835\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1835"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1836 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1836\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1836"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1837 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1837\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1837"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1838 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1838\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 45997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1838"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1839 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1839\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1839"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1840 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1840\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1840"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1841 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1841\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1841"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1842 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1842\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1842"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1843 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1843\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1843"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1844 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1844\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1844"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1845 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1845\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1845"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1846 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1846\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1846"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1847 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1847\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1847"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1848 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1848\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1848"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1849 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1849\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1849"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1850 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1850\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1850"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1851 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1851\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1851"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1852 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1852\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1852"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1853 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1853\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1853"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1854 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1854\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1854"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1855 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1855\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1855"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1856 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1856\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1856"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1857 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1857\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1857"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1858 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1858\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1858"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1859 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1859\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1859"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1860 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1860\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1860"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1861 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1861\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1861"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1862 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1862\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1862"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1863 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1863\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1863"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1864 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1864\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1864"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1865 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1865\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1865"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1866 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1866\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1866"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1867 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1867\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1867"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1868 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1868\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1868"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1869 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1869\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1869"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1870 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1870\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1870"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1871 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1871\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1871"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1872 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1872\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1872"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1873 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1873\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1873"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1874 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1874\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1874"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1875 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1875\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1875"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1876 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1876\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1876"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1877 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1877\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1877"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1878 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1878\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 46997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1878"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1879 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1879\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1879"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1880 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1880\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1880"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1881 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1881\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1881"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1882 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1882\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1882"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1883 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1883\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1883"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1884 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1884\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1884"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1885 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1885\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1885"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1886 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1886\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1886"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1887 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1887\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1887"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1888 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1888\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1888"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1889 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1889\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1889"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1890 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1890\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1890"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1891 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1891\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1891"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1892 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1892\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1892"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1893 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1893\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1893"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1894 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1894\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1894"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1895 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1895\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1895"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1896 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1896\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1896"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1897 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1897\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1897"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1898 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1898\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1898"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1899 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1899\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1899"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1900 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1900\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1900"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1901 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1901\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1901"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1902 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1902\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1902"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1903 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1903\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1903"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1904 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1904\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1904"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1905 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1905\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1905"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1906 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1906\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1906"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1907 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1907\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1907"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1908 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1908\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1908"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1909 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1909\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1909"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1910 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1910\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1910"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1911 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1911\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1911"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1912 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1912\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1912"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1913 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1913\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1913"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1914 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1914\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1914"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1915 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1915\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1915"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1916 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1916\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1916"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1917 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1917\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1917"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1918 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1918\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 47997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1918"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1919 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1919\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1919"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1920 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1920\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1920"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1921 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1921\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1921"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1922 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1922\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1922"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1923 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1923\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1923"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1924 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1924\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1924"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1925 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1925\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1925"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1926 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1926\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1926"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1927 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1927\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1927"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1928 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1928\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1928"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1929 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1929\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1929"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1930 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1930\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1930"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1931 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1931\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1931"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1932 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1932\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1932"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1933 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1933\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1933"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1934 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1934\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1934"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1935 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1935\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1935"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1936 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1936\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1936"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1937 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1937\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1937"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1938 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1938\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1938"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1939 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1939\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1939"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1940 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1940\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1940"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1941 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1941\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1941"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1942 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1942\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1942"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1943 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1943\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1943"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1944 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1944\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1944"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1945 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1945\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1945"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1946 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1946\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1946"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1947 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1947\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1947"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1948 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1948\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1948"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1949 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1949\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1949"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1950 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1950\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1950"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1951 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1951\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1951"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1952 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1952\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1952"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1953 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1953\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1953"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1954 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1954\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1954"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1955 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1955\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1955"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1956 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1956\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1956"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1957 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1957\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1957"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1958 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1958\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 48997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1958"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1959 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1959\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1959"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1960 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1960\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1960"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1961 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1961\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1961"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1962 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1962\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1962"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1963 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1963\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1963"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1964 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1964\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1964"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1965 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1965\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1965"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1966 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1966\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1966"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1967 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1967\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1967"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1968 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1968\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1968"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1969 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1969\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1969"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1970 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1970\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1970"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1971 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1971\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1971"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1972 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1972\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1972"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1973 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1973\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1973"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1974 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1974\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1974"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1975 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1975\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1975"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1976 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1976\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1976"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1977 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1977\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1977"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1978 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1978\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1978"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1979 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1979\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1979"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1980 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1980\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1980"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1981 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1981\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1981"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1982 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1982\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1982"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1983 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1983\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1983"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1984 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1984\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1984"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1985 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1985\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1985"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1986 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1986\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1986"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1987 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1987\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1987"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1988 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1988\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1988"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1989 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1989\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1989"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1990 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1990\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1990"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1991 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1991\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1991"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1992 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1992\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1992"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1993 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1993\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1993"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1994 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1994\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1994"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1995 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1995\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1995"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1996 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1996\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1996"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1997 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1997\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1997"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1998 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1998\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 49997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1998"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1999 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a1999\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a1999"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2000 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2000\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2000"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2001 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2001\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2001"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2002 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2002\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2002"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2003 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2003\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2003"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2004 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2004\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2004"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2005 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2005\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2005"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2006 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2006\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2006"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2007 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2007\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2007"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2008 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2008\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50247 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2008"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2009 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2009\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50272 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2009"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2010 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2010\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50297 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2010"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2011 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2011\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50322 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2011"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2012 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2012\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50347 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2012"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2013 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2013\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2013"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2014 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2014\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50397 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2014"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2015 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2015\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50422 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2015"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2016 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2016\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50447 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2016"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2017 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2017\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2017"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2018 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2018\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50497 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2018"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2019 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2019\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50522 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2019"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2020 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2020\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50547 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2020"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2021 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2021\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50572 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2021"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2022 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2022\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50597 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2022"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2023 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2023\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50622 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2023"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2024 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2024\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50647 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2024"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2025 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2025\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50672 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2025"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2026 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2026\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50697 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2026"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2027 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2027\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50722 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2027"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2028 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2028\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50747 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2028"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2029 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2029\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50772 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2029"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2030 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2030\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50797 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2030"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2031 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2031\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50822 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2031"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2032 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2032\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50847 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2032"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2033 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2033\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50872 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2033"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2034 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2034\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50897 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2034"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2035 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2035\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2035"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2036 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2036\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2036"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2037 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2037\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50972 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2037"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2038 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2038\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 50997 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2038"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2039 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2039\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 51022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2039"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2040 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2040\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 51047 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2040"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2041 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2041\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 51072 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2041"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2042 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2042\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 51097 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2042"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2043 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2043\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 51122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2043"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2044 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2044\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 51147 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2044"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2045 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2045\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 51172 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2045"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2046 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2046\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 51197 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2046"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2047 " "Synthesized away node \"Memory:memory\|RamV:memdatosV\|altsyncram:altsyncram_component\|altsyncram_0ip1:auto_generated\|ram_block1a2047\"" {  } { { "db/altsyncram_0ip1.tdf" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/altsyncram_0ip1.tdf" 51222 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RamV.v" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/RamV.v" 85 0 0 } } { "Memory.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Memory.sv" 49 0 0 } } { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 136 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865092629 "|Pipeline_SIMD|Memory:memory|RamV:memdatosV|altsyncram:altsyncram_component|altsyncram_0ip1:auto_generated|ram_block1a2047"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1594865092629 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1594865092629 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/SIMD_Proc.ram0_MemInst_e11cf049.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/db/SIMD_Proc.ram0_MemInst_e11cf049.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1594865093499 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1594865094193 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[7\] GND " "Pin \"InstrD\[7\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrD\[9\] GND " "Pin \"InstrD\[9\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrD[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[0\] GND " "Pin \"InstrDV\[0\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[1\] GND " "Pin \"InstrDV\[1\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[2\] GND " "Pin \"InstrDV\[2\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[3\] GND " "Pin \"InstrDV\[3\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[4\] GND " "Pin \"InstrDV\[4\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[5\] GND " "Pin \"InstrDV\[5\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[6\] GND " "Pin \"InstrDV\[6\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[7\] GND " "Pin \"InstrDV\[7\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[8\] GND " "Pin \"InstrDV\[8\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[9\] GND " "Pin \"InstrDV\[9\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[10\] GND " "Pin \"InstrDV\[10\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[11\] GND " "Pin \"InstrDV\[11\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[12\] GND " "Pin \"InstrDV\[12\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[13\] GND " "Pin \"InstrDV\[13\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[14\] GND " "Pin \"InstrDV\[14\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[15\] GND " "Pin \"InstrDV\[15\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[16\] GND " "Pin \"InstrDV\[16\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[17\] GND " "Pin \"InstrDV\[17\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[18\] GND " "Pin \"InstrDV\[18\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[19\] GND " "Pin \"InstrDV\[19\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[21\] GND " "Pin \"InstrDV\[21\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[23\] GND " "Pin \"InstrDV\[23\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[24\] GND " "Pin \"InstrDV\[24\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrDV\[25\] GND " "Pin \"InstrDV\[25\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|InstrDV[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "and_enable GND " "Pin \"and_enable\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|and_enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "GreenOut\[3\] GND " "Pin \"GreenOut\[3\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|GreenOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GreenOut\[4\] GND " "Pin \"GreenOut\[4\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|GreenOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GreenOut\[5\] GND " "Pin \"GreenOut\[5\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|GreenOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GreenOut\[6\] GND " "Pin \"GreenOut\[6\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|GreenOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GreenOut\[7\] GND " "Pin \"GreenOut\[7\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|GreenOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BlueOut\[2\] GND " "Pin \"BlueOut\[2\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|BlueOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BlueOut\[3\] GND " "Pin \"BlueOut\[3\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|BlueOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BlueOut\[4\] GND " "Pin \"BlueOut\[4\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|BlueOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BlueOut\[5\] GND " "Pin \"BlueOut\[5\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|BlueOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BlueOut\[6\] GND " "Pin \"BlueOut\[6\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|BlueOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BlueOut\[7\] GND " "Pin \"BlueOut\[7\]\" is stuck at GND" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594865095134 "|Pipeline_SIMD|BlueOut[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1594865095134 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594865095344 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3933 " "3933 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594865097338 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/output_files/SIMD_Proc.map.smsg " "Generated suppressed messages file D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/output_files/SIMD_Proc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865098089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594865098652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594865098652 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_vga " "No output dependent on input pin \"clk_vga\"" {  } { { "Pipeline_SIMD.sv" "" { Text "D:/ArquiII/GitVersion/Proyecto_2_Arqui_2_SIMD/SystemVerilog/Pipeline_SIMD.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594865099028 "|Pipeline_SIMD|clk_vga"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1594865099028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1679 " "Implemented 1679 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594865099034 ""} { "Info" "ICUT_CUT_TM_OPINS" "210 " "Implemented 210 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594865099034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1208 " "Implemented 1208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594865099034 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1594865099034 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1594865099034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594865099034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2188 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5006 " "Peak virtual memory: 5006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594865099337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 20:04:59 2020 " "Processing ended: Wed Jul 15 20:04:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594865099337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594865099337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594865099337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594865099337 ""}
