<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: dma_common_f24.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('dma__common__f24_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">dma_common_f24.h</div></div>
</div><!--header-->
<div class="contents">
<a href="dma__common__f24_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/** @addtogroup dma_defines</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"></span> </div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2011</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">Fergus Noble &lt;fergusnoble@gmail.com&gt;</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2012</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">Ken Sarkies &lt;ksarkies@internode.on.net&gt;</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"></span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">*/</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/*</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * Copyright (C) 2011 Fergus Noble &lt;fergusnoble@gmail.com&gt;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * Copyright (C) 2012 Ken Sarkies &lt;ksarkies@internode.on.net&gt;</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> *</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> *</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> *</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/* THIS FILE SHOULD NOT BE INCLUDED DIRECTLY, BUT ONLY VIA DMA.H</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">The order of header inclusion is important. dma.h includes the device</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">specific memorymap.h header before including this header file.*/</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"></span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/** @cond */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#ifdef LIBOPENCM3_DMA_H</span><span class="comment"></span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/** @endcond */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#ifndef LIBOPENCM3_DMA_COMMON_F24_H</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#define LIBOPENCM3_DMA_COMMON_F24_H</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"></span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/**@{*/</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* --- Convenience macros -------------------------------------------------- */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* DMA controller base addresses (for convenience) */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gacc16d2a5937f7585320a98f7f6b578f9">   44</a></span><span class="preprocessor">#define DMA1                            DMA1_BASE</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga506520140eec1708bc7570c49bdf972d">   45</a></span><span class="preprocessor">#define DMA2                            DMA2_BASE</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">/* DMA stream base addresses (for API parameters) */</span><span class="comment"></span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">/** @defgroup dma_st_number DMA Stream Number</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">@ingroup STM32F4xx_dma_defines</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"></span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group__dma__st__number.html#ga4c30103cf0929a37aeeab2749028d8f3">   52</a></span><span class="preprocessor">#define DMA_STREAM0                     0</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group__dma__st__number.html#gad669984b26b5fa91e2dc8282bdd55132">   53</a></span><span class="preprocessor">#define DMA_STREAM1                     1</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="group__dma__st__number.html#gababb4964eff7ae129ab783883dd48615">   54</a></span><span class="preprocessor">#define DMA_STREAM2                     2</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="group__dma__st__number.html#gaa6eaff940f35a1daf9588e9e35cd8424">   55</a></span><span class="preprocessor">#define DMA_STREAM3                     3</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="group__dma__st__number.html#gaff62858a55c28cfd8cc520cc09dd845b">   56</a></span><span class="preprocessor">#define DMA_STREAM4                     4</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="group__dma__st__number.html#gaca8174c443ce7d2d0ba175325af9d49b">   57</a></span><span class="preprocessor">#define DMA_STREAM5                     5</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="group__dma__st__number.html#gaa54f030e80334911d7537e8d5ab280b6">   58</a></span><span class="preprocessor">#define DMA_STREAM6                     6</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group__dma__st__number.html#ga5d575ab07d75dabb82d260beb2b307c3">   59</a></span><span class="preprocessor">#define DMA_STREAM7                     7</span><span class="comment"></span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga373edae826e8be329bd95655b5524642">   62</a></span><span class="preprocessor">#define DMA_STREAM(port, n)             ((port) + 0x10 + (24 * (n)))</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga237da62e1a3cd1d7df5f97453a123d4a">   63</a></span><span class="preprocessor">#define DMA1_STREAM(n)                  DMA_STREAM(DMA1, (n))</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa50ac3f6fce8e2d6783c4b241b3b9298">   64</a></span><span class="preprocessor">#define DMA2_STREAM(n)                  DMA_STREAM(DMA2, (n))</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gabb325344bf3ab820d93354e366861e70">   66</a></span><span class="preprocessor">#define DMA1_STREAM0                    DMA1_STREAM(0)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa2a9ef0918dfa94c18970a59a638be35">   67</a></span><span class="preprocessor">#define DMA1_STREAM1                    DMA1_STREAM(1)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga7aa893ebe356de882dfc096bb4640d4c">   68</a></span><span class="preprocessor">#define DMA1_STREAM2                    DMA1_STREAM(2)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6e8be57ac11cbec15bc3e78b6ba5ef98">   69</a></span><span class="preprocessor">#define DMA1_STREAM3                    DMA1_STREAM(3)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga39e838dea0fa600e475a0e3b2d1a7a8f">   70</a></span><span class="preprocessor">#define DMA1_STREAM4                    DMA1_STREAM(4)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac10b6313da1f7943da3f9c5b04ad86e7">   71</a></span><span class="preprocessor">#define DMA1_STREAM5                    DMA1_STREAM(5)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga1a5e1a8ed679141575cfd595ff1a5c41">   72</a></span><span class="preprocessor">#define DMA1_STREAM6                    DMA1_STREAM(6)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad65baca06f113a2340e5e00abb25fc78">   73</a></span><span class="preprocessor">#define DMA1_STREAM7                    DMA1_STREAM(7)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0b6fa3a07607a6d9eb6f305f1ca1a345">   75</a></span><span class="preprocessor">#define DMA2_STREAM0                    DMA2_STREAM(0)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga9b270e74a56d5a37e65ee890af39ce7a">   76</a></span><span class="preprocessor">#define DMA2_STREAM1                    DMA2_STREAM(1)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gafb683f8af7af0075e2b253a815ac53e6">   77</a></span><span class="preprocessor">#define DMA2_STREAM2                    DMA2_STREAM(2)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga14fe483b7785fe05710877fed9ab07c8">   78</a></span><span class="preprocessor">#define DMA2_STREAM3                    DMA2_STREAM(3)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5b012d6c35e0154a0323abea3326a239">   79</a></span><span class="preprocessor">#define DMA2_STREAM4                    DMA2_STREAM(4)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga57a817146fe5ca233e8a8af2366b8796">   80</a></span><span class="preprocessor">#define DMA2_STREAM5                    DMA2_STREAM(5)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa805a63d66104f6f0dc048f9d063ed49">   81</a></span><span class="preprocessor">#define DMA2_STREAM6                    DMA2_STREAM(6)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf73ac59b037781c5cc0cc3562ffacadc">   82</a></span><span class="preprocessor">#define DMA2_STREAM7                    DMA2_STREAM(7)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/* --- DMA controller registers -------------------------------------------- */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/* DMA low interrupt status register (DMAx_LISR) */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga1cf8882b2c868df74fc89f835110900c">   87</a></span><span class="preprocessor">#define DMA_LISR(port)                  MMIO32((port) + 0x00)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gada1651a6726ca6dc707018fa0dcd1e0a">   88</a></span><span class="preprocessor">#define DMA1_LISR                       DMA_LISR(DMA1)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga006a5b530e31ba5ee55890983deffb25">   89</a></span><span class="preprocessor">#define DMA2_LISR                       DMA_LISR(DMA2)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/* DMA high interrupt status register (DMAx_HISR) */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6c1afc873de85a731bbb5f6691071b4e">   92</a></span><span class="preprocessor">#define DMA_HISR(port)                  MMIO32((port) + 0x04)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2eedb4c57bfb6541a33eb01d7507d805">   93</a></span><span class="preprocessor">#define DMA1_HISR                       DMA_HISR(DMA1)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gab09df81a2839f59c46f13f8550c6346d">   94</a></span><span class="preprocessor">#define DMA2_HISR                       DMA_HISR(DMA2)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/* DMA low interrupt flag clear register (DMAx_LIFCR) */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5c986a020aa4a378754bb99615d94d7b">   97</a></span><span class="preprocessor">#define DMA_LIFCR(port)                 MMIO32((port) + 0x08)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gafcab6410344e059272e6f6f08eb75368">   98</a></span><span class="preprocessor">#define DMA1_LIFCR                      DMA_LIFCR(DMA1)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga781231b235ba0433a0c0c939b3516ff0">   99</a></span><span class="preprocessor">#define DMA2_LIFCR                      DMA_LIFCR(DMA2)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">/* DMA high interrupt flag clear register (DMAx_HIFCR) */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2b9dfd8607d952ee263d992491e543d1">  102</a></span><span class="preprocessor">#define DMA_HIFCR(port)                 MMIO32((port) + 0x0C)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga72bdd3df3f0f6beddc8f3d6e1c50304c">  103</a></span><span class="preprocessor">#define DMA1_HIFCR                      DMA_HIFCR(DMA1)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3f95cefca1b883b04d48a7cd21a14ecf">  104</a></span><span class="preprocessor">#define DMA2_HIFCR                      DMA_HIFCR(DMA2)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/* --- DMA stream registers ------------------------------------------------ */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">/* DMA Stream x configuration register (DMA_SxCR) */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga84ffa5dbbb264df435db69e9cdd84e49">  109</a></span><span class="preprocessor">#define DMA_SCR(port, n)                MMIO32(DMA_STREAM((port), (n)) + 0x00)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga11456f79e1e295e75cd8bad72486181f">  110</a></span><span class="preprocessor">#define DMA1_SCR(n)                     DMA_SCR(DMA1, (n))</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0ed5bf07e2aa31f9a6cf529cf1fff8dc">  111</a></span><span class="preprocessor">#define DMA2_SCR(n)                     DMA_SCR(DMA2, (n))</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac6f9b86977b4ea6c4851bca8f794e132">  113</a></span><span class="preprocessor">#define DMA1_S0CR                       DMA1_SCR(0)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5d7bdef8c4943f4af34b7d17aaf36f7c">  114</a></span><span class="preprocessor">#define DMA1_S1CR                       DMA1_SCR(1)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga277357f800b508b8d2bdb5ce0bd3ca98">  115</a></span><span class="preprocessor">#define DMA1_S2CR                       DMA1_SCR(2)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gab822c0403883e8c570ff3f5fe75184de">  116</a></span><span class="preprocessor">#define DMA1_S3CR                       DMA1_SCR(3)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa42e51614999448250ac200eb1c84e89">  117</a></span><span class="preprocessor">#define DMA1_S4CR                       DMA1_SCR(4)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4fa799e005e3ca23ccaf73661f151242">  118</a></span><span class="preprocessor">#define DMA1_S5CR                       DMA1_SCR(5)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gadc7d472c42ecbac81772ae568b57cbc9">  119</a></span><span class="preprocessor">#define DMA1_S6CR                       DMA1_SCR(6)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa36811536d60b7082dd41234336625c4">  120</a></span><span class="preprocessor">#define DMA1_S7CR                       DMA1_SCR(7)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga63d2f4e7ae4e1d323519714c34aedd33">  122</a></span><span class="preprocessor">#define DMA2_S0CR                       DMA2_SCR(0)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga10e4c411c0539e863a726e250e99a53e">  123</a></span><span class="preprocessor">#define DMA2_S1CR                       DMA2_SCR(1)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga31a68dbcd4cfb5c2f606881054c769e8">  124</a></span><span class="preprocessor">#define DMA2_S2CR                       DMA2_SCR(2)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2583a3d085e82b5afe0a17486e357b46">  125</a></span><span class="preprocessor">#define DMA2_S3CR                       DMA2_SCR(3)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gab745e52f0b8a0ada24c0e013b6f417f2">  126</a></span><span class="preprocessor">#define DMA2_S4CR                       DMA2_SCR(4)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga62aa55fcfc52b0b6af06596ce90f5cb3">  127</a></span><span class="preprocessor">#define DMA2_S5CR                       DMA2_SCR(5)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga7069fea64397b32559b70fa2f1ae8318">  128</a></span><span class="preprocessor">#define DMA2_S6CR                       DMA2_SCR(6)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6fa0eb413131b25edb469fa679460ce4">  129</a></span><span class="preprocessor">#define DMA2_S7CR                       DMA2_SCR(7)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/* DMA Stream x number of data register (DMA_SxNDTR) */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf0ae68be4984d257d353fe849f95e230">  132</a></span><span class="preprocessor">#define DMA_SNDTR(port, n)              MMIO32(DMA_STREAM((port), (n)) + 0x04)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga7ab1262c4cee97ee0284e819c2809605">  133</a></span><span class="preprocessor">#define DMA1_SNDTR(n)                   DMA_SNDTR(DMA1, (n))</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga200f073b5fd4a5a65c81136c4c2237c0">  134</a></span><span class="preprocessor">#define DMA2_SNDTR(n)                   DMA_SNDTR(DMA2, (n))</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac486d784a2b1e591e97277ff37d19bc9">  136</a></span><span class="preprocessor">#define DMA1_S0NDTR                     DMA1_SNDTR(0)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga7d65376c5ab4ae4999df027da59b82a4">  137</a></span><span class="preprocessor">#define DMA1_S1NDTR                     DMA1_SNDTR(1)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac0de2b2494a1bd8ba596c214bf4cb011">  138</a></span><span class="preprocessor">#define DMA1_S2NDTR                     DMA1_SNDTR(2)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga68d6a2de33b1990e095240452ebf116f">  139</a></span><span class="preprocessor">#define DMA1_S3NDTR                     DMA1_SNDTR(3)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga64ecc17b76961b7530cb108068e8e9f6">  140</a></span><span class="preprocessor">#define DMA1_S4NDTR                     DMA1_SNDTR(4)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad2a74bf8afa77c0077dae226c2914b77">  141</a></span><span class="preprocessor">#define DMA1_S5NDTR                     DMA1_SNDTR(5)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga24427bad51984fe2b634e08ef32c9d34">  142</a></span><span class="preprocessor">#define DMA1_S6NDTR                     DMA1_SNDTR(6)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga8193237ea01174e76dd935667f0a85cf">  143</a></span><span class="preprocessor">#define DMA1_S7NDTR                     DMA1_SNDTR(7)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3c867b3b55d2e1d6ad2e725fa04ab770">  145</a></span><span class="preprocessor">#define DMA2_S0NDTR                     DMA2_SNDTR(0)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga08e4207f009790bbf707ad349035add9">  146</a></span><span class="preprocessor">#define DMA2_S1NDTR                     DMA2_SNDTR(1)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5ed8f104145f8203f46913a6e1961ad6">  147</a></span><span class="preprocessor">#define DMA2_S2NDTR                     DMA2_SNDTR(2)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga69a49a902833499dd49a04b83a826758">  148</a></span><span class="preprocessor">#define DMA2_S3NDTR                     DMA2_SNDTR(3)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga27e7f75b0f76da53409eab1c18818541">  149</a></span><span class="preprocessor">#define DMA2_S4NDTR                     DMA2_SNDTR(4)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gade94961499438624c3ad3187839d91c6">  150</a></span><span class="preprocessor">#define DMA2_S5NDTR                     DMA2_SNDTR(5)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga75325da563774c977191eca9f39dfde1">  151</a></span><span class="preprocessor">#define DMA2_S6NDTR                     DMA2_SNDTR(6)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga19e2919f6dc9b31bfdd40fb7d406e4e5">  152</a></span><span class="preprocessor">#define DMA2_S7NDTR                     DMA2_SNDTR(7)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">/* DMA Stream x peripheral address register (DMA_SxPAR) */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf1e6eef691bf13f842b2f140fab99369">  155</a></span><span class="preprocessor">#define DMA_SPAR(port, n)               (*(volatile void **)\</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">                                         (DMA_STREAM((port), (n)) + 0x08))</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gae403e30129e2a688b7bc5bad28324a7d">  157</a></span><span class="preprocessor">#define DMA1_SPAR(n)                    DMA_SPAR(DMA1, (n))</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga49b36810f1afe62ee5d4afc0379995e8">  158</a></span><span class="preprocessor">#define DMA2_SPAR(n)                    DMA_SPAR(DMA2, (n))</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga1081f1ed6b15d96b8e4f341f31847241">  160</a></span><span class="preprocessor">#define DMA1_S0PAR                      DMA1_SPAR(0)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gae51c8bc7585fc447037973a7fc563b38">  161</a></span><span class="preprocessor">#define DMA1_S1PAR                      DMA1_SPAR(1)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gab2abf4cbf8d4453a48a480bd14335d40">  162</a></span><span class="preprocessor">#define DMA1_S2PAR                      DMA1_SPAR(2)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga69d084d4c14c14b0dc7c886d1f82b4d5">  163</a></span><span class="preprocessor">#define DMA1_S3PAR                      DMA1_SPAR(3)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3b1ee36d9f95395dd7705ed41e4f7dd3">  164</a></span><span class="preprocessor">#define DMA1_S4PAR                      DMA1_SPAR(4)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga099320a4ea3dde3d2dec14e271ff7dfc">  165</a></span><span class="preprocessor">#define DMA1_S5PAR                      DMA1_SPAR(5)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga391efad95a5a1fdcd59bbafac3d3160d">  166</a></span><span class="preprocessor">#define DMA1_S6PAR                      DMA1_SPAR(6)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga13b6dead1ccd32daafdf9d8676d60de2">  167</a></span><span class="preprocessor">#define DMA1_S7PAR                      DMA1_SPAR(7)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6712c2e806a539c859eadadbe803d2ed">  169</a></span><span class="preprocessor">#define DMA2_S0PAR                      DMA2_SPAR(0)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gabea01c773dc6f8574992ef6b21115299">  170</a></span><span class="preprocessor">#define DMA2_S1PAR                      DMA2_SPAR(1)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga427a015a2a04eb7968d1420c905edd04">  171</a></span><span class="preprocessor">#define DMA2_S2PAR                      DMA2_SPAR(2)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4e7460f876327fcab46f3f45553ab088">  172</a></span><span class="preprocessor">#define DMA2_S3PAR                      DMA2_SPAR(3)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6b070b3cdbe084639265dc44d8d03100">  173</a></span><span class="preprocessor">#define DMA2_S4PAR                      DMA2_SPAR(4)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2b48b3df6c471ec3784db0c355aca89f">  174</a></span><span class="preprocessor">#define DMA2_S5PAR                      DMA2_SPAR(5)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gae42dc29196a8b270d89cc02e1e938415">  175</a></span><span class="preprocessor">#define DMA2_S6PAR                      DMA2_SPAR(6)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac707973374874490b6502686dc57e84f">  176</a></span><span class="preprocessor">#define DMA2_S7PAR                      DMA2_SPAR(7)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">/* DMA Stream x memory address 0 register (DMA_SxM0AR) */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2ac093c52bc4db800b46204d12356da4">  179</a></span><span class="preprocessor">#define DMA_SM0AR(port, n)              (*(volatile void **) \</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">                                         (DMA_STREAM((port), (n)) + 0x0c))</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac285ba585d732b0bbf04dad369d7a48a">  181</a></span><span class="preprocessor">#define DMA1_SM0AR(n)                   DMA_SM0AR(DMA1, (n))</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga86c782f1c908d5059379beee7f4752e5">  182</a></span><span class="preprocessor">#define DMA2_SM0AR(n)                   DMA_SM0AR(DMA2, (n))</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gab44d309cf18a811acd58ea1762f055a9">  184</a></span><span class="preprocessor">#define DMA1_S0M0AR                     DMA1_SM0AR(0)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaca598ac74b7668eae689a76d61a91348">  185</a></span><span class="preprocessor">#define DMA1_S1M0AR                     DMA1_SM0AR(1)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4d79a8f6a232cf4c07f094b1082023b9">  186</a></span><span class="preprocessor">#define DMA1_S2M0AR                     DMA1_SM0AR(2)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga619689afc0c6b1e7c987120af2588fbe">  187</a></span><span class="preprocessor">#define DMA1_S3M0AR                     DMA1_SM0AR(3)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf4413434797ed78c5b396fb05068922a">  188</a></span><span class="preprocessor">#define DMA1_S4M0AR                     DMA1_SM0AR(4)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga12bcc63be3a7e33b84d362fae0adffa0">  189</a></span><span class="preprocessor">#define DMA1_S5M0AR                     DMA1_SM0AR(5)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga98b06ec340749811cc383ff1e2f097bd">  190</a></span><span class="preprocessor">#define DMA1_S6M0AR                     DMA1_SM0AR(6)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gae8dc0268425c34d6ba36ab51208bd43e">  191</a></span><span class="preprocessor">#define DMA1_S7M0AR                     DMA1_SM0AR(7)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga616509f09ef415c22699a5b1d64db8d5">  193</a></span><span class="preprocessor">#define DMA2_S0M0AR                     DMA2_SM0AR(0)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0084afcb955e22838edcad3b8f9bc2a3">  194</a></span><span class="preprocessor">#define DMA2_S1M0AR                     DMA2_SM0AR(1)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf4685ff895fd5a7523153ea97fd48430">  195</a></span><span class="preprocessor">#define DMA2_S2M0AR                     DMA2_SM0AR(2)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga26bf611992205f18f7495e23e06e3255">  196</a></span><span class="preprocessor">#define DMA2_S3M0AR                     DMA2_SM0AR(3)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga7d77630cda53ceadba307a5c455f77ad">  197</a></span><span class="preprocessor">#define DMA2_S4M0AR                     DMA2_SM0AR(4)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6ebf0e3ddb637a71e0f2d27805a1aec2">  198</a></span><span class="preprocessor">#define DMA2_S5M0AR                     DMA2_SM0AR(5)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac6f35b25038caffefc16870a0a40f1bf">  199</a></span><span class="preprocessor">#define DMA2_S6M0AR                     DMA2_SM0AR(6)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf73db9fc4f0d1872c1dff809e54f927e">  200</a></span><span class="preprocessor">#define DMA2_S7M0AR                     DMA2_SM0AR(7)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">/* DMA Stream x memory address 1 register (DMA_SxM1AR) */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga220658f19d3669ad1fa71049f9bae5fc">  203</a></span><span class="preprocessor">#define DMA_SM1AR(port, n)              (*(volatile void **)\</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">                                         (DMA_STREAM((port), (n)) + 0x10))</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf357d97bb0f447e9f0f437a17cebfc46">  205</a></span><span class="preprocessor">#define DMA1_SM1AR(n)                   DMA_SM1AR(DMA1, (n))</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad952f8b347452937c6b59ac521441482">  206</a></span><span class="preprocessor">#define DMA2_SM1AR(n)                   DMA_SM1AR(DMA2, (n))</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga48730e56ed07531c301aa1dc67e53e2d">  208</a></span><span class="preprocessor">#define DMA1_S0M1AR                     DMA1_SM1AR(0)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaac528daa7dc150e14720af83f073049e">  209</a></span><span class="preprocessor">#define DMA1_S1M1AR                     DMA1_SM1AR(1)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga68715be6db413796baac83cdaf60fc0f">  210</a></span><span class="preprocessor">#define DMA1_S2M1AR                     DMA1_SM1AR(2)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2441df1f5261e6958dcb742ccf54ff31">  211</a></span><span class="preprocessor">#define DMA1_S3M1AR                     DMA1_SM1AR(3)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga86eddfd65e6422e93acb0afac8cceb22">  212</a></span><span class="preprocessor">#define DMA1_S4M1AR                     DMA1_SM1AR(4)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga47fb155cfacfefdb871d33fe5d44cf00">  213</a></span><span class="preprocessor">#define DMA1_S5M1AR                     DMA1_SM1AR(5)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa409d4e648c1c4868c2b8dfd406f4631">  214</a></span><span class="preprocessor">#define DMA1_S6M1AR                     DMA1_SM1AR(6)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad76a017ae0c8b4095bf9d170617f4df2">  215</a></span><span class="preprocessor">#define DMA1_S7M1AR                     DMA1_SM1AR(7)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaab5cb55fa0de55a1e09eb5d6d2fd7712">  217</a></span><span class="preprocessor">#define DMA2_S0M1AR                     DMA2_SM1AR(0)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad9ead7f762f2cc590c2c8a3a4609d980">  218</a></span><span class="preprocessor">#define DMA2_S1M1AR                     DMA2_SM1AR(1)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga01e5f1f9433fab93827110a539f9269e">  219</a></span><span class="preprocessor">#define DMA2_S2M1AR                     DMA2_SM1AR(2)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa8cc2e3825c542bc311efddcd81134ca">  220</a></span><span class="preprocessor">#define DMA2_S3M1AR                     DMA2_SM1AR(3)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga66b44060fb0a6f5a81334d961d46594e">  221</a></span><span class="preprocessor">#define DMA2_S4M1AR                     DMA2_SM1AR(4)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0e6a2ae22fba8d89615ee953204c27d1">  222</a></span><span class="preprocessor">#define DMA2_S5M1AR                     DMA2_SM1AR(5)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5920fd5e01c765884b8266fee1e5145c">  223</a></span><span class="preprocessor">#define DMA2_S6M1AR                     DMA2_SM1AR(6)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2386377436ee318192d16941759dda7b">  224</a></span><span class="preprocessor">#define DMA2_S7M1AR                     DMA2_SM1AR(7)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">/* DMA Stream x FIFO control register (DMA_SxFCR) */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga02a15265c2385224ab3a1391f53e1c62">  227</a></span><span class="preprocessor">#define DMA_SFCR(port, n)               MMIO32(DMA_STREAM((port), (n)) + 0x14)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga52b9ad2b38d46241eb8c2fa52a392606">  228</a></span><span class="preprocessor">#define DMA1_SFCR(n)                    DMA_SFCR(DMA1, (n))</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga97b29777056c1ff5fbacbc533ea32371">  229</a></span><span class="preprocessor">#define DMA2_SFCR(n)                    DMA_SFCR(DMA2, (n))</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2eb0680f6f0d599c680d5660ee024d19">  231</a></span><span class="preprocessor">#define DMA1_S0FCR                      DMA1_SFCR(0)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga62cb923404caf886f388209b332bffff">  232</a></span><span class="preprocessor">#define DMA1_S1FCR                      DMA1_SFCR(1)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga724cbeb74ded686dbab6455647977d21">  233</a></span><span class="preprocessor">#define DMA1_S2FCR                      DMA1_SFCR(2)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3040c3b6f13fb4b7d262ea966e87f45b">  234</a></span><span class="preprocessor">#define DMA1_S3FCR                      DMA1_SFCR(3)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa99b1ff56f7e4def547039b0ae59ee8a">  235</a></span><span class="preprocessor">#define DMA1_S4FCR                      DMA1_SFCR(4)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac552f85032025e052ec89788b612ccaa">  236</a></span><span class="preprocessor">#define DMA1_S5FCR                      DMA1_SFCR(5)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga9fff2e019b3dd018346b1a8171b53937">  237</a></span><span class="preprocessor">#define DMA1_S6FCR                      DMA1_SFCR(6)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gafa1f2886ae13400716b69243c6a5bf50">  238</a></span><span class="preprocessor">#define DMA1_S7FCR                      DMA1_SFCR(7)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6d77a1da37de2f67564a63ef295896e7">  240</a></span><span class="preprocessor">#define DMA2_S0FCR                      DMA2_SFCR(0)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga4716ab2528b6f0c01595eea4548488f1">  241</a></span><span class="preprocessor">#define DMA2_S1FCR                      DMA2_SFCR(1)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga7686b73c7cee5b38ae4f5241145402ae">  242</a></span><span class="preprocessor">#define DMA2_S2FCR                      DMA2_SFCR(2)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga706085ec87149e7cda8dac9c5968ffe0">  243</a></span><span class="preprocessor">#define DMA2_S3FCR                      DMA2_SFCR(3)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gae66b5561b2f614ed98b0f965e0ccbf6c">  244</a></span><span class="preprocessor">#define DMA2_S4FCR                      DMA2_SFCR(4)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga87412e8f5f83925d056852800068a9e8">  245</a></span><span class="preprocessor">#define DMA2_S5FCR                      DMA2_SFCR(5)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga7d0940d23c958e809357ff22b37021b0">  246</a></span><span class="preprocessor">#define DMA2_S6FCR                      DMA2_SFCR(6)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3058aec22f6a176f48e99d27c4209ade">  247</a></span><span class="preprocessor">#define DMA2_S7FCR                      DMA2_SFCR(7)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">/* --- DMA Interrupt Flag offset values ------------------------------------- */</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">/* For API parameters. These are based on every interrupt flag and flag clear</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">being at the same relative location */</span><span class="comment"></span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">/** @defgroup dma_if_offset DMA Interrupt Flag Offsets within stream flag group.</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">@ingroup dma_defines</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"></span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">@{*/</span><span class="comment"></span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">/** Transfer Complete Interrupt Flag */</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="group__dma__if__offset.html#ga6357e8c0fd2f815af82211abacb7bd3f">  258</a></span><span class="preprocessor">#define DMA_TCIF                    (1 &lt;&lt; 5)</span><span class="comment"></span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">/** Half Transfer Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="group__dma__if__offset.html#ga941a91b96de4c594c4d8acb91d560f4d">  260</a></span><span class="preprocessor">#define DMA_HTIF                    (1 &lt;&lt; 4)</span><span class="comment"></span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">/** Transfer Error Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="group__dma__if__offset.html#ga641dfc0110f5f9aed33f8f8c78d7653b">  262</a></span><span class="preprocessor">#define DMA_TEIF                    (1 &lt;&lt; 3)</span><span class="comment"></span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">/** Direct Mode Error Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="group__dma__if__offset.html#ga68020dd6d8dd2e5296195bcdad7f18d5">  264</a></span><span class="preprocessor">#define DMA_DMEIF                   (1 &lt;&lt; 2)</span><span class="comment"></span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">/** FIFO Error Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="group__dma__if__offset.html#ga6ad09f7c4c0c5571edeabdfc8045a0dd">  266</a></span><span class="preprocessor">#define DMA_FEIF                    (1 &lt;&lt; 0)</span><span class="comment"></span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">/* Offset within interrupt status register to start of stream interrupt flag</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * field</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> */</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gabb6767ef7efe5b6e57580e8f615e6ec2">  272</a></span><span class="preprocessor">#define DMA_ISR_OFFSET(stream)  (6*((stream) &amp; 0x01)+16*(((stream) &amp; 0x02) &gt;&gt; 1))</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3b10d190e03d234b3e45a6e2b0becdde">  273</a></span><span class="preprocessor">#define DMA_ISR_FLAGS           (DMA_TCIF | DMA_HTIF | DMA_TEIF | DMA_DMEIF | \</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">                                 DMA_FEIF)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga32989a27e6f23ef043a5e7be4c59feb6">  275</a></span><span class="preprocessor">#define DMA_ISR_MASK(stream)    (DMA_ISR_FLAGS &lt;&lt; DMA_ISR_OFFSET(stream))</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/* --- DMA_LISR values ----------------------------------------------------- */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga79bcc3f8e773206a66aba95c6f889d6f">  279</a></span><span class="preprocessor">#define DMA_LISR_FEIF0                  (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga72de97ebc9d063dceb38bada91c44878">  280</a></span><span class="preprocessor">#define DMA_LISR_DMEIF0                 (1 &lt;&lt; 2)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">  281</a></span><span class="preprocessor">#define DMA_LISR_TEIF0                  (1 &lt;&lt; 3)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6181727d13abbc46283ff22ce359e3b9">  282</a></span><span class="preprocessor">#define DMA_LISR_HTIF0                  (1 &lt;&lt; 4)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gadbc3f7e52c0688bed4b71fa37666901d">  283</a></span><span class="preprocessor">#define DMA_LISR_TCIF0                  (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gafbc4fecde60c09e12f10113a156bb922">  285</a></span><span class="preprocessor">#define DMA_LISR_FEIF1                  (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa4903814bfc12dd6193416374fbddf8c">  286</a></span><span class="preprocessor">#define DMA_LISR_DMEIF1                 (1 &lt;&lt; 8)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0cd826db0b9ea5544d1a93beb90f8972">  287</a></span><span class="preprocessor">#define DMA_LISR_TEIF1                  (1 &lt;&lt; 9)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga04304a9f8891e325247c0aaa4c9fac72">  288</a></span><span class="preprocessor">#define DMA_LISR_HTIF1                  (1 &lt;&lt; 10)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gae02aec39ded937b3ce816d3df4520d9b">  289</a></span><span class="preprocessor">#define DMA_LISR_TCIF1                  (1 &lt;&lt; 11)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga99c42b194213872753460ef9b7745213">  291</a></span><span class="preprocessor">#define DMA_LISR_FEIF2                  (1 &lt;&lt; 16)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gabc7edcd7404f0dcf19a724dfad22026a">  292</a></span><span class="preprocessor">#define DMA_LISR_DMEIF2                 (1 &lt;&lt; 18)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga74d540802cadde42bdd6debae5d8ab89">  293</a></span><span class="preprocessor">#define DMA_LISR_TEIF2                  (1 &lt;&lt; 19)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6ca25185d14a1f0c208ec8ceadc787a6">  294</a></span><span class="preprocessor">#define DMA_LISR_HTIF2                  (1 &lt;&lt; 20)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">  295</a></span><span class="preprocessor">#define DMA_LISR_TCIF2                  (1 &lt;&lt; 21)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5367443a1378eef82aed62ca22763952">  297</a></span><span class="preprocessor">#define DMA_LISR_FEIF3                  (1 &lt;&lt; 22)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga01fd1397b41221f5bdf6f107cb92e196">  298</a></span><span class="preprocessor">#define DMA_LISR_DMEIF3                 (1 &lt;&lt; 24)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5dfaba3a5db7cdcbddf9ee5974b44c2f">  299</a></span><span class="preprocessor">#define DMA_LISR_TEIF3                  (1 &lt;&lt; 25)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa10c891ee2ec333b7f87eea5886d574f">  300</a></span><span class="preprocessor">#define DMA_LISR_HTIF3                  (1 &lt;&lt; 26)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga44e5bf8adbb2646d325cba8d5dd670d8">  301</a></span><span class="preprocessor">#define DMA_LISR_TCIF3                  (1 &lt;&lt; 27)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">/* --- DMA_HISR values ----------------------------------------------------- */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gacab90057201b1da9774308ff3fb6cfa1">  305</a></span><span class="preprocessor">#define DMA_HISR_FEIF4                  (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf716f1bc12ea70f49802d84fb77646e8">  306</a></span><span class="preprocessor">#define DMA_HISR_DMEIF4                 (1 &lt;&lt; 2)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga9005d4b958193fbd701c879eede467c1">  307</a></span><span class="preprocessor">#define DMA_HISR_TEIF4                  (1 &lt;&lt; 3)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gadba8d24329c676d70560eda0b8c1e5b0">  308</a></span><span class="preprocessor">#define DMA_HISR_HTIF4                  (1 &lt;&lt; 4)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gafcce25c245499f9e62cb757e1871d973">  309</a></span><span class="preprocessor">#define DMA_HISR_TCIF4                  (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0d62494b31bb830433ddd683f4872519">  311</a></span><span class="preprocessor">#define DMA_HISR_FEIF5                  (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac5ee964eee9c88fa28d32ce3ea6478f2">  312</a></span><span class="preprocessor">#define DMA_HISR_DMEIF5                 (1 &lt;&lt; 8)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf16fb0e5d87f704c89824f961bfb7637">  313</a></span><span class="preprocessor">#define DMA_HISR_TEIF5                  (1 &lt;&lt; 9)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga8617bf8160d1027879ffd354e04908d9">  314</a></span><span class="preprocessor">#define DMA_HISR_HTIF5                  (1 &lt;&lt; 10)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga64f15eaf1dd30450d1d35ee517507321">  315</a></span><span class="preprocessor">#define DMA_HISR_TCIF5                  (1 &lt;&lt; 11)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gafb297f94bde8d1aea580683d466ca8ca">  317</a></span><span class="preprocessor">#define DMA_HISR_FEIF6                  (1 &lt;&lt; 16)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gab7b58e7ba316d3fc296f4433b3e62c38">  318</a></span><span class="preprocessor">#define DMA_HISR_DMEIF6                 (1 &lt;&lt; 18)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga1a7ec01955fb504a5aa4f9f16a9ac52c">  319</a></span><span class="preprocessor">#define DMA_HISR_TEIF6                  (1 &lt;&lt; 19)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0d39c14138e9ff216c203b288137144b">  320</a></span><span class="preprocessor">#define DMA_HISR_HTIF6                  (1 &lt;&lt; 20)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad29468aa609150e241d9ae62c477cf45">  321</a></span><span class="preprocessor">#define DMA_HISR_TCIF6                  (1 &lt;&lt; 21)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gadea53385fca360f16c4474db1cf18bc1">  323</a></span><span class="preprocessor">#define DMA_HISR_FEIF7                  (1 &lt;&lt; 22)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">  324</a></span><span class="preprocessor">#define DMA_HISR_DMEIF7                 (1 &lt;&lt; 24)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga960f094539b5afc7f9d5e45b7909afe6">  325</a></span><span class="preprocessor">#define DMA_HISR_TEIF7                  (1 &lt;&lt; 25)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf535d1a3209d2e2e0e616e2d7501525d">  326</a></span><span class="preprocessor">#define DMA_HISR_HTIF7                  (1 &lt;&lt; 26)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad20a0a5e103def436d4e329fc0888482">  327</a></span><span class="preprocessor">#define DMA_HISR_TCIF7                  (1 &lt;&lt; 27)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">/* --- DMA_LIFCR values ----------------------------------------------------- */</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gadf6b8892189f3779f7fecf529ed87c74">  331</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF0                (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gafe80a122bf0537e8c95877ccf2b7b6d9">  332</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF0               (1 &lt;&lt; 2)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5824a64683ce2039260c952d989bf420">  333</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF0                (1 &lt;&lt; 3)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga44f83ba08feb98240a553403d977b8d1">  334</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF0                (1 &lt;&lt; 4)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gab7a0b2cc41c63504195714614e59dc8e">  335</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF0                (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga96cea0049553ab806bbc956f52528c37">  337</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF1                (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga9a5aea54a390886f7de82e87e6dfc936">  338</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF1               (1 &lt;&lt; 8)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf6d8adf52567aee2969492db65d448d4">  339</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF1                (1 &lt;&lt; 9)</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad2f38b0c141a9afb3943276dacdcb969">  340</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF1                (1 &lt;&lt; 10)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga7494c54901b8f5bcb4894d20b8cfafed">  341</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF1                (1 &lt;&lt; 11)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gae0f58173c721a4cee3f3885b352fa2a3">  343</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF2                (1 &lt;&lt; 16)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga7680fc5f5e6c0032044f1d8ab7766de8">  344</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF2               (1 &lt;&lt; 18)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa9d761752657a3d268da5434a04c6c6a">  345</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF2                (1 &lt;&lt; 19)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gae19254e8ad726a73c6edc01bc7cf2cfa">  346</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF2                (1 &lt;&lt; 20)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga52d6df2b5ab2b43da273a702fe139b59">  347</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF2                (1 &lt;&lt; 21)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad9432964145dc55af9186aea425e9963">  349</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF3                (1 &lt;&lt; 22)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gabea10cdf2d3b0773b4e6b7fc9422f361">  350</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF3               (1 &lt;&lt; 24)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0a51c601387d1ae49333d5ace8ae86ee">  351</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF3                (1 &lt;&lt; 25)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0ed3ab4e5d7975f985eb25dc65f99be3">  352</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF3                (1 &lt;&lt; 26)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga5210736d34dc24eb9507975921233137">  353</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF3                (1 &lt;&lt; 27)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">/* --- DMA_HIFCR values ----------------------------------------------------- */</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga1e5ea118900178d4fa2d19656c1b48ff">  357</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF4                (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga0d70d58a4423ac8973c30ddbc7404b44">  358</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF4               (1 &lt;&lt; 2)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga9e05ff4fc6bace9cc6c0f0d4ec7b3314">  359</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF4                (1 &lt;&lt; 3)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf8f0afa9a6526f7f4413766417a56be8">  360</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF4                (1 &lt;&lt; 4)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga42e529507a40f0dc4c16da7cc6d659db">  361</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF4                (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span> </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga9a4e90af967fa0a76c842384264e0e52">  363</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF5                (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga15b404d9e1601cf3627cbf0163b50221">  364</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF5               (1 &lt;&lt; 8)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga33394fe20a3567c8baaeb15ad9aab586">  365</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF5                (1 &lt;&lt; 9)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2cef7eeccd11737c1ebf5735284046cc">  366</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF5                (1 &lt;&lt; 10)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa55d19705147a6ee16effe9ec1012a72">  367</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF5                (1 &lt;&lt; 11)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga39a0a7f42498f71dedae8140483b7ced">  369</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF6                (1 &lt;&lt; 16)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga7f73fa93a4e01fbf279e920eca139807">  370</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF6               (1 &lt;&lt; 18)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga69e01e2f6a5cd1c800321e4121f8e788">  371</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF6                (1 &lt;&lt; 19)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaed7cbbbc0602d00e101e3f57aa3b696a">  372</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF6                (1 &lt;&lt; 20)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gacd88be16962491e41e586f5109014bc6">  373</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF6                (1 &lt;&lt; 21)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga50332abe2e7b5a4f9cffd65d9a29382a">  375</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF7                (1 &lt;&lt; 22)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad70bf852fd8c24d79fcc104c950a589f">  376</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF7               (1 &lt;&lt; 24)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga84ab215e0b217547745beefb65dfefdf">  377</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF7                (1 &lt;&lt; 25)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga95e9989cbd70b18d833bb4cfcb8afce9">  378</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF7                (1 &lt;&lt; 26)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gadf8056629f4948fb236b4339e213cc69">  379</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF7                (1 &lt;&lt; 27)</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">/* --- DMA_SxCR values ----------------------------------------------------- */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">/* EN: Stream enable */</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaabf69fe92e9a44167535365b0fe4ea9e">  384</a></span><span class="preprocessor">#define DMA_SxCR_EN                     (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">/* DMEIE: Direct Mode error interrupt enable */</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gacaecc56f94a9af756d077cf7df1b6c41">  386</a></span><span class="preprocessor">#define DMA_SxCR_DMEIE                  (1 &lt;&lt; 1)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">/* TEIE: Transfer error interrupt enable */</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">  388</a></span><span class="preprocessor">#define DMA_SxCR_TEIE                   (1 &lt;&lt; 2)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">/* HTIE: Half transfer interrupt enable */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga13a7fe097608bc5031d42ba69effed20">  390</a></span><span class="preprocessor">#define DMA_SxCR_HTIE                   (1 &lt;&lt; 3)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">/* TCIE: Transfer complete interrupt enable */</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">  392</a></span><span class="preprocessor">#define DMA_SxCR_TCIE                   (1 &lt;&lt; 4)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">/* PFCTRL: Peripheral Flow Controller */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga11f412d256043bec3e01ceef7f2099f2">  394</a></span><span class="preprocessor">#define DMA_SxCR_PFCTRL                 (1 &lt;&lt; 5)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">/* DIR[7:6]: Data transfer direction */</span><span class="comment"></span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">/** @defgroup dma_st_dir DMA Stream Data transfer direction</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">@ingroup dma_defines</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"></span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="group__dma__st__dir.html#ga8353dd3758192eb803d2f54eeeae26af">  401</a></span><span class="preprocessor">#define DMA_SxCR_DIR_PERIPHERAL_TO_MEM  (0 &lt;&lt; 6)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="group__dma__st__dir.html#gab0d7efd7a34235f347af3ab6a08ecbee">  402</a></span><span class="preprocessor">#define DMA_SxCR_DIR_MEM_TO_PERIPHERAL  (1 &lt;&lt; 6)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="group__dma__st__dir.html#gaf95c88600907804d1166b950d0a2368b">  403</a></span><span class="preprocessor">#define DMA_SxCR_DIR_MEM_TO_MEM         (2 &lt;&lt; 6)</span><span class="comment"></span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac9c983f44820518668fba11a4c50bb4c">  405</a></span><span class="preprocessor">#define DMA_SxCR_DIR_SHIFT              6</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad0d6d0169da045158c61141d784d9d4f">  406</a></span><span class="preprocessor">#define DMA_SxCR_DIR_MASK               (3 &lt;&lt; 6)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">/* CIRC: Circular mode */</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gadc248dbc519cc580621cdadcdd8741fb">  409</a></span><span class="preprocessor">#define DMA_SxCR_CIRC                   (1 &lt;&lt; 8)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">/* PINC: Peripheral increment mode */</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga29c5d5c559dd14646fdc170e74f1f03b">  411</a></span><span class="preprocessor">#define DMA_SxCR_PINC                   (1 &lt;&lt; 9)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">/* MINC: Memory increment mode */</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga771a295832a584a3777ede523a691719">  413</a></span><span class="preprocessor">#define DMA_SxCR_MINC                   (1 &lt;&lt; 10)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">/* PSIZE[12:11]: Peripheral size */</span><span class="comment"></span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">/** @defgroup dma_st_perwidth DMA Stream Peripheral Word Width</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">@ingroup STM32F4xx_dma_defines</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"></span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="group__dma__st__perwidth.html#ga4e23adf6d2469526cf0c3a46869cb97e">  420</a></span><span class="preprocessor">#define DMA_SxCR_PSIZE_8BIT             (0 &lt;&lt; 11)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="group__dma__st__perwidth.html#ga759429ebce989889eeb2edaa4cb31e55">  421</a></span><span class="preprocessor">#define DMA_SxCR_PSIZE_16BIT            (1 &lt;&lt; 11)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="group__dma__st__perwidth.html#ga15e8ff1920a38e68b0b9fc1e915fdcc3">  422</a></span><span class="preprocessor">#define DMA_SxCR_PSIZE_32BIT            (2 &lt;&lt; 11)</span><span class="comment"></span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga468be66e356701b43fd042d61019117d">  424</a></span><span class="preprocessor">#define DMA_SxCR_PSIZE_SHIFT            11</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gac3daa2d0c3a3f9b25cf83a6c74fa6329">  425</a></span><span class="preprocessor">#define DMA_SxCR_PSIZE_MASK             (3 &lt;&lt; 11)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span> </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">/* MSIZE[14:13]: Memory size */</span><span class="comment"></span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">/** @defgroup dma_st_memwidth DMA Stream Memory Word Width</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">@ingroup STM32F4xx_dma_defines</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"></span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="group__dma__st__memwidth.html#ga4c1cc45480e33a61ffa98baeaf5bbbb8">  432</a></span><span class="preprocessor">#define DMA_SxCR_MSIZE_8BIT             (0 &lt;&lt; 13)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="group__dma__st__memwidth.html#ga9e102cc13144ed051caf5acea4c2cde0">  433</a></span><span class="preprocessor">#define DMA_SxCR_MSIZE_16BIT            (1 &lt;&lt; 13)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="group__dma__st__memwidth.html#ga8383bac9e5c6735b84980a82b357edd4">  434</a></span><span class="preprocessor">#define DMA_SxCR_MSIZE_32BIT            (2 &lt;&lt; 13)</span><span class="comment"></span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga2208295e71de0f78c77530391a2605cf">  436</a></span><span class="preprocessor">#define DMA_SxCR_MSIZE_SHIFT            13</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga3d02d137f12afb7f89786d2275d9f400">  437</a></span><span class="preprocessor">#define DMA_SxCR_MSIZE_MASK             (3 &lt;&lt; 13)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span> </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">/* PINCOS: Peripheral increment offset size */</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaeb929908d2e7fdef2136c20c93377c70">  440</a></span><span class="preprocessor">#define DMA_SxCR_PINCOS                 (1 &lt;&lt; 15)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">/* PL[17:16]: Stream priority level */</span><span class="comment"></span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">/** @defgroup dma_st_pri DMA Stream Priority Levels</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">@ingroup dma_defines</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"></span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="group__dma__st__pri.html#ga718c8a7f28b693dfe4fd07818ad56daf">  447</a></span><span class="preprocessor">#define DMA_SxCR_PL_LOW                 (0 &lt;&lt; 16)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="group__dma__st__pri.html#ga44d8a4ca11830c0c61250043e51c45e9">  448</a></span><span class="preprocessor">#define DMA_SxCR_PL_MEDIUM              (1 &lt;&lt; 16)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="group__dma__st__pri.html#gaea32718fa48a80cf74f12a3852497bad">  449</a></span><span class="preprocessor">#define DMA_SxCR_PL_HIGH                (2 &lt;&lt; 16)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="group__dma__st__pri.html#ga65b384c338f13569b08664d781b663c2">  450</a></span><span class="preprocessor">#define DMA_SxCR_PL_VERY_HIGH           (3 &lt;&lt; 16)</span><span class="comment"></span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga33211e80749f56d7ecea589899d15a3d">  452</a></span><span class="preprocessor">#define DMA_SxCR_PL_SHIFT               16</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa783648c398fb2e32cb8880b31c5cfb1">  453</a></span><span class="preprocessor">#define DMA_SxCR_PL_MASK                (3 &lt;&lt; 16)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">/* DBM: Double buffered mode */</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga53a1cde736b2afc5a394a67849f0c497">  456</a></span><span class="preprocessor">#define DMA_SxCR_DBM                    (1 &lt;&lt; 18)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">/* CT: Current target (in double buffered mode) */</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gadd36c677ee53f56dc408cd549e64cf7d">  458</a></span><span class="preprocessor">#define DMA_SxCR_CT                     (1 &lt;&lt; 19)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">/* Bit 20 reserved */</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">/* PBURST[13:12]: Peripheral Burst Configuration */</span><span class="comment"></span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">/** @defgroup dma_pburst DMA Peripheral Burst Length</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">@ingroup dma_defines</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"></span> </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="group__dma__pburst.html#ga495b6aa5ee5ee408b01e7f6b5c40e23b">  467</a></span><span class="preprocessor">#define DMA_SxCR_PBURST_SINGLE          (0 &lt;&lt; 21)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="group__dma__pburst.html#ga0358ed0c51b509ac7f2b6c55bba4bb75">  468</a></span><span class="preprocessor">#define DMA_SxCR_PBURST_INCR4           (1 &lt;&lt; 21)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="group__dma__pburst.html#ga5d3db1b1b89f13292e25af0f9b562a94">  469</a></span><span class="preprocessor">#define DMA_SxCR_PBURST_INCR8           (2 &lt;&lt; 21)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="group__dma__pburst.html#ga35c933c443be910302a950a14a68b3c1">  470</a></span><span class="preprocessor">#define DMA_SxCR_PBURST_INCR16          (3 &lt;&lt; 21)</span><span class="comment"></span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf78efd2954e31b90cdd8694aacb28cd0">  472</a></span><span class="preprocessor">#define DMA_SxCR_PBURST_SHIFT           21</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga8ef82abd39506e9e63fac3348eebed6e">  473</a></span><span class="preprocessor">#define DMA_SxCR_PBURST_MASK            (3 &lt;&lt; 21)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">/* MBURST[13:12]: Memory Burst Configuration */</span><span class="comment"></span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">/** @defgroup dma_mburst DMA Memory Burst Length</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">@ingroup STM32F4xx_dma_defines</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"></span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="group__dma__mburst.html#gab2c82f24a4c949ffc18f882da93fda10">  480</a></span><span class="preprocessor">#define DMA_SxCR_MBURST_SINGLE          (0 &lt;&lt; 23)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="group__dma__mburst.html#ga1d161291aabb811293bc78a8f9c30736">  481</a></span><span class="preprocessor">#define DMA_SxCR_MBURST_INCR4           (1 &lt;&lt; 23)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="group__dma__mburst.html#ga8c35dd793bc079a92b3ec71d534b0cc8">  482</a></span><span class="preprocessor">#define DMA_SxCR_MBURST_INCR8           (2 &lt;&lt; 23)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="group__dma__mburst.html#gadaf6b33ae31b2cbde69244c3c0f441e8">  483</a></span><span class="preprocessor">#define DMA_SxCR_MBURST_INCR16          (3 &lt;&lt; 23)</span><span class="comment"></span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga20ea3ea9874062208fc50eb3d7c67c4d">  485</a></span><span class="preprocessor">#define DMA_SxCR_MBURST_SHIFT           23</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaba4f176e94faad9b324c0cfce582c590">  486</a></span><span class="preprocessor">#define DMA_SxCR_MBURST_MASK            (3 &lt;&lt; 23)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">/* CHSEL[25:27]: Channel Select */</span><span class="comment"></span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">/** @defgroup dma_ch_sel DMA Channel Select</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">@ingroup dma_defines</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"></span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="group__dma__ch__sel.html#ga17d34dad5c7bdb97fdcadaebfed80d90">  493</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL_0                (0 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="group__dma__ch__sel.html#gafa59d7ef4d7e0895f18ca4ef1210edae">  494</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL_1                (1 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="group__dma__ch__sel.html#gae001e60d3fd84c18bb5e2f96b695af38">  495</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL_2                (2 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="group__dma__ch__sel.html#ga2faf9a4bb13079f49c72ea10ffdfce59">  496</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL_3                (3 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="group__dma__ch__sel.html#ga798fcffd8b915d89c26f9f60d34f09bb">  497</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL_4                (4 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="group__dma__ch__sel.html#ga7ed2fd8faa694233a591da72fb195908">  498</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL_5                (5 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="group__dma__ch__sel.html#ga9689a049c6fdb8fd6a70548290e7d27c">  499</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL_6                (6 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="group__dma__ch__sel.html#ga2332b3f94bd3ac802d59d1706b0afd9a">  500</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL_7                (7 &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span><span class="comment"></span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga03a71dcd8185ccfaa16725ebe9ec487a">  502</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL_SHIFT            25</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa94af3601c6eb8edb1ded8e74198799f">  503</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL_MASK             (7 &lt;&lt; 25)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaf9160d70a35242586b9fb074d2e6b25a">  504</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL(n)               ((n) &lt;&lt; DMA_SxCR_CHSEL_SHIFT)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">/* Reserved [31:28] */</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">/* --- DMA_SxNDTR values --------------------------------------------------- */</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">/* DMA_SxNDTR[15:0]: Number of data register. */</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">/* --- DMA_SxPAR values ---------------------------------------------------- */</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">/* DMA_SxPAR[31:0]: Peripheral address register. */</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">/* --- DMA_SxM0AR values --------------------------------------------------- */</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">/* DMA_SxM0AR[31:0]: Memory 0 address register. */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">/* --- DMA_SxM1AR values --------------------------------------------------- */</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">/* DMA_SxM1AR[31:0]: Memory 1 address register. */</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span> </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">/* --- DMA_SxFCR values ---------------------------------------------------- */</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">/* FTH[1:0]: FIFO Threshold selection */</span><span class="comment"></span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">/** @defgroup dma_fifo_thresh FIFO Threshold selection</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">@ingroup STM32F4xx_dma_defines</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"></span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="group__dma__fifo__thresh.html#ga731c156db6ab42c06779b39d197a0d48">  531</a></span><span class="preprocessor">#define DMA_SxFCR_FTH_1_4_FULL          (0 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="group__dma__fifo__thresh.html#ga2039d02ff9003876c1fb07bfdb01540d">  532</a></span><span class="preprocessor">#define DMA_SxFCR_FTH_2_4_FULL          (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="group__dma__fifo__thresh.html#ga1b25016d8c67f8e75c85f6255b8f09e1">  533</a></span><span class="preprocessor">#define DMA_SxFCR_FTH_3_4_FULL          (2 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="group__dma__fifo__thresh.html#gafb5646194bfe2f9066555eea98bad216">  534</a></span><span class="preprocessor">#define DMA_SxFCR_FTH_4_4_FULL          (3 &lt;&lt; 0)</span><span class="comment"></span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga9cf93147a7d186ea14fe06b3de860cbb">  536</a></span><span class="preprocessor">#define DMA_SxFCR_FTH_SHIFT             0</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaa369c56b6b1657057a4d8a423062ed83">  537</a></span><span class="preprocessor">#define DMA_SxFCR_FTH_MASK              (3 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span> </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">/* DMDIS: Direct Mode disable */</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga89406bb954742665691c0ac2f8d95ec9">  540</a></span><span class="preprocessor">#define DMA_SxFCR_DMDIS                 (1 &lt;&lt; 2)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span> </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">/* FS[5:3]: FIFO Status */</span><span class="comment"></span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">/** @defgroup dma_fifo_status FIFO Status</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">@ingroup STM32F4xx_dma_defines</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"></span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">@{*/</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="group__dma__fifo__status.html#gad0deb3bbbbeaca4fbf62f87f43117ffa">  547</a></span><span class="preprocessor">#define DMA_SxFCR_FS_LT_1_4_FULL        (0 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="group__dma__fifo__status.html#ga679150222fd14d85d9197edce1c66645">  548</a></span><span class="preprocessor">#define DMA_SxFCR_FS_LT_2_4_FULL        (1 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="group__dma__fifo__status.html#ga37e2a8318bd01a400e538a80a7bb3ed2">  549</a></span><span class="preprocessor">#define DMA_SxFCR_FS_LT_3_4_FULL        (2 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="group__dma__fifo__status.html#ga80aceff2dad6f12590f7b5f2a734a962">  550</a></span><span class="preprocessor">#define DMA_SxFCR_FS_LT_4_4_FULL        (3 &lt;&lt; 0)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="group__dma__fifo__status.html#gaeedf299013c5957ef5e8ac57d0ded96e">  551</a></span><span class="preprocessor">#define DMA_SxFCR_FS_FULL               (4 &lt;&lt; 3)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="group__dma__fifo__status.html#gaa64efb2df4b776d95e2a64c1b3cb6a99">  552</a></span><span class="preprocessor">#define DMA_SxFCR_FS_EMPTY              (5 &lt;&lt; 3)</span><span class="comment"></span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="group__dma__defines.html#ga69b99fc13de80969a6b3694d05bad785">  554</a></span><span class="preprocessor">#define DMA_SxFCR_FS_SHIFT              3</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gad83feb1e3be065d3251b58277cfb2273">  555</a></span><span class="preprocessor">#define DMA_SxFCR_FS_MASK               (7 &lt;&lt; 3)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">/* [6]: reserved */</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">/* FEIE[7]: FIFO error interrupt enable */</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="group__dma__defines.html#gaba9ca2264bc381abe0f4183729ab1fb1">  560</a></span><span class="preprocessor">#define DMA_SxFCR_FEIE                  (1 &lt;&lt; 7)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">/* [31:8]: Reserved */</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span> </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">/* --- Function prototypes ------------------------------------------------- */</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><a class="code hl_define" href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">/*</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> * Note: The F2 and F4 series have a completely new DMA peripheral with</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> * different configuration options.</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> */</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga8af8980d82a07d038bda1738276de334">dma_stream_reset</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gaeaa31cc700740df241897276081e0436">dma_clear_interrupt_flags</a>(uint32_t dma, uint8_t stream,</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>                               uint32_t interrupts);</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="keywordtype">bool</span> <a class="code hl_function" href="group__dma__defines.html#ga920e745c606523b2d4ed1804ca1302f9">dma_get_interrupt_flag</a>(uint32_t dma, uint8_t stream, uint32_t interrupt);</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga307fb6658ba93745a5f5634d154cebd3">dma_set_transfer_mode</a>(uint32_t dma, uint8_t stream, uint32_t direction);</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga56496ac6963f287b8468bdaade35326d">dma_set_priority</a>(uint32_t dma, uint8_t stream, uint32_t prio);</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga6e89625484c29b630c797340e4d71d09">dma_set_memory_size</a>(uint32_t dma, uint8_t stream, uint32_t mem_size);</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga5613aadc5520edf0ea058a0a2c41764c">dma_set_peripheral_size</a>(uint32_t dma, uint8_t stream,</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>                             uint32_t peripheral_size);</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gad344152e8871f8787dbebb073f81c61e">dma_enable_memory_increment_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gabc76100441f2f26c42f2aaebd62a688b">dma_disable_memory_increment_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga598096631d9f7c7efc1d71059c3571e6">dma_enable_peripheral_increment_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gadd7396d77096a96a20e13e4dd5e06e1c">dma_disable_peripheral_increment_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga205b7b142b835653f92f684c0bc1345c">dma_enable_fixed_peripheral_increment_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gaa4e94297041e7c82695d7aff83cb0594">dma_enable_circular_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga31ac1af0c35910f6b4b57a12ad83b60e">dma_channel_select</a>(uint32_t dma, uint8_t stream, uint32_t channel);</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga2a23dc081b24fdaa2d6d2c8dc03efdc2">dma_set_memory_burst</a>(uint32_t dma, uint8_t stream, uint32_t burst);</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga75a1293f424cc6649fe7d98aab6d898f">dma_set_peripheral_burst</a>(uint32_t dma, uint8_t stream, uint32_t burst);</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga84250cb7dcd34c894b2056b790634748">dma_set_initial_target</a>(uint32_t dma, uint8_t stream, uint8_t memory);</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>uint8_t <a class="code hl_function" href="group__dma__defines.html#ga9fcdc7cd42abe3c9b6ca5ff1d10e2665">dma_get_target</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga634b8794ff0fba7604ca272f5ceb5bf3">dma_enable_double_buffer_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gad841f8243e7a529efb0ffddc959b0c80">dma_disable_double_buffer_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gaf667ccb9a78c8fe76f2cf256fa153b6b">dma_set_peripheral_flow_control</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gad30f62b0042facedf99fe357665ffe7c">dma_set_dma_flow_control</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga6be1b284bd502af608b3993abe1a9931">dma_enable_transfer_error_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga2f2afc6e30285651e492381cdab7ca1a">dma_disable_transfer_error_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga05bfe7ca609aaf686e9258b4a0245d72">dma_enable_half_transfer_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gab7a18436370c610a8834e354582eab9b">dma_disable_half_transfer_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga1ee7b429eeb959f41c1dbd9d87312dc9">dma_enable_transfer_complete_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gabbb9d94c0d4ec92ec62a7aebbcc7b360">dma_disable_transfer_complete_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>uint32_t <a class="code hl_function" href="group__dma__defines.html#gaca11c1cb785964707b8a9a3b1d29ef29">dma_fifo_status</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga3f5a21bbe3efe0032c02f054d5ceec32">dma_enable_direct_mode_error_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga4ea0653919d7d6d9f0aa9238eebf9012">dma_disable_direct_mode_error_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga856057f523c5a127beffc1f91b132d15">dma_enable_fifo_error_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gab21293b505e511ffdae4464185a5891f">dma_disable_fifo_error_interrupt</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga6b3056952dddaf5c2a315b5f8af7d5f1">dma_enable_direct_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga5e166bb1ea36c1c7966515ddd0c95195">dma_enable_fifo_mode</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga3c8786d286c6e71713bb171a637e9447">dma_set_fifo_threshold</a>(uint32_t dma, uint8_t stream, uint32_t threshold);</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gaee1780f0a8520693acd202230c222f88">dma_enable_stream</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga5a0622f6a841107162680c7ea63016c4">dma_disable_stream</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga795dbd3370cf28a72ee3e2b7582df0cd">dma_set_peripheral_address</a>(uint32_t dma, uint8_t stream, uint32_t address);</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gae232f2f5a613459f6921774b5b4c049b">dma_set_memory_address</a>(uint32_t dma, uint8_t stream, uint32_t address);</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#ga586b2d80e0b38cccd6a47adb67dc57df">dma_set_memory_address_1</a>(uint32_t dma, uint8_t stream, uint32_t address);</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>uint16_t <a class="code hl_function" href="group__dma__defines.html#ga17d7b3ea052e31941b2a06c585f070f2">dma_get_number_of_data</a>(uint32_t dma, uint8_t stream);</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="keywordtype">void</span> <a class="code hl_function" href="group__dma__defines.html#gacb3b053111727848b8fff84eee2261a7">dma_set_number_of_data</a>(uint32_t dma, uint8_t stream, uint16_t number);</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><a class="code hl_define" href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a><span class="comment"></span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">#endif</span><span class="comment"></span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">/** @cond */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">#warning &quot;dma_common_f24.h should not be included explicitly, only via dma.h&quot;</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">#endif</span><span class="comment"></span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">/** @endcond */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="ttc" id="acommon_8h_html_a67019e6c1b6d267f6f85fbb577f0f286"><div class="ttname"><a href="common_8h.html#a67019e6c1b6d267f6f85fbb577f0f286">END_DECLS</a></div><div class="ttdeci">#define END_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00034">common.h:34</a></div></div>
<div class="ttc" id="acommon_8h_html_acd011fce71bdd0f1884aa638d921487a"><div class="ttname"><a href="common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a></div><div class="ttdeci">#define BEGIN_DECLS</div><div class="ttdef"><b>Definition:</b> <a href="common_8h_source.html#l00033">common.h:33</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga05bfe7ca609aaf686e9258b4a0245d72"><div class="ttname"><a href="group__dma__defines.html#ga05bfe7ca609aaf686e9258b4a0245d72">dma_enable_half_transfer_interrupt</a></div><div class="ttdeci">void dma_enable_half_transfer_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Interrupt on Transfer Half Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00530">dma_common_f24.c:530</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga17d7b3ea052e31941b2a06c585f070f2"><div class="ttname"><a href="group__dma__defines.html#ga17d7b3ea052e31941b2a06c585f070f2">dma_get_number_of_data</a></div><div class="ttdeci">uint16_t dma_get_number_of_data(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Get the Transfer Block Size.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00788">dma_common_f24.c:788</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga1ee7b429eeb959f41c1dbd9d87312dc9"><div class="ttname"><a href="group__dma__defines.html#ga1ee7b429eeb959f41c1dbd9d87312dc9">dma_enable_transfer_complete_interrupt</a></div><div class="ttdeci">void dma_enable_transfer_complete_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Interrupt on Transfer Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00555">dma_common_f24.c:555</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga205b7b142b835653f92f684c0bc1345c"><div class="ttname"><a href="group__dma__defines.html#ga205b7b142b835653f92f684c0bc1345c">dma_enable_fixed_peripheral_increment_mode</a></div><div class="ttdeci">void dma_enable_fixed_peripheral_increment_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Fixed Sized Peripheral Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00304">dma_common_f24.c:304</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga2a23dc081b24fdaa2d6d2c8dc03efdc2"><div class="ttname"><a href="group__dma__defines.html#ga2a23dc081b24fdaa2d6d2c8dc03efdc2">dma_set_memory_burst</a></div><div class="ttdeci">void dma_set_memory_burst(uint32_t dma, uint8_t stream, uint32_t burst)</div><div class="ttdoc">DMA Stream Set Memory Burst Configuration.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00363">dma_common_f24.c:363</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga2f2afc6e30285651e492381cdab7ca1a"><div class="ttname"><a href="group__dma__defines.html#ga2f2afc6e30285651e492381cdab7ca1a">dma_disable_transfer_error_interrupt</a></div><div class="ttdeci">void dma_disable_transfer_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Disable Interrupt on Transfer Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00518">dma_common_f24.c:518</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga307fb6658ba93745a5f5634d154cebd3"><div class="ttname"><a href="group__dma__defines.html#ga307fb6658ba93745a5f5634d154cebd3">dma_set_transfer_mode</a></div><div class="ttdeci">void dma_set_transfer_mode(uint32_t dma, uint8_t stream, uint32_t direction)</div><div class="ttdoc">DMA Stream Enable Transfer Direction.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00151">dma_common_f24.c:151</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga31ac1af0c35910f6b4b57a12ad83b60e"><div class="ttname"><a href="group__dma__defines.html#ga31ac1af0c35910f6b4b57a12ad83b60e">dma_channel_select</a></div><div class="ttdeci">void dma_channel_select(uint32_t dma, uint8_t stream, uint32_t channel)</div><div class="ttdoc">DMA Stream Channel Select.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00345">dma_common_f24.c:345</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga3c8786d286c6e71713bb171a637e9447"><div class="ttname"><a href="group__dma__defines.html#ga3c8786d286c6e71713bb171a637e9447">dma_set_fifo_threshold</a></div><div class="ttdeci">void dma_set_fifo_threshold(uint32_t dma, uint8_t stream, uint32_t threshold)</div><div class="ttdoc">DMA Set FIFO Threshold.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00680">dma_common_f24.c:680</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga3f5a21bbe3efe0032c02f054d5ceec32"><div class="ttname"><a href="group__dma__defines.html#ga3f5a21bbe3efe0032c02f054d5ceec32">dma_enable_direct_mode_error_interrupt</a></div><div class="ttdeci">void dma_enable_direct_mode_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Interrupt on Direct Mode Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00580">dma_common_f24.c:580</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga4ea0653919d7d6d9f0aa9238eebf9012"><div class="ttname"><a href="group__dma__defines.html#ga4ea0653919d7d6d9f0aa9238eebf9012">dma_disable_direct_mode_error_interrupt</a></div><div class="ttdeci">void dma_disable_direct_mode_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Disable Interrupt on Direct Mode Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00593">dma_common_f24.c:593</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga5613aadc5520edf0ea058a0a2c41764c"><div class="ttname"><a href="group__dma__defines.html#ga5613aadc5520edf0ea058a0a2c41764c">dma_set_peripheral_size</a></div><div class="ttdeci">void dma_set_peripheral_size(uint32_t dma, uint8_t stream, uint32_t peripheral_size)</div><div class="ttdoc">DMA Stream Set Peripheral Word Width.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00219">dma_common_f24.c:219</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga56496ac6963f287b8468bdaade35326d"><div class="ttname"><a href="group__dma__defines.html#ga56496ac6963f287b8468bdaade35326d">dma_set_priority</a></div><div class="ttdeci">void dma_set_priority(uint32_t dma, uint8_t stream, uint32_t prio)</div><div class="ttdoc">DMA Stream Set Priority.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00179">dma_common_f24.c:179</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga586b2d80e0b38cccd6a47adb67dc57df"><div class="ttname"><a href="group__dma__defines.html#ga586b2d80e0b38cccd6a47adb67dc57df">dma_set_memory_address_1</a></div><div class="ttdeci">void dma_set_memory_address_1(uint32_t dma, uint8_t stream, uint32_t address)</div><div class="ttdoc">DMA Stream Set the Base Memory Address 1.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00770">dma_common_f24.c:770</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga598096631d9f7c7efc1d71059c3571e6"><div class="ttname"><a href="group__dma__defines.html#ga598096631d9f7c7efc1d71059c3571e6">dma_enable_peripheral_increment_mode</a></div><div class="ttdeci">void dma_enable_peripheral_increment_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Enable Variable Sized Peripheral Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00271">dma_common_f24.c:271</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga5a0622f6a841107162680c7ea63016c4"><div class="ttname"><a href="group__dma__defines.html#ga5a0622f6a841107162680c7ea63016c4">dma_disable_stream</a></div><div class="ttdeci">void dma_disable_stream(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Disable.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00707">dma_common_f24.c:707</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga5e166bb1ea36c1c7966515ddd0c95195"><div class="ttname"><a href="group__dma__defines.html#ga5e166bb1ea36c1c7966515ddd0c95195">dma_enable_fifo_mode</a></div><div class="ttdeci">void dma_enable_fifo_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Enable FIFO Mode.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00664">dma_common_f24.c:664</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga634b8794ff0fba7604ca272f5ceb5bf3"><div class="ttname"><a href="group__dma__defines.html#ga634b8794ff0fba7604ca272f5ceb5bf3">dma_enable_double_buffer_mode</a></div><div class="ttdeci">void dma_enable_double_buffer_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Double Buffer Mode.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00448">dma_common_f24.c:448</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga6b3056952dddaf5c2a315b5f8af7d5f1"><div class="ttname"><a href="group__dma__defines.html#ga6b3056952dddaf5c2a315b5f8af7d5f1">dma_enable_direct_mode</a></div><div class="ttdeci">void dma_enable_direct_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Enable Direct Mode.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00650">dma_common_f24.c:650</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga6be1b284bd502af608b3993abe1a9931"><div class="ttname"><a href="group__dma__defines.html#ga6be1b284bd502af608b3993abe1a9931">dma_enable_transfer_error_interrupt</a></div><div class="ttdeci">void dma_enable_transfer_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Interrupt on Transfer Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00505">dma_common_f24.c:505</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga6e89625484c29b630c797340e4d71d09"><div class="ttname"><a href="group__dma__defines.html#ga6e89625484c29b630c797340e4d71d09">dma_set_memory_size</a></div><div class="ttdeci">void dma_set_memory_size(uint32_t dma, uint8_t stream, uint32_t mem_size)</div><div class="ttdoc">DMA Stream Set Memory Word Width.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00198">dma_common_f24.c:198</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga75a1293f424cc6649fe7d98aab6d898f"><div class="ttname"><a href="group__dma__defines.html#ga75a1293f424cc6649fe7d98aab6d898f">dma_set_peripheral_burst</a></div><div class="ttdeci">void dma_set_peripheral_burst(uint32_t dma, uint8_t stream, uint32_t burst)</div><div class="ttdoc">DMA Stream Set Peripheral Burst Configuration.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00382">dma_common_f24.c:382</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga795dbd3370cf28a72ee3e2b7582df0cd"><div class="ttname"><a href="group__dma__defines.html#ga795dbd3370cf28a72ee3e2b7582df0cd">dma_set_peripheral_address</a></div><div class="ttdeci">void dma_set_peripheral_address(uint32_t dma, uint8_t stream, uint32_t address)</div><div class="ttdoc">DMA Stream Set the Peripheral Address.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00726">dma_common_f24.c:726</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga84250cb7dcd34c894b2056b790634748"><div class="ttname"><a href="group__dma__defines.html#ga84250cb7dcd34c894b2056b790634748">dma_set_initial_target</a></div><div class="ttdeci">void dma_set_initial_target(uint32_t dma, uint8_t stream, uint8_t memory)</div><div class="ttdoc">DMA Stream Set Initial Target Memory.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00401">dma_common_f24.c:401</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga856057f523c5a127beffc1f91b132d15"><div class="ttname"><a href="group__dma__defines.html#ga856057f523c5a127beffc1f91b132d15">dma_enable_fifo_error_interrupt</a></div><div class="ttdeci">void dma_enable_fifo_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Enable Interrupt on FIFO Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00605">dma_common_f24.c:605</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga8af8980d82a07d038bda1738276de334"><div class="ttname"><a href="group__dma__defines.html#ga8af8980d82a07d038bda1738276de334">dma_stream_reset</a></div><div class="ttdeci">void dma_stream_reset(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Reset.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00062">dma_common_f24.c:62</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga920e745c606523b2d4ed1804ca1302f9"><div class="ttname"><a href="group__dma__defines.html#ga920e745c606523b2d4ed1804ca1302f9">dma_get_interrupt_flag</a></div><div class="ttdeci">bool dma_get_interrupt_flag(uint32_t dma, uint8_t stream, uint32_t interrupt)</div><div class="ttdoc">DMA Stream Read Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00123">dma_common_f24.c:123</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_ga9fcdc7cd42abe3c9b6ca5ff1d10e2665"><div class="ttname"><a href="group__dma__defines.html#ga9fcdc7cd42abe3c9b6ca5ff1d10e2665">dma_get_target</a></div><div class="ttdeci">uint8_t dma_get_target(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Read Current Memory Target.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00424">dma_common_f24.c:424</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaa4e94297041e7c82695d7aff83cb0594"><div class="ttname"><a href="group__dma__defines.html#gaa4e94297041e7c82695d7aff83cb0594">dma_enable_circular_mode</a></div><div class="ttdeci">void dma_enable_circular_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Memory Circular Mode.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00326">dma_common_f24.c:326</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gab21293b505e511ffdae4464185a5891f"><div class="ttname"><a href="group__dma__defines.html#gab21293b505e511ffdae4464185a5891f">dma_disable_fifo_error_interrupt</a></div><div class="ttdeci">void dma_disable_fifo_error_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Disable Interrupt on FIFO Error.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00618">dma_common_f24.c:618</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gab7a18436370c610a8834e354582eab9b"><div class="ttname"><a href="group__dma__defines.html#gab7a18436370c610a8834e354582eab9b">dma_disable_half_transfer_interrupt</a></div><div class="ttdeci">void dma_disable_half_transfer_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Disable Interrupt on Transfer Half Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00543">dma_common_f24.c:543</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gabbb9d94c0d4ec92ec62a7aebbcc7b360"><div class="ttname"><a href="group__dma__defines.html#gabbb9d94c0d4ec92ec62a7aebbcc7b360">dma_disable_transfer_complete_interrupt</a></div><div class="ttdeci">void dma_disable_transfer_complete_interrupt(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Disable Interrupt on Transfer Complete.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00568">dma_common_f24.c:568</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gabc76100441f2f26c42f2aaebd62a688b"><div class="ttname"><a href="group__dma__defines.html#gabc76100441f2f26c42f2aaebd62a688b">dma_disable_memory_increment_mode</a></div><div class="ttdeci">void dma_disable_memory_increment_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Disable Memory Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00253">dma_common_f24.c:253</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaca11c1cb785964707b8a9a3b1d29ef29"><div class="ttname"><a href="group__dma__defines.html#gaca11c1cb785964707b8a9a3b1d29ef29">dma_fifo_status</a></div><div class="ttdeci">uint32_t dma_fifo_status(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Get FIFO Status.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00634">dma_common_f24.c:634</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gacb3b053111727848b8fff84eee2261a7"><div class="ttname"><a href="group__dma__defines.html#gacb3b053111727848b8fff84eee2261a7">dma_set_number_of_data</a></div><div class="ttdeci">void dma_set_number_of_data(uint32_t dma, uint8_t stream, uint16_t number)</div><div class="ttdoc">DMA Stream Set the Transfer Block Size.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00805">dma_common_f24.c:805</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gad30f62b0042facedf99fe357665ffe7c"><div class="ttname"><a href="group__dma__defines.html#gad30f62b0042facedf99fe357665ffe7c">dma_set_dma_flow_control</a></div><div class="ttdeci">void dma_set_dma_flow_control(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Set DMA Flow Control.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00493">dma_common_f24.c:493</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gad344152e8871f8787dbebb073f81c61e"><div class="ttname"><a href="group__dma__defines.html#gad344152e8871f8787dbebb073f81c61e">dma_enable_memory_increment_mode</a></div><div class="ttdeci">void dma_enable_memory_increment_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable Memory Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00239">dma_common_f24.c:239</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gad841f8243e7a529efb0ffddc959b0c80"><div class="ttname"><a href="group__dma__defines.html#gad841f8243e7a529efb0ffddc959b0c80">dma_disable_double_buffer_mode</a></div><div class="ttdeci">void dma_disable_double_buffer_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Disable Double Buffer Mode.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00460">dma_common_f24.c:460</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gadd7396d77096a96a20e13e4dd5e06e1c"><div class="ttname"><a href="group__dma__defines.html#gadd7396d77096a96a20e13e4dd5e06e1c">dma_disable_peripheral_increment_mode</a></div><div class="ttdeci">void dma_disable_peripheral_increment_mode(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Channel Disable Peripheral Increment after Transfer.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00286">dma_common_f24.c:286</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gae232f2f5a613459f6921774b5b4c049b"><div class="ttname"><a href="group__dma__defines.html#gae232f2f5a613459f6921774b5b4c049b">dma_set_memory_address</a></div><div class="ttdeci">void dma_set_memory_address(uint32_t dma, uint8_t stream, uint32_t address)</div><div class="ttdoc">DMA Stream Set the Base Memory Address 0.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00748">dma_common_f24.c:748</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaeaa31cc700740df241897276081e0436"><div class="ttname"><a href="group__dma__defines.html#gaeaa31cc700740df241897276081e0436">dma_clear_interrupt_flags</a></div><div class="ttdeci">void dma_clear_interrupt_flags(uint32_t dma, uint8_t stream, uint32_t interrupts)</div><div class="ttdoc">DMA Stream Clear Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00097">dma_common_f24.c:97</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaee1780f0a8520693acd202230c222f88"><div class="ttname"><a href="group__dma__defines.html#gaee1780f0a8520693acd202230c222f88">dma_enable_stream</a></div><div class="ttdeci">void dma_enable_stream(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Enable.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00693">dma_common_f24.c:693</a></div></div>
<div class="ttc" id="agroup__dma__defines_html_gaf667ccb9a78c8fe76f2cf256fa153b6b"><div class="ttname"><a href="group__dma__defines.html#gaf667ccb9a78c8fe76f2cf256fa153b6b">dma_set_peripheral_flow_control</a></div><div class="ttdeci">void dma_set_peripheral_flow_control(uint32_t dma, uint8_t stream)</div><div class="ttdoc">DMA Stream Set Peripheral Flow Control.</div><div class="ttdef"><b>Definition:</b> <a href="dma__common__f24_8c_source.html#l00477">dma_common_f24.c:477</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_f1e5530a7e66c302e9dbc049fc6df9a4.html">common</a></li><li class="navelem"><a class="el" href="dma__common__f24_8h.html">dma_common_f24.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:49 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
