5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd race2.3.vcd -o race2.3.cdd -v race2.3.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" race2.3.v 1 24 1
2 1 7 1a001a 1 1 4 0 0 x
2 2 7 1a001a 0 2a 20000 0 0 1 2 2
2 3 7 1a001a 1 29 20008 1 2 1 2 2
2 4 7 110015 3 1 c 0 0 clock
2 5 7 9000f 0 2a 20000 0 0 1 2 2
2 6 7 90015 3 27 20008 4 5 1 2 2
2 7 7 9001a 6 2b 2100a 3 6 1 2 2
2 8 7 230023 1 1 4 0 0 x
2 9 7 220022 1 1b 20008 8 0 1 2 1002
2 10 7 1d001d 0 1 400 0 0 b
2 11 7 1d0023 2 38 600a 9 10
1 clock 3 30005 1 0 0 0 1 1 1102
1 x 3 3000c 1 0 0 0 1 1 2
1 a 4 30005 1 0 0 0 1 1 2
1 b 4 30008 1 0 0 0 1 1 2
4 11 7 7
4 7 11 0
7 2 6 6
3 1 main.$u0 "main.$u0" race2.3.v 0 22 1
