
centos-preinstalled/dd:     file format elf32-littlearm


Disassembly of section .init:

000113ac <.init>:
   113ac:	push	{r3, lr}
   113b0:	bl	13e4c <__assert_fail@plt+0x26b4>
   113b4:	pop	{r3, pc}

Disassembly of section .plt:

000113b8 <fdopen@plt-0x14>:
   113b8:	push	{lr}		; (str lr, [sp, #-4]!)
   113bc:	ldr	lr, [pc, #4]	; 113c8 <fdopen@plt-0x4>
   113c0:	add	lr, pc, lr
   113c4:	ldr	pc, [lr, #8]!
   113c8:	andeq	lr, r1, r8, lsr ip

000113cc <fdopen@plt>:
   113cc:	add	ip, pc, #0, 12
   113d0:	add	ip, ip, #122880	; 0x1e000
   113d4:	ldr	pc, [ip, #3128]!	; 0xc38

000113d8 <calloc@plt>:
   113d8:	add	ip, pc, #0, 12
   113dc:	add	ip, ip, #122880	; 0x1e000
   113e0:	ldr	pc, [ip, #3120]!	; 0xc30

000113e4 <fputs_unlocked@plt>:
   113e4:	add	ip, pc, #0, 12
   113e8:	add	ip, ip, #122880	; 0x1e000
   113ec:	ldr	pc, [ip, #3112]!	; 0xc28

000113f0 <raise@plt>:
   113f0:	add	ip, pc, #0, 12
   113f4:	add	ip, ip, #122880	; 0x1e000
   113f8:	ldr	pc, [ip, #3104]!	; 0xc20

000113fc <fsync@plt>:
   113fc:	add	ip, pc, #0, 12
   11400:	add	ip, ip, #122880	; 0x1e000
   11404:	ldr	pc, [ip, #3096]!	; 0xc18

00011408 <strcmp@plt>:
   11408:	add	ip, pc, #0, 12
   1140c:	add	ip, ip, #122880	; 0x1e000
   11410:	ldr	pc, [ip, #3088]!	; 0xc10

00011414 <posix_fadvise64@plt>:
   11414:	add	ip, pc, #0, 12
   11418:	add	ip, ip, #122880	; 0x1e000
   1141c:	ldr	pc, [ip, #3080]!	; 0xc08

00011420 <read@plt>:
   11420:	add	ip, pc, #0, 12
   11424:	add	ip, ip, #122880	; 0x1e000
   11428:	ldr	pc, [ip, #3072]!	; 0xc00

0001142c <fflush@plt>:
   1142c:	add	ip, pc, #0, 12
   11430:	add	ip, ip, #122880	; 0x1e000
   11434:	ldr	pc, [ip, #3064]!	; 0xbf8

00011438 <sigprocmask@plt>:
   11438:	add	ip, pc, #0, 12
   1143c:	add	ip, ip, #122880	; 0x1e000
   11440:	ldr	pc, [ip, #3056]!	; 0xbf0

00011444 <memmove@plt>:
   11444:	add	ip, pc, #0, 12
   11448:	add	ip, ip, #122880	; 0x1e000
   1144c:	ldr	pc, [ip, #3048]!	; 0xbe8

00011450 <free@plt>:
   11450:	add	ip, pc, #0, 12
   11454:	add	ip, ip, #122880	; 0x1e000
   11458:	ldr	pc, [ip, #3040]!	; 0xbe0

0001145c <clock_gettime@plt>:
   1145c:	add	ip, pc, #0, 12
   11460:	add	ip, ip, #122880	; 0x1e000
   11464:	ldr	pc, [ip, #3032]!	; 0xbd8

00011468 <_exit@plt>:
   11468:	add	ip, pc, #0, 12
   1146c:	add	ip, ip, #122880	; 0x1e000
   11470:	ldr	pc, [ip, #3024]!	; 0xbd0

00011474 <memcpy@plt>:
   11474:	add	ip, pc, #0, 12
   11478:	add	ip, ip, #122880	; 0x1e000
   1147c:	ldr	pc, [ip, #3016]!	; 0xbc8

00011480 <__strtoull_internal@plt>:
   11480:	add	ip, pc, #0, 12
   11484:	add	ip, ip, #122880	; 0x1e000
   11488:	ldr	pc, [ip, #3008]!	; 0xbc0

0001148c <mbsinit@plt>:
   1148c:	add	ip, pc, #0, 12
   11490:	add	ip, ip, #122880	; 0x1e000
   11494:	ldr	pc, [ip, #3000]!	; 0xbb8

00011498 <ftruncate64@plt>:
   11498:	add	ip, pc, #0, 12
   1149c:	add	ip, ip, #122880	; 0x1e000
   114a0:	ldr	pc, [ip, #2992]!	; 0xbb0

000114a4 <memcmp@plt>:
   114a4:	add	ip, pc, #0, 12
   114a8:	add	ip, ip, #122880	; 0x1e000
   114ac:	ldr	pc, [ip, #2984]!	; 0xba8

000114b0 <dcgettext@plt>:
   114b0:	add	ip, pc, #0, 12
   114b4:	add	ip, ip, #122880	; 0x1e000
   114b8:	ldr	pc, [ip, #2976]!	; 0xba0

000114bc <__stack_chk_fail@plt>:
   114bc:	add	ip, pc, #0, 12
   114c0:	add	ip, ip, #122880	; 0x1e000
   114c4:	ldr	pc, [ip, #2968]!	; 0xb98

000114c8 <dup2@plt>:
   114c8:	add	ip, pc, #0, 12
   114cc:	add	ip, ip, #122880	; 0x1e000
   114d0:	ldr	pc, [ip, #2960]!	; 0xb90

000114d4 <realloc@plt>:
   114d4:	add	ip, pc, #0, 12
   114d8:	add	ip, ip, #122880	; 0x1e000
   114dc:	ldr	pc, [ip, #2952]!	; 0xb88

000114e0 <sigismember@plt>:
   114e0:	add	ip, pc, #0, 12
   114e4:	add	ip, ip, #122880	; 0x1e000
   114e8:	ldr	pc, [ip, #2944]!	; 0xb80

000114ec <textdomain@plt>:
   114ec:	add	ip, pc, #0, 12
   114f0:	add	ip, ip, #122880	; 0x1e000
   114f4:	ldr	pc, [ip, #2936]!	; 0xb78

000114f8 <iswprint@plt>:
   114f8:	add	ip, pc, #0, 12
   114fc:	add	ip, ip, #122880	; 0x1e000
   11500:	ldr	pc, [ip, #2928]!	; 0xb70

00011504 <__fxstat64@plt>:
   11504:	add	ip, pc, #0, 12
   11508:	add	ip, ip, #122880	; 0x1e000
   1150c:	ldr	pc, [ip, #2920]!	; 0xb68

00011510 <sigaction@plt>:
   11510:	add	ip, pc, #0, 12
   11514:	add	ip, ip, #122880	; 0x1e000
   11518:	ldr	pc, [ip, #2912]!	; 0xb60

0001151c <__memcpy_chk@plt>:
   1151c:	add	ip, pc, #0, 12
   11520:	add	ip, ip, #122880	; 0x1e000
   11524:	ldr	pc, [ip, #2904]!	; 0xb58

00011528 <fwrite@plt>:
   11528:	add	ip, pc, #0, 12
   1152c:	add	ip, ip, #122880	; 0x1e000
   11530:	ldr	pc, [ip, #2896]!	; 0xb50

00011534 <ioctl@plt>:
   11534:	add	ip, pc, #0, 12
   11538:	add	ip, ip, #122880	; 0x1e000
   1153c:	ldr	pc, [ip, #2888]!	; 0xb48

00011540 <lseek64@plt>:
   11540:	add	ip, pc, #0, 12
   11544:	add	ip, ip, #122880	; 0x1e000
   11548:	ldr	pc, [ip, #2880]!	; 0xb40

0001154c <__ctype_get_mb_cur_max@plt>:
   1154c:	add	ip, pc, #0, 12
   11550:	add	ip, ip, #122880	; 0x1e000
   11554:	ldr	pc, [ip, #2872]!	; 0xb38

00011558 <strcpy@plt>:
   11558:	add	ip, pc, #0, 12
   1155c:	add	ip, ip, #122880	; 0x1e000
   11560:	ldr	pc, [ip, #2864]!	; 0xb30

00011564 <gettimeofday@plt>:
   11564:	add	ip, pc, #0, 12
   11568:	add	ip, ip, #122880	; 0x1e000
   1156c:	ldr	pc, [ip, #2856]!	; 0xb28

00011570 <__fpending@plt>:
   11570:	add	ip, pc, #0, 12
   11574:	add	ip, ip, #122880	; 0x1e000
   11578:	ldr	pc, [ip, #2848]!	; 0xb20

0001157c <mbrtowc@plt>:
   1157c:	add	ip, pc, #0, 12
   11580:	add	ip, ip, #122880	; 0x1e000
   11584:	ldr	pc, [ip, #2840]!	; 0xb18

00011588 <error@plt>:
   11588:	add	ip, pc, #0, 12
   1158c:	add	ip, ip, #122880	; 0x1e000
   11590:	ldr	pc, [ip, #2832]!	; 0xb10

00011594 <open64@plt>:
   11594:	add	ip, pc, #0, 12
   11598:	add	ip, ip, #122880	; 0x1e000
   1159c:	ldr	pc, [ip, #2824]!	; 0xb08

000115a0 <getenv@plt>:
   115a0:	add	ip, pc, #0, 12
   115a4:	add	ip, ip, #122880	; 0x1e000
   115a8:	ldr	pc, [ip, #2816]!	; 0xb00

000115ac <malloc@plt>:
   115ac:	add	ip, pc, #0, 12
   115b0:	add	ip, ip, #122880	; 0x1e000
   115b4:	ldr	pc, [ip, #2808]!	; 0xaf8

000115b8 <error_at_line@plt>:
   115b8:	add	ip, pc, #0, 12
   115bc:	add	ip, ip, #122880	; 0x1e000
   115c0:	ldr	pc, [ip, #2800]!	; 0xaf0

000115c4 <sigaddset@plt>:
   115c4:	add	ip, pc, #0, 12
   115c8:	add	ip, ip, #122880	; 0x1e000
   115cc:	ldr	pc, [ip, #2792]!	; 0xae8

000115d0 <__libc_start_main@plt>:
   115d0:	add	ip, pc, #0, 12
   115d4:	add	ip, ip, #122880	; 0x1e000
   115d8:	ldr	pc, [ip, #2784]!	; 0xae0

000115dc <__freading@plt>:
   115dc:	add	ip, pc, #0, 12
   115e0:	add	ip, ip, #122880	; 0x1e000
   115e4:	ldr	pc, [ip, #2776]!	; 0xad8

000115e8 <__ctype_tolower_loc@plt>:
   115e8:	add	ip, pc, #0, 12
   115ec:	add	ip, ip, #122880	; 0x1e000
   115f0:	ldr	pc, [ip, #2768]!	; 0xad0

000115f4 <__ctype_toupper_loc@plt>:
   115f4:	add	ip, pc, #0, 12
   115f8:	add	ip, ip, #122880	; 0x1e000
   115fc:	ldr	pc, [ip, #2760]!	; 0xac8

00011600 <__gmon_start__@plt>:
   11600:	add	ip, pc, #0, 12
   11604:	add	ip, ip, #122880	; 0x1e000
   11608:	ldr	pc, [ip, #2752]!	; 0xac0

0001160c <getopt_long@plt>:
   1160c:	add	ip, pc, #0, 12
   11610:	add	ip, ip, #122880	; 0x1e000
   11614:	ldr	pc, [ip, #2744]!	; 0xab8

00011618 <__ctype_b_loc@plt>:
   11618:	add	ip, pc, #0, 12
   1161c:	add	ip, ip, #122880	; 0x1e000
   11620:	ldr	pc, [ip, #2736]!	; 0xab0

00011624 <exit@plt>:
   11624:	add	ip, pc, #0, 12
   11628:	add	ip, ip, #122880	; 0x1e000
   1162c:	ldr	pc, [ip, #2728]!	; 0xaa8

00011630 <strlen@plt>:
   11630:	add	ip, pc, #0, 12
   11634:	add	ip, ip, #122880	; 0x1e000
   11638:	ldr	pc, [ip, #2720]!	; 0xaa0

0001163c <strchr@plt>:
   1163c:	add	ip, pc, #0, 12
   11640:	add	ip, ip, #122880	; 0x1e000
   11644:	ldr	pc, [ip, #2712]!	; 0xa98

00011648 <getpagesize@plt>:
   11648:	add	ip, pc, #0, 12
   1164c:	add	ip, ip, #122880	; 0x1e000
   11650:	ldr	pc, [ip, #2704]!	; 0xa90

00011654 <ungetc@plt>:
   11654:	add	ip, pc, #0, 12
   11658:	add	ip, ip, #122880	; 0x1e000
   1165c:	ldr	pc, [ip, #2696]!	; 0xa88

00011660 <fcntl@plt>:
   11660:	add	ip, pc, #0, 12
   11664:	add	ip, ip, #122880	; 0x1e000
   11668:	ldr	pc, [ip, #2688]!	; 0xa80

0001166c <__errno_location@plt>:
   1166c:	add	ip, pc, #0, 12
   11670:	add	ip, ip, #122880	; 0x1e000
   11674:	ldr	pc, [ip, #2680]!	; 0xa78

00011678 <__sprintf_chk@plt>:
   11678:	add	ip, pc, #0, 12
   1167c:	add	ip, ip, #122880	; 0x1e000
   11680:	ldr	pc, [ip, #2672]!	; 0xa70

00011684 <__cxa_atexit@plt>:
   11684:	add	ip, pc, #0, 12
   11688:	add	ip, ip, #122880	; 0x1e000
   1168c:	ldr	pc, [ip, #2664]!	; 0xa68

00011690 <memset@plt>:
   11690:	add	ip, pc, #0, 12
   11694:	add	ip, ip, #122880	; 0x1e000
   11698:	ldr	pc, [ip, #2656]!	; 0xa60

0001169c <fscanf@plt>:
   1169c:	add	ip, pc, #0, 12
   116a0:	add	ip, ip, #122880	; 0x1e000
   116a4:	ldr	pc, [ip, #2648]!	; 0xa58

000116a8 <__printf_chk@plt>:
   116a8:	add	ip, pc, #0, 12
   116ac:	add	ip, ip, #122880	; 0x1e000
   116b0:	ldr	pc, [ip, #2640]!	; 0xa50

000116b4 <write@plt>:
   116b4:	add	ip, pc, #0, 12
   116b8:	add	ip, ip, #122880	; 0x1e000
   116bc:	ldr	pc, [ip, #2632]!	; 0xa48

000116c0 <fileno@plt>:
   116c0:	add	ip, pc, #0, 12
   116c4:	add	ip, ip, #122880	; 0x1e000
   116c8:	ldr	pc, [ip, #2624]!	; 0xa40

000116cc <__fprintf_chk@plt>:
   116cc:	add	ip, pc, #0, 12
   116d0:	add	ip, ip, #122880	; 0x1e000
   116d4:	ldr	pc, [ip, #2616]!	; 0xa38

000116d8 <fclose@plt>:
   116d8:	add	ip, pc, #0, 12
   116dc:	add	ip, ip, #122880	; 0x1e000
   116e0:	ldr	pc, [ip, #2608]!	; 0xa30

000116e4 <fseeko64@plt>:
   116e4:	add	ip, pc, #0, 12
   116e8:	add	ip, ip, #122880	; 0x1e000
   116ec:	ldr	pc, [ip, #2600]!	; 0xa28

000116f0 <__uflow@plt>:
   116f0:	add	ip, pc, #0, 12
   116f4:	add	ip, ip, #122880	; 0x1e000
   116f8:	ldr	pc, [ip, #2592]!	; 0xa20

000116fc <__overflow@plt>:
   116fc:	add	ip, pc, #0, 12
   11700:	add	ip, ip, #122880	; 0x1e000
   11704:	ldr	pc, [ip, #2584]!	; 0xa18

00011708 <setlocale@plt>:
   11708:	add	ip, pc, #0, 12
   1170c:	add	ip, ip, #122880	; 0x1e000
   11710:	ldr	pc, [ip, #2576]!	; 0xa10

00011714 <sigemptyset@plt>:
   11714:	add	ip, pc, #0, 12
   11718:	add	ip, ip, #122880	; 0x1e000
   1171c:	ldr	pc, [ip, #2568]!	; 0xa08

00011720 <strrchr@plt>:
   11720:	add	ip, pc, #0, 12
   11724:	add	ip, ip, #122880	; 0x1e000
   11728:	ldr	pc, [ip, #2560]!	; 0xa00

0001172c <nl_langinfo@plt>:
   1172c:	add	ip, pc, #0, 12
   11730:	add	ip, ip, #122880	; 0x1e000
   11734:	ldr	pc, [ip, #2552]!	; 0x9f8

00011738 <localeconv@plt>:
   11738:	add	ip, pc, #0, 12
   1173c:	add	ip, ip, #122880	; 0x1e000
   11740:	ldr	pc, [ip, #2544]!	; 0x9f0

00011744 <bindtextdomain@plt>:
   11744:	add	ip, pc, #0, 12
   11748:	add	ip, ip, #122880	; 0x1e000
   1174c:	ldr	pc, [ip, #2536]!	; 0x9e8

00011750 <strncmp@plt>:
   11750:	add	ip, pc, #0, 12
   11754:	add	ip, ip, #122880	; 0x1e000
   11758:	ldr	pc, [ip, #2528]!	; 0x9e0

0001175c <fdatasync@plt>:
   1175c:	add	ip, pc, #0, 12
   11760:	add	ip, ip, #122880	; 0x1e000
   11764:	ldr	pc, [ip, #2520]!	; 0x9d8

00011768 <abort@plt>:
   11768:	add	ip, pc, #0, 12
   1176c:	add	ip, ip, #122880	; 0x1e000
   11770:	ldr	pc, [ip, #2512]!	; 0x9d0

00011774 <close@plt>:
   11774:	add	ip, pc, #0, 12
   11778:	add	ip, ip, #122880	; 0x1e000
   1177c:	ldr	pc, [ip, #2504]!	; 0x9c8

00011780 <dcngettext@plt>:
   11780:	add	ip, pc, #0, 12
   11784:	add	ip, ip, #122880	; 0x1e000
   11788:	ldr	pc, [ip, #2496]!	; 0x9c0

0001178c <__snprintf_chk@plt>:
   1178c:	add	ip, pc, #0, 12
   11790:	add	ip, ip, #122880	; 0x1e000
   11794:	ldr	pc, [ip, #2488]!	; 0x9b8

00011798 <__assert_fail@plt>:
   11798:	add	ip, pc, #0, 12
   1179c:	add	ip, ip, #122880	; 0x1e000
   117a0:	ldr	pc, [ip, #2480]!	; 0x9b0

Disassembly of section .text:

000117a8 <usage@@Base-0x27d0>:
   117a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   117ac:	vpush	{d8}
   117b0:	mov	fp, r0
   117b4:	ldr	r4, [pc, #3276]	; 12488 <__assert_fail@plt+0xcf0>
   117b8:	sub	sp, sp, #340	; 0x154
   117bc:	ldr	r3, [pc, #3272]	; 1248c <__assert_fail@plt+0xcf4>
   117c0:	mov	r6, r1
   117c4:	add	r4, pc, r4
   117c8:	ldr	r0, [pc, #3264]	; 12490 <__assert_fail@plt+0xcf8>
   117cc:	ldr	r7, [pc, #3264]	; 12494 <__assert_fail@plt+0xcfc>
   117d0:	add	r5, sp, #192	; 0xc0
   117d4:	ldr	r3, [r4, r3]
   117d8:	add	r0, pc, r0
   117dc:	add	r7, pc, r7
   117e0:	add	r7, r7, #768	; 0x300
   117e4:	ldr	r3, [r3]
   117e8:	str	r3, [sp, #332]	; 0x14c
   117ec:	bl	115a0 <getenv@plt>
   117f0:	mov	r8, r0
   117f4:	mov	r0, r7
   117f8:	bl	11714 <sigemptyset@plt>
   117fc:	cmp	r8, #0
   11800:	beq	13898 <__assert_fail@plt+0x2100>
   11804:	mov	r0, #2
   11808:	mov	r1, #0
   1180c:	mov	r2, r5
   11810:	bl	11510 <sigaction@plt>
   11814:	ldr	r3, [sp, #192]	; 0xc0
   11818:	cmp	r3, #1
   1181c:	beq	11834 <__assert_fail@plt+0x9c>
   11820:	ldr	r0, [pc, #3184]	; 12498 <__assert_fail@plt+0xd00>
   11824:	mov	r1, #2
   11828:	add	r0, pc, r0
   1182c:	add	r0, r0, #768	; 0x300
   11830:	bl	115c4 <sigaddset@plt>
   11834:	ldr	r7, [pc, #3168]	; 1249c <__assert_fail@plt+0xd04>
   11838:	mov	r2, #128	; 0x80
   1183c:	add	r0, sp, #196	; 0xc4
   11840:	add	r7, pc, r7
   11844:	add	r7, r7, #768	; 0x300
   11848:	mov	r1, r7
   1184c:	bl	11474 <memcpy@plt>
   11850:	mov	r0, r7
   11854:	mov	r1, #10
   11858:	bl	114e0 <sigismember@plt>
   1185c:	cmp	r0, #0
   11860:	bne	12fb8 <__assert_fail@plt+0x1820>
   11864:	ldr	r0, [pc, #3124]	; 124a0 <__assert_fail@plt+0xd08>
   11868:	mov	r1, #2
   1186c:	add	r0, pc, r0
   11870:	add	r0, r0, #768	; 0x300
   11874:	bl	114e0 <sigismember@plt>
   11878:	cmp	r0, #0
   1187c:	beq	118a4 <__assert_fail@plt+0x10c>
   11880:	ldr	r3, [pc, #3100]	; 124a4 <__assert_fail@plt+0xd0c>
   11884:	mov	r1, r5
   11888:	mov	r0, #2
   1188c:	mov	r2, #0
   11890:	add	r3, pc, r3
   11894:	mov	ip, #-1073741824	; 0xc0000000
   11898:	str	r3, [sp, #192]	; 0xc0
   1189c:	str	ip, [sp, #324]	; 0x144
   118a0:	bl	11510 <sigaction@plt>
   118a4:	ldr	r7, [pc, #3068]	; 124a8 <__assert_fail@plt+0xd10>
   118a8:	mov	r5, #0
   118ac:	ldr	r0, [r6]
   118b0:	add	r7, pc, r7
   118b4:	ldr	r9, [pc, #3056]	; 124ac <__assert_fail@plt+0xd14>
   118b8:	bl	1709c <usage@@Base+0x3124>
   118bc:	mov	r0, #6
   118c0:	mov	r1, r7
   118c4:	add	r9, pc, r9
   118c8:	bl	11708 <setlocale@plt>
   118cc:	ldr	r1, [pc, #3036]	; 124b0 <__assert_fail@plt+0xd18>
   118d0:	mov	r0, r9
   118d4:	ldr	r8, [pc, #3032]	; 124b4 <__assert_fail@plt+0xd1c>
   118d8:	add	r1, pc, r1
   118dc:	ldr	sl, [pc, #3028]	; 124b8 <__assert_fail@plt+0xd20>
   118e0:	bl	11744 <bindtextdomain@plt>
   118e4:	mov	r0, r9
   118e8:	bl	114ec <textdomain@plt>
   118ec:	ldr	r0, [pc, #3016]	; 124bc <__assert_fail@plt+0xd24>
   118f0:	add	r8, pc, r8
   118f4:	add	r0, pc, r0
   118f8:	bl	1d2b4 <usage@@Base+0x933c>
   118fc:	bl	11648 <getpagesize@plt>
   11900:	ldr	ip, [pc, #3000]	; 124c0 <__assert_fail@plt+0xd28>
   11904:	mov	r3, r9
   11908:	ldr	lr, [pc, #2996]	; 124c4 <__assert_fail@plt+0xd2c>
   1190c:	add	ip, pc, ip
   11910:	str	ip, [sp, #48]	; 0x30
   11914:	ldr	r9, [pc, #2988]	; 124c8 <__assert_fail@plt+0xd30>
   11918:	add	lr, pc, lr
   1191c:	ldr	r2, [pc, #2984]	; 124cc <__assert_fail@plt+0xd34>
   11920:	mov	r1, r6
   11924:	add	r9, pc, r9
   11928:	add	r2, pc, r2
   1192c:	str	r0, [r8, #744]	; 0x2e8
   11930:	ldr	r0, [pc, #2968]	; 124d0 <__assert_fail@plt+0xd38>
   11934:	ldr	r0, [r4, r0]
   11938:	str	r0, [sp, #40]	; 0x28
   1193c:	mov	r0, fp
   11940:	ldr	ip, [sp, #40]	; 0x28
   11944:	ldr	ip, [ip]
   11948:	str	ip, [sp]
   1194c:	ldr	ip, [sp, #48]	; 0x30
   11950:	ldr	sl, [r4, sl]
   11954:	str	lr, [sp, #12]
   11958:	str	ip, [sp, #16]
   1195c:	str	r9, [sp, #8]
   11960:	str	sl, [sp, #4]
   11964:	str	r5, [sp, #20]
   11968:	bl	16f90 <usage@@Base+0x3018>
   1196c:	ldr	ip, [pc, #2912]	; 124d4 <__assert_fail@plt+0xd3c>
   11970:	str	r5, [sp]
   11974:	mov	r2, r7
   11978:	add	ip, pc, ip
   1197c:	mov	r3, r5
   11980:	mov	r0, fp
   11984:	mov	r1, r6
   11988:	strb	r5, [ip, #24]
   1198c:	bl	1160c <getopt_long@plt>
   11990:	cmn	r0, #1
   11994:	beq	119a0 <__assert_fail@plt+0x208>
   11998:	mov	r0, #1
   1199c:	bl	13f78 <usage@@Base>
   119a0:	add	r3, r8, #956	; 0x3bc
   119a4:	strb	r5, [r5, r3]
   119a8:	add	r5, r5, #1
   119ac:	cmp	r5, #256	; 0x100
   119b0:	bne	119a0 <__assert_fail@plt+0x208>
   119b4:	ldr	r3, [pc, #2844]	; 124d8 <__assert_fail@plt+0xd40>
   119b8:	ldr	r3, [r4, r3]
   119bc:	ldr	r7, [r3]
   119c0:	cmp	fp, r7
   119c4:	ble	131d8 <__assert_fail@plt+0x1a40>
   119c8:	mov	r4, #0
   119cc:	mov	r5, #0
   119d0:	strd	r4, [sp, #40]	; 0x28
   119d4:	sub	r3, r7, #-1073741823	; 0xc0000001
   119d8:	ldr	r5, [pc, #2812]	; 124dc <__assert_fail@plt+0xd44>
   119dc:	mov	r8, #0
   119e0:	ldr	r4, [pc, #2808]	; 124e0 <__assert_fail@plt+0xd48>
   119e4:	add	r6, r6, r3, lsl #2
   119e8:	add	r5, pc, r5
   119ec:	str	r5, [sp, #60]	; 0x3c
   119f0:	add	r4, pc, r4
   119f4:	mvn	r5, #0
   119f8:	str	r4, [sp, #68]	; 0x44
   119fc:	mvn	r4, #0
   11a00:	strd	r4, [sp, #48]	; 0x30
   11a04:	mov	r9, #0
   11a08:	ldr	r5, [pc, #2772]	; 124e4 <__assert_fail@plt+0xd4c>
   11a0c:	ldr	ip, [pc, #2772]	; 124e8 <__assert_fail@plt+0xd50>
   11a10:	add	r5, pc, r5
   11a14:	str	r5, [sp, #72]	; 0x48
   11a18:	ldr	r5, [pc, #2764]	; 124ec <__assert_fail@plt+0xd54>
   11a1c:	add	ip, pc, ip
   11a20:	ldr	r4, [pc, #2760]	; 124f0 <__assert_fail@plt+0xd58>
   11a24:	add	r5, pc, r5
   11a28:	str	ip, [sp, #64]	; 0x40
   11a2c:	add	r4, pc, r4
   11a30:	mov	ip, #0
   11a34:	str	r4, [sp, #76]	; 0x4c
   11a38:	str	ip, [sp, #56]	; 0x38
   11a3c:	ldr	r4, [r6, #4]!
   11a40:	mov	r1, #61	; 0x3d
   11a44:	mov	r0, r4
   11a48:	bl	1163c <strchr@plt>
   11a4c:	subs	sl, r0, #0
   11a50:	beq	13d14 <__assert_fail@plt+0x257c>
   11a54:	ldr	r2, [pc, #2712]	; 124f4 <__assert_fail@plt+0xd5c>
   11a58:	add	sl, sl, #1
   11a5c:	mov	r1, r4
   11a60:	add	r2, pc, r2
   11a64:	sub	r2, r2, #1
   11a68:	b	11a78 <__assert_fail@plt+0x2e0>
   11a6c:	ldrb	r0, [r1], #1
   11a70:	cmp	r0, r3
   11a74:	bne	12430 <__assert_fail@plt+0xc98>
   11a78:	ldrb	r3, [r2, #1]!
   11a7c:	cmp	r3, #0
   11a80:	bne	11a6c <__assert_fail@plt+0x2d4>
   11a84:	ldrb	r3, [r1]
   11a88:	cmp	r3, #0
   11a8c:	beq	11a98 <__assert_fail@plt+0x300>
   11a90:	cmp	r3, #61	; 0x3d
   11a94:	bne	12430 <__assert_fail@plt+0xc98>
   11a98:	ldr	r3, [pc, #2648]	; 124f8 <__assert_fail@plt+0xd60>
   11a9c:	add	r3, pc, r3
   11aa0:	str	sl, [r3, #760]	; 0x2f8
   11aa4:	add	r7, r7, #1
   11aa8:	cmp	r7, fp
   11aac:	bne	11a3c <__assert_fail@plt+0x2a4>
   11ab0:	ldr	r4, [sp, #56]	; 0x38
   11ab4:	cmp	r4, #0
   11ab8:	beq	131f0 <__assert_fail@plt+0x1a58>
   11abc:	ldr	r3, [pc, #2616]	; 124fc <__assert_fail@plt+0xd64>
   11ac0:	add	r3, pc, r3
   11ac4:	str	r4, [r3, #916]	; 0x394
   11ac8:	str	r4, [r3, #904]	; 0x388
   11acc:	ldr	r3, [pc, #2604]	; 12500 <__assert_fail@plt+0xd68>
   11ad0:	ldr	r6, [pc, #2604]	; 12504 <__assert_fail@plt+0xd6c>
   11ad4:	add	r3, pc, r3
   11ad8:	add	r6, pc, r6
   11adc:	ldr	r2, [r3, #916]	; 0x394
   11ae0:	ldr	r5, [r6, #932]	; 0x3a4
   11ae4:	cmp	r2, #0
   11ae8:	moveq	r2, #512	; 0x200
   11aec:	streq	r2, [r3, #916]	; 0x394
   11af0:	ldr	r3, [pc, #2576]	; 12508 <__assert_fail@plt+0xd70>
   11af4:	add	r3, pc, r3
   11af8:	ldr	r2, [r3, #948]	; 0x3b4
   11afc:	cmp	r2, #0
   11b00:	ldreq	r2, [r3, #912]	; 0x390
   11b04:	biceq	r2, r2, #24
   11b08:	streq	r2, [r3, #912]	; 0x390
   11b0c:	mov	r3, #4096	; 0x1000
   11b10:	ldr	r2, [pc, #2548]	; 1250c <__assert_fail@plt+0xd74>
   11b14:	movt	r3, #16
   11b18:	add	r2, pc, r2
   11b1c:	ldr	r1, [r2, #1212]	; 0x4bc
   11b20:	and	r3, r1, r3
   11b24:	cmp	r3, #0
   11b28:	orrne	r3, r1, #1048576	; 0x100000
   11b2c:	orrne	r3, r3, #4096	; 0x1000
   11b30:	strne	r3, [r2, #1212]	; 0x4bc
   11b34:	ands	r7, r5, #1
   11b38:	bne	13c50 <__assert_fail@plt+0x24b8>
   11b3c:	ldr	r4, [r6, #1212]	; 0x4bc
   11b40:	ands	r0, r4, #16
   11b44:	bne	13c90 <__assert_fail@plt+0x24f8>
   11b48:	ands	r7, r5, #12
   11b4c:	bne	13cd0 <__assert_fail@plt+0x2538>
   11b50:	tst	r4, #8
   11b54:	beq	13218 <__assert_fail@plt+0x1a80>
   11b58:	orrs	ip, r8, r9
   11b5c:	bne	132dc <__assert_fail@plt+0x1b44>
   11b60:	tst	r4, #4
   11b64:	mvn	r2, #0
   11b68:	mvn	r3, #0
   11b6c:	ldrd	r6, [sp, #48]	; 0x30
   11b70:	beq	13264 <__assert_fail@plt+0x1acc>
   11b74:	cmp	r7, r3
   11b78:	cmpeq	r6, r2
   11b7c:	beq	11bbc <__assert_fail@plt+0x424>
   11b80:	ldr	r6, [pc, #2440]	; 12510 <__assert_fail@plt+0xd78>
   11b84:	mov	r3, #0
   11b88:	ldrd	r0, [sp, #48]	; 0x30
   11b8c:	add	r6, pc, r6
   11b90:	ldr	r8, [pc, #2428]	; 12514 <__assert_fail@plt+0xd7c>
   11b94:	ldr	r7, [r6, #904]	; 0x388
   11b98:	add	r8, pc, r8
   11b9c:	mov	r2, r7
   11ba0:	bl	1c884 <usage@@Base+0x890c>
   11ba4:	mov	r2, r7
   11ba8:	mov	r3, #0
   11bac:	strd	r0, [r8, #8]
   11bb0:	ldrd	r0, [sp, #48]	; 0x30
   11bb4:	bl	1c884 <usage@@Base+0x890c>
   11bb8:	str	r2, [r6, #1228]	; 0x4cc
   11bbc:	tst	r5, #16
   11bc0:	ldrd	r6, [sp, #40]	; 0x28
   11bc4:	beq	13244 <__assert_fail@plt+0x1aac>
   11bc8:	orrs	r7, r6, r7
   11bcc:	bne	13320 <__assert_fail@plt+0x1b88>
   11bd0:	ldr	ip, [pc, #2368]	; 12518 <__assert_fail@plt+0xd80>
   11bd4:	add	ip, pc, ip
   11bd8:	ldr	lr, [ip, #912]	; 0x390
   11bdc:	ands	r3, lr, #2048	; 0x800
   11be0:	beq	130fc <__assert_fail@plt+0x1964>
   11be4:	tst	r4, #1
   11be8:	mov	r3, #0
   11bec:	strb	r3, [ip, #896]	; 0x380
   11bf0:	beq	133a4 <__assert_fail@plt+0x1c0c>
   11bf4:	ldr	r3, [pc, #2336]	; 1251c <__assert_fail@plt+0xd84>
   11bf8:	add	r3, pc, r3
   11bfc:	and	lr, lr, #7
   11c00:	ldr	r2, [pc, #2328]	; 12520 <__assert_fail@plt+0xd88>
   11c04:	sub	r1, lr, #1
   11c08:	bic	r4, r4, #1
   11c0c:	add	r2, pc, r2
   11c10:	tst	r1, lr
   11c14:	str	r4, [r2, #1212]	; 0x4bc
   11c18:	str	r3, [r2, #928]	; 0x3a0
   11c1c:	bne	13634 <__assert_fail@plt+0x1e9c>
   11c20:	ldr	r3, [pc, #2300]	; 12524 <__assert_fail@plt+0xd8c>
   11c24:	add	r3, pc, r3
   11c28:	ldr	r3, [r3, #912]	; 0x390
   11c2c:	and	r3, r3, #24
   11c30:	sub	r2, r3, #1
   11c34:	tst	r2, r3
   11c38:	bne	13684 <__assert_fail@plt+0x1eec>
   11c3c:	ldr	r3, [pc, #2276]	; 12528 <__assert_fail@plt+0xd90>
   11c40:	add	r3, pc, r3
   11c44:	ldr	r3, [r3, #912]	; 0x390
   11c48:	and	r3, r3, #96	; 0x60
   11c4c:	sub	r2, r3, #1
   11c50:	tst	r2, r3
   11c54:	bne	1365c <__assert_fail@plt+0x1ec4>
   11c58:	ldr	r3, [pc, #2252]	; 1252c <__assert_fail@plt+0xd94>
   11c5c:	add	r3, pc, r3
   11c60:	ldr	r3, [r3, #912]	; 0x390
   11c64:	and	r3, r3, #12288	; 0x3000
   11c68:	sub	r2, r3, #1
   11c6c:	tst	r2, r3
   11c70:	bne	136c4 <__assert_fail@plt+0x1f2c>
   11c74:	ldr	r2, [pc, #2228]	; 12530 <__assert_fail@plt+0xd98>
   11c78:	mov	r3, #2
   11c7c:	movt	r3, #1
   11c80:	add	r2, pc, r2
   11c84:	ldr	r1, [r2, #1212]	; 0x4bc
   11c88:	and	r3, r1, r3
   11c8c:	sub	r1, r3, #1
   11c90:	tst	r1, r3
   11c94:	bne	122a4 <__assert_fail@plt+0xb0c>
   11c98:	ldr	r2, [r2, #932]	; 0x3a4
   11c9c:	mov	r3, #2
   11ca0:	movt	r3, #1
   11ca4:	and	r3, r2, r3
   11ca8:	sub	r2, r3, #1
   11cac:	tst	r2, r3
   11cb0:	bne	122a4 <__assert_fail@plt+0xb0c>
   11cb4:	ldr	r3, [pc, #2168]	; 12534 <__assert_fail@plt+0xd9c>
   11cb8:	add	r3, pc, r3
   11cbc:	ldr	r2, [r3, #1212]	; 0x4bc
   11cc0:	tst	r2, #2
   11cc4:	bicne	r2, r2, #2
   11cc8:	strne	r2, [r3, #1212]	; 0x4bc
   11ccc:	movne	r1, #1
   11cd0:	strbne	r1, [r3, #1248]	; 0x4e0
   11cd4:	ldr	r3, [pc, #2140]	; 12538 <__assert_fail@plt+0xda0>
   11cd8:	add	r3, pc, r3
   11cdc:	ldr	r2, [r3, #932]	; 0x3a4
   11ce0:	tst	r2, #2
   11ce4:	bicne	r2, r2, #2
   11ce8:	strne	r2, [r3, #932]	; 0x3a4
   11cec:	movne	r1, #1
   11cf0:	strbne	r1, [r3, #937]	; 0x3a9
   11cf4:	ldr	r3, [pc, #2112]	; 1253c <__assert_fail@plt+0xda4>
   11cf8:	add	r3, pc, r3
   11cfc:	ldr	r4, [r3, #912]	; 0x390
   11d00:	tst	r4, #1
   11d04:	beq	11d40 <__assert_fail@plt+0x5a8>
   11d08:	ldr	r0, [pc, #2096]	; 12540 <__assert_fail@plt+0xda8>
   11d0c:	add	r3, r3, #956	; 0x3bc
   11d10:	add	r1, r3, #256	; 0x100
   11d14:	add	r0, pc, r0
   11d18:	ldrb	r2, [r3]
   11d1c:	add	r2, r0, r2
   11d20:	ldrb	r2, [r2, #652]	; 0x28c
   11d24:	strb	r2, [r3], #1
   11d28:	cmp	r3, r1
   11d2c:	bne	11d18 <__assert_fail@plt+0x580>
   11d30:	ldr	r3, [pc, #2060]	; 12544 <__assert_fail@plt+0xdac>
   11d34:	mov	r2, #1
   11d38:	add	r3, pc, r3
   11d3c:	strb	r2, [r3, #1249]	; 0x4e1
   11d40:	tst	r4, #64	; 0x40
   11d44:	beq	131a0 <__assert_fail@plt+0x1a08>
   11d48:	bl	115f4 <__ctype_toupper_loc@plt>
   11d4c:	ldr	r3, [pc, #2036]	; 12548 <__assert_fail@plt+0xdb0>
   11d50:	add	r3, pc, r3
   11d54:	add	r3, r3, #956	; 0x3bc
   11d58:	add	r1, r3, #256	; 0x100
   11d5c:	ldr	r0, [r0]
   11d60:	ldrb	r2, [r3]
   11d64:	ldr	r2, [r0, r2, lsl #2]
   11d68:	strb	r2, [r3], #1
   11d6c:	cmp	r3, r1
   11d70:	bne	11d60 <__assert_fail@plt+0x5c8>
   11d74:	ldr	r3, [pc, #2000]	; 1254c <__assert_fail@plt+0xdb4>
   11d78:	mov	r2, #1
   11d7c:	add	r3, pc, r3
   11d80:	strb	r2, [r3, #1249]	; 0x4e1
   11d84:	tst	r4, #2
   11d88:	beq	13164 <__assert_fail@plt+0x19cc>
   11d8c:	ldr	r3, [pc, #1980]	; 12550 <__assert_fail@plt+0xdb8>
   11d90:	ldr	r0, [pc, #1980]	; 12554 <__assert_fail@plt+0xdbc>
   11d94:	add	r3, pc, r3
   11d98:	add	r3, r3, #956	; 0x3bc
   11d9c:	add	r0, pc, r0
   11da0:	add	r1, r3, #256	; 0x100
   11da4:	ldrb	r2, [r3]
   11da8:	add	r2, r0, r2
   11dac:	ldrb	r2, [r2, #908]	; 0x38c
   11db0:	strb	r2, [r3], #1
   11db4:	cmp	r3, r1
   11db8:	bne	11da4 <__assert_fail@plt+0x60c>
   11dbc:	ldr	r0, [pc, #1940]	; 12558 <__assert_fail@plt+0xdc0>
   11dc0:	mov	ip, #1
   11dc4:	ldr	r3, [pc, #1936]	; 1255c <__assert_fail@plt+0xdc4>
   11dc8:	mov	r1, #37	; 0x25
   11dcc:	add	r0, pc, r0
   11dd0:	mov	r2, #64	; 0x40
   11dd4:	add	r3, pc, r3
   11dd8:	strb	ip, [r0, #1249]	; 0x4e1
   11ddc:	strb	r1, [r3, #25]
   11de0:	strb	r2, [r3, #26]
   11de4:	ldr	r4, [pc, #1908]	; 12560 <__assert_fail@plt+0xdc8>
   11de8:	add	r4, pc, r4
   11dec:	ldr	r5, [r4, #760]	; 0x2f8
   11df0:	cmp	r5, #0
   11df4:	beq	13840 <__assert_fail@plt+0x20a8>
   11df8:	mov	r0, #0
   11dfc:	mov	r1, r5
   11e00:	mov	r3, r0
   11e04:	ldr	r2, [r4, #1212]	; 0x4bc
   11e08:	bl	161f0 <usage@@Base+0x2278>
   11e0c:	cmp	r0, #0
   11e10:	blt	13920 <__assert_fail@plt+0x2188>
   11e14:	mov	r3, #1
   11e18:	mov	r2, #0
   11e1c:	str	r3, [sp]
   11e20:	mov	r0, #0
   11e24:	mov	r3, #0
   11e28:	ldr	r4, [pc, #1844]	; 12564 <__assert_fail@plt+0xdcc>
   11e2c:	bl	11540 <lseek64@plt>
   11e30:	ldr	ip, [pc, #1840]	; 12568 <__assert_fail@plt+0xdd0>
   11e34:	add	r4, pc, r4
   11e38:	add	ip, pc, ip
   11e3c:	mov	r3, r1
   11e40:	mov	r2, r0
   11e44:	cmp	r2, #0
   11e48:	sbcs	lr, r3, #0
   11e4c:	mov	r0, #752	; 0x2f0
   11e50:	mvn	r1, r1
   11e54:	movlt	r3, #0
   11e58:	lsr	r1, r1, #31
   11e5c:	movlt	r2, #0
   11e60:	strb	r1, [ip, #748]	; 0x2ec
   11e64:	strd	r2, [ip, r0]
   11e68:	bl	1166c <__errno_location@plt>
   11e6c:	ldr	r1, [r4, #764]	; 0x2fc
   11e70:	cmp	r1, #0
   11e74:	ldr	r3, [r0]
   11e78:	mov	r9, r0
   11e7c:	str	r3, [r4, #1252]	; 0x4e4
   11e80:	beq	13960 <__assert_fail@plt+0x21c8>
   11e84:	ldr	ip, [r4, #912]	; 0x390
   11e88:	mov	r3, #1232	; 0x4d0
   11e8c:	ldr	r0, [r4, #932]	; 0x3a4
   11e90:	tst	ip, #4096	; 0x1000
   11e94:	ldrd	r2, [r3, r4]
   11e98:	moveq	r4, #64	; 0x40
   11e9c:	movne	r4, #0
   11ea0:	tst	ip, #8192	; 0x2000
   11ea4:	orr	r4, r4, r0
   11ea8:	moveq	r0, #0
   11eac:	movne	r0, #128	; 0x80
   11eb0:	orrs	r5, r2, r3
   11eb4:	orr	r4, r4, r0
   11eb8:	bne	13228 <__assert_fail@plt+0x1a90>
   11ebc:	tst	ip, #512	; 0x200
   11ec0:	moveq	r3, #512	; 0x200
   11ec4:	movne	r3, #0
   11ec8:	orr	r4, r4, r3
   11ecc:	ldr	r5, [pc, #1688]	; 1256c <__assert_fail@plt+0xdd4>
   11ed0:	orr	r2, r4, #1
   11ed4:	mov	r0, #1
   11ed8:	movw	r3, #438	; 0x1b6
   11edc:	add	r5, pc, r5
   11ee0:	ldr	r1, [r5, #764]	; 0x2fc
   11ee4:	bl	161f0 <usage@@Base+0x2278>
   11ee8:	cmp	r0, #0
   11eec:	blt	139cc <__assert_fail@plt+0x2234>
   11ef0:	ldr	r3, [pc, #1656]	; 12570 <__assert_fail@plt+0xdd8>
   11ef4:	mov	r2, #1232	; 0x4d0
   11ef8:	add	r3, pc, r3
   11efc:	ldrd	r6, [r3, r2]
   11f00:	strd	r6, [sp, #80]	; 0x50
   11f04:	orrs	r7, r6, r7
   11f08:	beq	11fe0 <__assert_fail@plt+0x848>
   11f0c:	ldr	fp, [r3, #912]	; 0x390
   11f10:	ands	fp, fp, #512	; 0x200
   11f14:	bne	11fe0 <__assert_fail@plt+0x848>
   11f18:	ldr	sl, [r3, #916]	; 0x394
   11f1c:	add	r2, r2, #8
   11f20:	ldr	r7, [sp, #80]	; 0x50
   11f24:	mvn	r0, #0
   11f28:	ldr	ip, [sp, #84]	; 0x54
   11f2c:	mvn	r1, #-2147483648	; 0x80000000
   11f30:	ldrd	r4, [r3, r2]
   11f34:	mov	r3, fp
   11f38:	umull	r6, r7, sl, r7
   11f3c:	mov	r2, sl
   11f40:	mla	ip, sl, ip, r7
   11f44:	strd	r6, [sp, #48]	; 0x30
   11f48:	str	ip, [sp, #52]	; 0x34
   11f4c:	ldrd	r6, [sp, #48]	; 0x30
   11f50:	adds	r6, r6, r4
   11f54:	adc	r7, r7, r5
   11f58:	strd	r6, [sp, #40]	; 0x28
   11f5c:	bl	1c83c <usage@@Base+0x88c4>
   11f60:	ldrd	r4, [sp, #80]	; 0x50
   11f64:	cmp	r5, r1
   11f68:	cmpeq	r4, r0
   11f6c:	bls	11f9c <__assert_fail@plt+0x804>
   11f70:	ldr	r1, [pc, #1532]	; 12574 <__assert_fail@plt+0xddc>
   11f74:	mov	r2, #5
   11f78:	mov	r0, fp
   11f7c:	add	r1, pc, r1
   11f80:	bl	114b0 <dcgettext@plt>
   11f84:	strd	r4, [sp]
   11f88:	str	sl, [sp, #8]
   11f8c:	mov	r1, fp
   11f90:	mov	r2, r0
   11f94:	mov	r0, #1
   11f98:	bl	1492c <usage@@Base+0x9b4>
   11f9c:	mov	r0, #1
   11fa0:	ldrd	r2, [sp, #40]	; 0x28
   11fa4:	bl	11498 <ftruncate64@plt>
   11fa8:	cmp	r0, #0
   11fac:	beq	11fe0 <__assert_fail@plt+0x848>
   11fb0:	mov	r0, #3
   11fb4:	mov	r1, #1
   11fb8:	add	r2, sp, #88	; 0x58
   11fbc:	ldr	r4, [r9]
   11fc0:	bl	11504 <__fxstat64@plt>
   11fc4:	cmp	r0, #0
   11fc8:	bne	13ae8 <__assert_fail@plt+0x2350>
   11fcc:	ldr	r3, [sp, #104]	; 0x68
   11fd0:	and	r3, r3, #61440	; 0xf000
   11fd4:	cmp	r3, #32768	; 0x8000
   11fd8:	cmpne	r3, #16384	; 0x4000
   11fdc:	beq	13a60 <__assert_fail@plt+0x22c8>
   11fe0:	bl	16250 <usage@@Base+0x22d8>
   11fe4:	ldr	r3, [pc, #1420]	; 12578 <__assert_fail@plt+0xde0>
   11fe8:	mov	ip, #1216	; 0x4c0
   11fec:	movw	r2, #1256	; 0x4e8
   11ff0:	add	r3, pc, r3
   11ff4:	ldrd	r4, [r3, ip]
   11ff8:	orrs	r7, r4, r5
   11ffc:	strd	r0, [r3, #16]
   12000:	strd	r0, [r3, r2]
   12004:	bne	12360 <__assert_fail@plt+0xbc8>
   12008:	ldr	r3, [r3, #1224]	; 0x4c8
   1200c:	cmp	r3, #0
   12010:	bne	12360 <__assert_fail@plt+0xbc8>
   12014:	ldr	r1, [pc, #1376]	; 1257c <__assert_fail@plt+0xde4>
   12018:	mov	r3, #1232	; 0x4d0
   1201c:	add	r1, pc, r1
   12020:	ldrd	r2, [r3, r1]
   12024:	orrs	r0, r2, r3
   12028:	bne	122cc <__assert_fail@plt+0xb34>
   1202c:	movw	r0, #1240	; 0x4d8
   12030:	add	r0, r1, r0
   12034:	ldrd	r0, [r0]
   12038:	orrs	r4, r0, r1
   1203c:	bne	122cc <__assert_fail@plt+0xb34>
   12040:	ldr	r3, [pc, #1336]	; 12580 <__assert_fail@plt+0xde8>
   12044:	add	r3, pc, r3
   12048:	ldrd	r2, [r3, #8]
   1204c:	orrs	r0, r2, r3
   12050:	bne	12068 <__assert_fail@plt+0x8d0>
   12054:	ldr	r3, [pc, #1320]	; 12584 <__assert_fail@plt+0xdec>
   12058:	add	r3, pc, r3
   1205c:	ldr	r3, [r3, #1228]	; 0x4cc
   12060:	cmp	r3, #0
   12064:	beq	133b0 <__assert_fail@plt+0x1c18>
   12068:	ldr	r3, [pc, #1304]	; 12588 <__assert_fail@plt+0xdf0>
   1206c:	add	r3, pc, r3
   12070:	ldr	r3, [r3, #908]	; 0x38c
   12074:	cmp	r3, #0
   12078:	beq	13c40 <__assert_fail@plt+0x24a8>
   1207c:	ldr	r3, [pc, #1288]	; 1258c <__assert_fail@plt+0xdf4>
   12080:	add	r3, pc, r3
   12084:	ldr	r3, [r3, #920]	; 0x398
   12088:	cmp	r3, #0
   1208c:	beq	13c48 <__assert_fail@plt+0x24b0>
   12090:	ldr	r4, [pc, #1272]	; 12590 <__assert_fail@plt+0xdf8>
   12094:	mov	r5, #0
   12098:	ldr	r6, [pc, #1268]	; 12594 <__assert_fail@plt+0xdfc>
   1209c:	vldr	d8, [pc, #988]	; 12480 <__assert_fail@plt+0xce8>
   120a0:	add	r4, pc, r4
   120a4:	ldr	r7, [pc, #1260]	; 12598 <__assert_fail@plt+0xe00>
   120a8:	str	r4, [sp, #56]	; 0x38
   120ac:	add	r6, pc, r6
   120b0:	ldr	ip, [pc, #1252]	; 1259c <__assert_fail@plt+0xe04>
   120b4:	add	r7, pc, r7
   120b8:	ldr	r4, [pc, #1248]	; 125a0 <__assert_fail@plt+0xe08>
   120bc:	add	ip, pc, ip
   120c0:	str	r5, [sp, #48]	; 0x30
   120c4:	add	r4, pc, r4
   120c8:	str	r6, [sp, #60]	; 0x3c
   120cc:	str	r5, [sp, #40]	; 0x28
   120d0:	str	r7, [sp, #64]	; 0x40
   120d4:	str	ip, [sp, #68]	; 0x44
   120d8:	str	r4, [sp, #72]	; 0x48
   120dc:	ldr	r3, [pc, #1216]	; 125a4 <__assert_fail@plt+0xe0c>
   120e0:	add	r3, pc, r3
   120e4:	ldr	r3, [r3]
   120e8:	cmp	r3, #4
   120ec:	beq	12c1c <__assert_fail@plt+0x1484>
   120f0:	ldr	ip, [pc, #1200]	; 125a8 <__assert_fail@plt+0xe10>
   120f4:	ldr	r3, [pc, #1200]	; 125ac <__assert_fail@plt+0xe14>
   120f8:	add	ip, pc, ip
   120fc:	add	r3, pc, r3
   12100:	ldr	r8, [ip, #1228]	; 0x4cc
   12104:	ldrd	r6, [r3, #8]
   12108:	adds	lr, r8, #0
   1210c:	ldrd	r4, [ip, #32]
   12110:	ldrd	r2, [ip, #40]	; 0x28
   12114:	movne	lr, #1
   12118:	adds	r0, r6, lr
   1211c:	adc	r1, r7, #0
   12120:	adds	r4, r4, r2
   12124:	adc	r5, r5, r3
   12128:	cmp	r5, r1
   1212c:	cmpeq	r4, r0
   12130:	bcs	12aa4 <__assert_fail@plt+0x130c>
   12134:	ldr	r3, [ip, #912]	; 0x390
   12138:	and	r2, r3, #1280	; 0x500
   1213c:	cmp	r2, #1280	; 0x500
   12140:	beq	129d0 <__assert_fail@plt+0x1238>
   12144:	ldr	r1, [ip, #908]	; 0x38c
   12148:	cmp	r5, r7
   1214c:	cmpeq	r4, r6
   12150:	bcc	12850 <__assert_fail@plt+0x10b8>
   12154:	ldr	r3, [pc, #1108]	; 125b0 <__assert_fail@plt+0xe18>
   12158:	mov	r2, r8
   1215c:	mov	r0, #0
   12160:	add	r3, pc, r3
   12164:	ldr	r3, [r3, #928]	; 0x3a0
   12168:	blx	r3
   1216c:	mov	r6, r0
   12170:	cmp	r6, #0
   12174:	blt	12874 <__assert_fail@plt+0x10dc>
   12178:	ldr	r3, [pc, #1076]	; 125b4 <__assert_fail@plt+0xe1c>
   1217c:	add	r3, pc, r3
   12180:	ldrb	r3, [r3, #1248]	; 0x4e0
   12184:	cmp	r3, #0
   12188:	bne	12a8c <__assert_fail@plt+0x12f4>
   1218c:	cmp	r6, #0
   12190:	beq	12aa4 <__assert_fail@plt+0x130c>
   12194:	ldr	r1, [pc, #1052]	; 125b8 <__assert_fail@plt+0xe20>
   12198:	mov	r0, #752	; 0x2f0
   1219c:	asr	r5, r6, #31
   121a0:	mov	r4, r6
   121a4:	add	r1, pc, r1
   121a8:	ldrd	r2, [r1, r0]
   121ac:	adds	r2, r2, r6
   121b0:	adc	r3, r3, r5
   121b4:	strd	r2, [r1, r0]
   121b8:	cmp	r5, r3
   121bc:	cmpeq	r4, r2
   121c0:	movhi	r3, #1
   121c4:	strbhi	r3, [r1, #924]	; 0x39c
   121c8:	ldr	r1, [pc, #1004]	; 125bc <__assert_fail@plt+0xe24>
   121cc:	add	r1, pc, r1
   121d0:	ldr	r4, [r1, #904]	; 0x388
   121d4:	cmp	r4, r6
   121d8:	bls	129b4 <__assert_fail@plt+0x121c>
   121dc:	ldrd	r2, [r1, #40]	; 0x28
   121e0:	ldr	r0, [r1, #912]	; 0x390
   121e4:	adds	r2, r2, #1
   121e8:	adc	r3, r3, #0
   121ec:	tst	r0, #1024	; 0x400
   121f0:	strd	r2, [r1, #40]	; 0x28
   121f4:	streq	r6, [sp, #40]	; 0x28
   121f8:	beq	12224 <__assert_fail@plt+0xa8c>
   121fc:	tst	r0, #256	; 0x100
   12200:	bne	1221c <__assert_fail@plt+0xa84>
   12204:	ldr	r3, [r1, #908]	; 0x38c
   12208:	ands	r1, r0, #24
   1220c:	rsb	r2, r6, r4
   12210:	add	r0, r3, r6
   12214:	movne	r1, #32
   12218:	bl	11690 <memset@plt>
   1221c:	str	r6, [sp, #40]	; 0x28
   12220:	mov	r6, r4
   12224:	ldr	r5, [pc, #916]	; 125c0 <__assert_fail@plt+0xe28>
   12228:	add	r5, pc, r5
   1222c:	ldr	r7, [r5, #908]	; 0x38c
   12230:	ldr	r0, [r5, #920]	; 0x398
   12234:	cmp	r7, r0
   12238:	beq	12f74 <__assert_fail@plt+0x17dc>
   1223c:	ldrb	r3, [r5, #1249]	; 0x4e1
   12240:	cmp	r3, #0
   12244:	beq	12270 <__assert_fail@plt+0xad8>
   12248:	cmp	r6, #0
   1224c:	beq	12270 <__assert_fail@plt+0xad8>
   12250:	add	r1, r7, r6
   12254:	mov	r3, r7
   12258:	ldrb	r2, [r3]
   1225c:	add	r2, r5, r2
   12260:	ldrb	r2, [r2, #956]	; 0x3bc
   12264:	strb	r2, [r3], #1
   12268:	cmp	r3, r1
   1226c:	bne	12258 <__assert_fail@plt+0xac0>
   12270:	ldr	r3, [pc, #844]	; 125c4 <__assert_fail@plt+0xe2c>
   12274:	add	r3, pc, r3
   12278:	ldr	ip, [r3, #912]	; 0x390
   1227c:	tst	ip, #128	; 0x80
   12280:	bne	12b78 <__assert_fail@plt+0x13e0>
   12284:	tst	ip, #8
   12288:	bne	12b68 <__assert_fail@plt+0x13d0>
   1228c:	tst	ip, #16
   12290:	beq	129f0 <__assert_fail@plt+0x1258>
   12294:	mov	r0, r7
   12298:	mov	r1, r6
   1229c:	bl	15e0c <usage@@Base+0x1e94>
   122a0:	b	120dc <__assert_fail@plt+0x944>
   122a4:	ldr	r1, [pc, #796]	; 125c8 <__assert_fail@plt+0xe30>
   122a8:	mov	r2, #5
   122ac:	mov	r0, #0
   122b0:	add	r1, pc, r1
   122b4:	bl	114b0 <dcgettext@plt>
   122b8:	mov	r1, #0
   122bc:	mov	r2, r0
   122c0:	mov	r0, #1
   122c4:	bl	1492c <usage@@Base+0x9b4>
   122c8:	b	11cb4 <__assert_fail@plt+0x51c>
   122cc:	ldr	r6, [pc, #760]	; 125cc <__assert_fail@plt+0xe34>
   122d0:	add	ip, sp, #336	; 0x150
   122d4:	mov	r0, #1
   122d8:	add	r6, pc, r6
   122dc:	ldr	r4, [r6, #1240]	; 0x4d8
   122e0:	ldr	lr, [r6, #916]	; 0x394
   122e4:	ldr	r1, [r6, #764]	; 0x2fc
   122e8:	str	r4, [ip, #-248]!	; 0xffffff08
   122ec:	str	lr, [sp]
   122f0:	str	ip, [sp, #4]
   122f4:	bl	15518 <usage@@Base+0x15a0>
   122f8:	mov	r4, r0
   122fc:	mov	r5, r1
   12300:	orrs	r7, r4, r5
   12304:	beq	132c8 <__assert_fail@plt+0x1b30>
   12308:	ldr	r0, [r6, #920]	; 0x398
   1230c:	ldr	r2, [r6, #916]	; 0x394
   12310:	ldr	r7, [pc, #696]	; 125d0 <__assert_fail@plt+0xe38>
   12314:	mov	r1, #0
   12318:	add	r7, pc, r7
   1231c:	bl	11690 <memset@plt>
   12320:	orrs	ip, r4, r5
   12324:	beq	1351c <__assert_fail@plt+0x1d84>
   12328:	ldr	r6, [r7, #916]	; 0x394
   1232c:	ldr	r0, [r7, #920]	; 0x398
   12330:	mov	r1, r6
   12334:	bl	15990 <usage@@Base+0x1a18>
   12338:	cmp	r6, r0
   1233c:	bne	1353c <__assert_fail@plt+0x1da4>
   12340:	subs	r4, r4, #1
   12344:	sbc	r5, r5, #0
   12348:	orrs	lr, r4, r5
   1234c:	bne	12320 <__assert_fail@plt+0xb88>
   12350:	ldr	r3, [sp, #88]	; 0x58
   12354:	cmp	r3, #0
   12358:	bne	12320 <__assert_fail@plt+0xb88>
   1235c:	b	12040 <__assert_fail@plt+0x8a8>
   12360:	ldr	sl, [pc, #620]	; 125d4 <__assert_fail@plt+0xe3c>
   12364:	mov	fp, #752	; 0x2f0
   12368:	mov	r2, r4
   1236c:	mov	r3, r5
   12370:	add	sl, pc, sl
   12374:	mov	r0, #0
   12378:	add	ip, sl, #1216	; 0x4c0
   1237c:	ldr	r8, [sl, #904]	; 0x388
   12380:	add	ip, ip, #8
   12384:	ldr	r1, [sl, #760]	; 0x2f8
   12388:	stm	sp, {r8, ip}
   1238c:	ldr	ip, [sl, #1224]	; 0x4c8
   12390:	ldrd	r6, [sl, fp]
   12394:	str	ip, [sp, #36]	; 0x24
   12398:	bl	15518 <usage@@Base+0x15a0>
   1239c:	ldrd	r2, [sl, fp]
   123a0:	ldr	ip, [sp, #36]	; 0x24
   123a4:	orrs	lr, r0, r1
   123a8:	bne	123dc <__assert_fail@plt+0xc44>
   123ac:	ldrb	r1, [sl, #924]	; 0x39c
   123b0:	cmp	r1, #0
   123b4:	bne	12014 <__assert_fail@plt+0x87c>
   123b8:	umull	r0, r1, r8, r4
   123bc:	adds	r6, r6, ip
   123c0:	adc	r7, r7, #0
   123c4:	adds	r0, r0, r6
   123c8:	mla	r1, r8, r5, r1
   123cc:	adc	r1, r1, r7
   123d0:	cmp	r1, r3
   123d4:	cmpeq	r0, r2
   123d8:	beq	12014 <__assert_fail@plt+0x87c>
   123dc:	ldr	r3, [pc, #500]	; 125d8 <__assert_fail@plt+0xe40>
   123e0:	add	r3, pc, r3
   123e4:	ldr	r3, [r3]
   123e8:	cmp	r3, #1
   123ec:	beq	12014 <__assert_fail@plt+0x87c>
   123f0:	ldr	r1, [pc, #484]	; 125dc <__assert_fail@plt+0xe44>
   123f4:	mov	r2, #5
   123f8:	mov	r0, #0
   123fc:	add	r1, pc, r1
   12400:	bl	114b0 <dcgettext@plt>
   12404:	ldr	r3, [pc, #468]	; 125e0 <__assert_fail@plt+0xe48>
   12408:	add	r3, pc, r3
   1240c:	mov	r4, r0
   12410:	ldr	r0, [r3, #760]	; 0x2f8
   12414:	bl	188ec <usage@@Base+0x4974>
   12418:	mov	r2, r4
   1241c:	mov	r3, r0
   12420:	mov	r0, #0
   12424:	mov	r1, r0
   12428:	bl	1492c <usage@@Base+0x9b4>
   1242c:	b	12014 <__assert_fail@plt+0x87c>
   12430:	ldr	r2, [pc, #428]	; 125e4 <__assert_fail@plt+0xe4c>
   12434:	mov	r1, r4
   12438:	add	r2, pc, r2
   1243c:	sub	r2, r2, #1
   12440:	b	12450 <__assert_fail@plt+0xcb8>
   12444:	ldrb	r0, [r1], #1
   12448:	cmp	r0, r3
   1244c:	bne	12720 <__assert_fail@plt+0xf88>
   12450:	ldrb	r3, [r2, #1]!
   12454:	cmp	r3, #0
   12458:	bne	12444 <__assert_fail@plt+0xcac>
   1245c:	ldrb	r3, [r1]
   12460:	cmp	r3, #0
   12464:	beq	12470 <__assert_fail@plt+0xcd8>
   12468:	cmp	r3, #61	; 0x3d
   1246c:	bne	12720 <__assert_fail@plt+0xf88>
   12470:	ldr	r3, [pc, #368]	; 125e8 <__assert_fail@plt+0xe50>
   12474:	add	r3, pc, r3
   12478:	str	sl, [r3, #764]	; 0x2fc
   1247c:	b	11aa4 <__assert_fail@plt+0x30c>
   12480:	andeq	r0, r0, r0
   12484:	bicmi	ip, sp, r5, ror #26
   12488:	andeq	lr, r1, r4, lsr r8
   1248c:	andeq	r0, r0, r8, asr r1
   12490:	andeq	sp, r0, r0, lsl r2
   12494:	andeq	lr, r1, r4, lsr #20
   12498:	ldrdeq	lr, [r1], -r8
   1249c:	andeq	lr, r1, r0, asr #19
   124a0:	muleq	r1, r4, r9
   124a4:			; <UNDEFINED> instruction: 0x000026b0
   124a8:	andeq	ip, r0, r0, lsl r5
   124ac:	andeq	ip, r0, ip, lsl sp
   124b0:	andeq	sp, r0, r0, lsr #2
   124b4:	andeq	lr, r1, r0, lsl r9
   124b8:	andeq	r0, r0, r4, ror r1
   124bc:	ldrdeq	r3, [r0], -r4
   124c0:	andeq	sp, r0, r0, lsr #2
   124c4:	andeq	sp, r0, r4, lsl #2
   124c8:	andeq	sp, r0, ip, ror #1
   124cc:	andeq	sp, r0, r4, ror #1
   124d0:	andeq	r0, r0, r0, ror #2
   124d4:	andeq	lr, r1, r8, lsl r8
   124d8:	andeq	r0, r0, ip, asr r1
   124dc:	andeq	sp, r0, ip, lsl #2
   124e0:	andeq	sp, r0, r8, ror #1
   124e4:	ldrdeq	sp, [r0], -r4
   124e8:	strheq	sp, [r0], -r8
   124ec:	ldrdeq	lr, [r1], -ip
   124f0:	andeq	sp, r0, r0, asr #1
   124f4:	strdeq	ip, [r0], -r0
   124f8:	andeq	lr, r1, r4, ror #14
   124fc:	andeq	lr, r1, r0, asr #14
   12500:	andeq	lr, r1, ip, lsr #14
   12504:	andeq	lr, r1, r8, lsr #14
   12508:	andeq	lr, r1, ip, lsl #14
   1250c:	andeq	lr, r1, r8, ror #13
   12510:	andeq	lr, r1, r4, ror r6
   12514:	strdeq	lr, [r1], -r8
   12518:	andeq	lr, r1, ip, lsr #12
   1251c:	ldrdeq	r3, [r0], -r0
   12520:	strdeq	lr, [r1], -r4
   12524:	ldrdeq	lr, [r1], -ip
   12528:	andeq	lr, r1, r0, asr #11
   1252c:	andeq	lr, r1, r4, lsr #11
   12530:	andeq	lr, r1, r0, lsl #11
   12534:	andeq	lr, r1, r8, asr #10
   12538:	andeq	lr, r1, r8, lsr #10
   1253c:	andeq	lr, r1, r8, lsl #10
   12540:	ldrdeq	fp, [r0], -r4
   12544:	andeq	lr, r1, r8, asr #9
   12548:			; <UNDEFINED> instruction: 0x0001e4b0
   1254c:	andeq	lr, r1, r4, lsl #9
   12550:	andeq	lr, r1, ip, ror #8
   12554:	andeq	fp, r0, ip, asr #10
   12558:	andeq	lr, r1, r4, lsr r4
   1255c:			; <UNDEFINED> instruction: 0x0001e3bc
   12560:	andeq	lr, r1, r8, lsl r4
   12564:	andeq	lr, r1, ip, asr #7
   12568:	andeq	lr, r1, r8, asr #7
   1256c:	andeq	lr, r1, r4, lsr #6
   12570:	andeq	lr, r1, r8, lsl #6
   12574:	muleq	r0, r4, ip
   12578:	andeq	lr, r1, r0, lsl r2
   1257c:	andeq	lr, r1, r4, ror #3
   12580:	andeq	lr, r1, ip, asr #2
   12584:	andeq	lr, r1, r8, lsr #3
   12588:	muleq	r1, r4, r1
   1258c:	andeq	lr, r1, r0, lsl #3
   12590:	andeq	ip, r0, r8, lsl ip
   12594:	andeq	lr, r1, r4, asr r1
   12598:	andeq	lr, r1, ip, asr #2
   1259c:	andeq	ip, r0, r4, asr ip
   125a0:	andeq	ip, r0, ip, lsl ip
   125a4:	strheq	lr, [r1], -r0
   125a8:	andeq	lr, r1, r8, lsl #2
   125ac:	muleq	r1, r4, r0
   125b0:	andeq	lr, r1, r0, lsr #1
   125b4:	andeq	lr, r1, r4, lsl #1
   125b8:	andeq	lr, r1, ip, asr r0
   125bc:	andeq	lr, r1, r4, lsr r0
   125c0:	ldrdeq	sp, [r1], -r8
   125c4:	andeq	sp, r1, ip, lsl #31
   125c8:	andeq	ip, r0, r8, lsl #18
   125cc:	andeq	sp, r1, r8, lsr #30
   125d0:	andeq	sp, r1, r8, ror #29
   125d4:	muleq	r1, r0, lr
   125d8:			; <UNDEFINED> instruction: 0x0001ddb0
   125dc:	muleq	r0, r8, r8
   125e0:	strdeq	sp, [r1], -r8
   125e4:	andeq	ip, r0, ip, lsl r6
   125e8:	andeq	sp, r1, ip, lsl #27
   125ec:	andeq	ip, r0, r0, lsr r3
   125f0:	strdeq	ip, [r0], -r8
   125f4:	ldrdeq	ip, [r0], -r4
   125f8:			; <UNDEFINED> instruction: 0x0000c2b0
   125fc:			; <UNDEFINED> instruction: 0x0000aab8
   12600:	andeq	ip, r0, r0, lsl #5
   12604:	andeq	sp, r1, ip, asr #18
   12608:	andeq	sp, r1, r8, lsr #19
   1260c:	andeq	sp, r1, r8, lsl #19
   12610:	andeq	sp, r1, r4, lsl #18
   12614:	ldrdeq	ip, [r0], -r8
   12618:	andeq	sp, r1, r8, asr #18
   1261c:	andeq	sp, r1, r8, lsl #18
   12620:	andeq	ip, r0, r8, lsr r0
   12624:			; <UNDEFINED> instruction: 0x0001d8b8
   12628:	andeq	sp, r1, r4, lsl #17
   1262c:	andeq	sp, r1, r0, ror r8
   12630:	andeq	sp, r1, r8, lsl #16
   12634:	andeq	sp, r1, r4, lsl #16
   12638:	andeq	sl, r0, r4, lsl #17
   1263c:	andeq	ip, r0, r0
   12640:	andeq	sp, r1, r8, lsl #15
   12644:	andeq	sp, r1, r8, asr r7
   12648:	andeq	sp, r1, ip, lsl #14
   1264c:	andeq	sp, r1, ip, ror #12
   12650:	andeq	sp, r1, ip, asr #12
   12654:	strdeq	sl, [r0], -r4
   12658:	andeq	fp, r0, ip, lsl #29
   1265c:	strdeq	sp, [r1], -r8
   12660:	ldrdeq	sp, [r1], -r8
   12664:	andeq	fp, r0, r8, lsr lr
   12668:	andeq	sp, r1, r4, lsl r5
   1266c:	andeq	sl, r0, r0, asr #10
   12670:	strdeq	fp, [r0], -r4
   12674:	andeq	sp, r1, r4, asr #8
   12678:	andeq	sp, r1, ip, asr r3
   1267c:	strdeq	fp, [r0], -ip
   12680:	ldrdeq	sp, [r1], -r4
   12684:	muleq	r1, ip, r2
   12688:	andeq	r0, r0, r8, lsl #31
   1268c:	andeq	sp, r1, ip, lsl r2
   12690:	andeq	sp, r1, r8, lsl #4
   12694:	andeq	sp, r1, r0, lsl #3
   12698:	andeq	sp, r1, r8, asr #3
   1269c:			; <UNDEFINED> instruction: 0x0001d1b4
   126a0:	andeq	sp, r1, r0, lsr #3
   126a4:	andeq	sp, r1, ip, lsl #3
   126a8:	andeq	sp, r1, r8, lsl #2
   126ac:	andeq	sp, r1, r0, asr r1
   126b0:	andeq	sp, r1, ip, lsr r1
   126b4:	andeq	sp, r1, r0, ror r0
   126b8:	andeq	sp, r1, ip, lsr #1
   126bc:	andeq	r2, r0, r0, ror r0
   126c0:	andeq	sp, r1, ip, lsl #1
   126c4:	andeq	sl, r0, ip, ror #2
   126c8:	andeq	sp, r1, r0, asr r0
   126cc:	andeq	sp, r1, ip
   126d0:	andeq	ip, r1, r8, lsr #31
   126d4:	andeq	ip, r1, r0, lsr #30
   126d8:	andeq	ip, r1, r4, ror pc
   126dc:	ldrdeq	ip, [r1], -r0
   126e0:	andeq	fp, r0, r8, asr #19
   126e4:	andeq	r1, r0, r0, lsr #28
   126e8:	andeq	ip, r1, r8, asr #28
   126ec:	andeq	ip, r1, r4, lsr lr
   126f0:	andeq	fp, r0, ip, lsr #19
   126f4:	muleq	r0, r8, r8
   126f8:	strdeq	ip, [r1], -r8
   126fc:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   12700:	andeq	fp, r0, ip, ror #8
   12704:	andeq	ip, r1, r8, lsr #25
   12708:	andeq	ip, r1, r0, lsl ip
   1270c:	andeq	fp, r0, r4, ror #9
   12710:	andeq	fp, r0, r0, lsl r5
   12714:	andeq	fp, r0, r4, asr #9
   12718:	andeq	ip, r1, r0, asr fp
   1271c:	andeq	fp, r0, r8, asr #9
   12720:	ldr	r2, [pc, #-316]	; 125ec <__assert_fail@plt+0xe54>
   12724:	mov	r1, r4
   12728:	add	r2, pc, r2
   1272c:	sub	r2, r2, #1
   12730:	b	12740 <__assert_fail@plt+0xfa8>
   12734:	ldrb	r0, [r1], #1
   12738:	cmp	r0, r3
   1273c:	bne	12760 <__assert_fail@plt+0xfc8>
   12740:	ldrb	r3, [r2, #1]!
   12744:	cmp	r3, #0
   12748:	bne	12734 <__assert_fail@plt+0xf9c>
   1274c:	ldrb	r3, [r1]
   12750:	cmp	r3, #0
   12754:	beq	12a54 <__assert_fail@plt+0x12bc>
   12758:	cmp	r3, #61	; 0x3d
   1275c:	beq	12a54 <__assert_fail@plt+0x12bc>
   12760:	ldr	r2, [pc, #-376]	; 125f0 <__assert_fail@plt+0xe58>
   12764:	mov	r1, r4
   12768:	add	r2, pc, r2
   1276c:	sub	r2, r2, #1
   12770:	b	12780 <__assert_fail@plt+0xfe8>
   12774:	ldrb	r0, [r1], #1
   12778:	cmp	r0, r3
   1277c:	bne	127a0 <__assert_fail@plt+0x1008>
   12780:	ldrb	r3, [r2, #1]!
   12784:	cmp	r3, #0
   12788:	bne	12774 <__assert_fail@plt+0xfdc>
   1278c:	ldrb	r3, [r1]
   12790:	cmp	r3, #0
   12794:	beq	12be4 <__assert_fail@plt+0x144c>
   12798:	cmp	r3, #61	; 0x3d
   1279c:	beq	12be4 <__assert_fail@plt+0x144c>
   127a0:	ldr	r2, [pc, #-436]	; 125f4 <__assert_fail@plt+0xe5c>
   127a4:	mov	r1, r4
   127a8:	add	r2, pc, r2
   127ac:	sub	r2, r2, #1
   127b0:	b	127c0 <__assert_fail@plt+0x1028>
   127b4:	ldrb	r0, [r1], #1
   127b8:	cmp	r0, r3
   127bc:	bne	127e0 <__assert_fail@plt+0x1048>
   127c0:	ldrb	r3, [r2, #1]!
   127c4:	cmp	r3, #0
   127c8:	bne	127b4 <__assert_fail@plt+0x101c>
   127cc:	ldrb	r3, [r1]
   127d0:	cmp	r3, #0
   127d4:	beq	12d98 <__assert_fail@plt+0x1600>
   127d8:	cmp	r3, #61	; 0x3d
   127dc:	beq	12d98 <__assert_fail@plt+0x1600>
   127e0:	ldr	r2, [pc, #-496]	; 125f8 <__assert_fail@plt+0xe60>
   127e4:	mov	r1, r4
   127e8:	add	r2, pc, r2
   127ec:	sub	r2, r2, #1
   127f0:	b	12800 <__assert_fail@plt+0x1068>
   127f4:	ldrb	r0, [r1], #1
   127f8:	cmp	r0, r3
   127fc:	bne	12c70 <__assert_fail@plt+0x14d8>
   12800:	ldrb	r3, [r2, #1]!
   12804:	cmp	r3, #0
   12808:	bne	127f4 <__assert_fail@plt+0x105c>
   1280c:	ldrb	r3, [r1]
   12810:	cmp	r3, #0
   12814:	beq	12820 <__assert_fail@plt+0x1088>
   12818:	cmp	r3, #61	; 0x3d
   1281c:	bne	12c70 <__assert_fail@plt+0x14d8>
   12820:	ldr	r1, [pc, #-556]	; 125fc <__assert_fail@plt+0xe64>
   12824:	mov	r0, sl
   12828:	ldr	r3, [pc, #-560]	; 12600 <__assert_fail@plt+0xe68>
   1282c:	mov	r2, #1
   12830:	add	r1, pc, r1
   12834:	add	r3, pc, r3
   12838:	add	r1, r1, #588	; 0x24c
   1283c:	bl	14a14 <usage@@Base+0xa9c>
   12840:	ldr	r3, [pc, #-580]	; 12604 <__assert_fail@plt+0xe6c>
   12844:	add	r3, pc, r3
   12848:	str	r0, [r3]
   1284c:	b	11aa4 <__assert_fail@plt+0x30c>
   12850:	ldr	r3, [pc, #-592]	; 12608 <__assert_fail@plt+0xe70>
   12854:	mov	r0, #0
   12858:	add	r3, pc, r3
   1285c:	ldr	ip, [r3, #928]	; 0x3a0
   12860:	ldr	r2, [r3, #904]	; 0x388
   12864:	blx	ip
   12868:	mov	r6, r0
   1286c:	cmp	r6, #0
   12870:	bge	12178 <__assert_fail@plt+0x9e0>
   12874:	ldr	r3, [pc, #-624]	; 1260c <__assert_fail@plt+0xe74>
   12878:	add	r3, pc, r3
   1287c:	ldr	r3, [r3, #912]	; 0x390
   12880:	tst	r3, #256	; 0x100
   12884:	beq	1289c <__assert_fail@plt+0x1104>
   12888:	ldr	r3, [pc, #-640]	; 12610 <__assert_fail@plt+0xe78>
   1288c:	add	r3, pc, r3
   12890:	ldr	r3, [r3]
   12894:	cmp	r3, #1
   12898:	beq	128e8 <__assert_fail@plt+0x1150>
   1289c:	ldr	r1, [pc, #-656]	; 12614 <__assert_fail@plt+0xe7c>
   128a0:	mov	r2, #5
   128a4:	mov	r0, #0
   128a8:	ldr	r5, [r9]
   128ac:	add	r1, pc, r1
   128b0:	ldr	r4, [pc, #-672]	; 12618 <__assert_fail@plt+0xe80>
   128b4:	bl	114b0 <dcgettext@plt>
   128b8:	add	r4, pc, r4
   128bc:	mov	r6, r0
   128c0:	ldr	r0, [r4, #760]	; 0x2f8
   128c4:	bl	188ec <usage@@Base+0x4974>
   128c8:	mov	r1, r5
   128cc:	mov	r2, r6
   128d0:	mov	r3, r0
   128d4:	mov	r0, #0
   128d8:	bl	1492c <usage@@Base+0x9b4>
   128dc:	ldr	r3, [r4, #912]	; 0x390
   128e0:	tst	r3, #256	; 0x100
   128e4:	beq	13990 <__assert_fail@plt+0x21f8>
   128e8:	ldr	r8, [pc, #-724]	; 1261c <__assert_fail@plt+0xe84>
   128ec:	bl	14654 <usage@@Base+0x6dc>
   128f0:	ldr	r5, [sp, #40]	; 0x28
   128f4:	mov	r0, #0
   128f8:	add	r8, pc, r8
   128fc:	ldr	r4, [r8, #904]	; 0x388
   12900:	rsb	r4, r5, r4
   12904:	mov	r5, #0
   12908:	mov	r3, r5
   1290c:	mov	r2, r4
   12910:	bl	14d8c <usage@@Base+0xe14>
   12914:	ldrb	r3, [r8, #748]	; 0x2ec
   12918:	cmp	r3, #0
   1291c:	bne	12d38 <__assert_fail@plt+0x15a0>
   12920:	ldr	r4, [r8, #1252]	; 0x4e4
   12924:	cmp	r4, #29
   12928:	strne	r4, [r9]
   1292c:	beq	1298c <__assert_fail@plt+0x11f4>
   12930:	ldr	r1, [pc, #-792]	; 12620 <__assert_fail@plt+0xe88>
   12934:	mov	r2, #5
   12938:	mov	r0, #0
   1293c:	add	r1, pc, r1
   12940:	bl	114b0 <dcgettext@plt>
   12944:	ldr	r3, [pc, #-808]	; 12624 <__assert_fail@plt+0xe8c>
   12948:	add	r3, pc, r3
   1294c:	mov	r5, r0
   12950:	ldr	r0, [r3, #760]	; 0x2f8
   12954:	bl	188ec <usage@@Base+0x4974>
   12958:	mov	r2, r5
   1295c:	mov	r1, r4
   12960:	mov	r3, r0
   12964:	mov	r0, #0
   12968:	bl	1492c <usage@@Base+0x9b4>
   1296c:	ldr	r3, [pc, #-844]	; 12628 <__assert_fail@plt+0xe90>
   12970:	mov	r1, #0
   12974:	mov	r2, #29
   12978:	mov	r6, #1
   1297c:	add	r3, pc, r3
   12980:	str	r6, [sp, #48]	; 0x30
   12984:	strb	r1, [r3, #748]	; 0x2ec
   12988:	str	r2, [r3, #1252]	; 0x4e4
   1298c:	ldr	r3, [pc, #-872]	; 1262c <__assert_fail@plt+0xe94>
   12990:	add	r3, pc, r3
   12994:	ldr	r3, [r3, #912]	; 0x390
   12998:	tst	r3, #1024	; 0x400
   1299c:	beq	120dc <__assert_fail@plt+0x944>
   129a0:	ldr	r6, [sp, #40]	; 0x28
   129a4:	cmp	r6, #0
   129a8:	bne	120dc <__assert_fail@plt+0x944>
   129ac:	ldr	r6, [sp, #40]	; 0x28
   129b0:	b	121c8 <__assert_fail@plt+0xa30>
   129b4:	ldrd	r2, [r1, #32]
   129b8:	mov	r7, #0
   129bc:	str	r7, [sp, #40]	; 0x28
   129c0:	adds	r2, r2, #1
   129c4:	adc	r3, r3, #0
   129c8:	strd	r2, [r1, #32]
   129cc:	b	12224 <__assert_fail@plt+0xa8c>
   129d0:	ldr	fp, [ip, #908]	; 0x38c
   129d4:	ands	r1, r3, #24
   129d8:	ldr	r2, [ip, #904]	; 0x388
   129dc:	movne	r1, #32
   129e0:	mov	r0, fp
   129e4:	bl	11690 <memset@plt>
   129e8:	mov	r1, fp
   129ec:	b	12148 <__assert_fail@plt+0x9b0>
   129f0:	ldr	r8, [pc, #-968]	; 12630 <__assert_fail@plt+0xe98>
   129f4:	ldr	fp, [pc, #-968]	; 12634 <__assert_fail@plt+0xe9c>
   129f8:	add	r8, pc, r8
   129fc:	add	fp, pc, fp
   12a00:	b	12a10 <__assert_fail@plt+0x1278>
   12a04:	cmp	r6, #0
   12a08:	beq	120dc <__assert_fail@plt+0x944>
   12a0c:	ldr	r0, [fp, #920]	; 0x398
   12a10:	ldr	r5, [r8, #940]	; 0x3ac
   12a14:	mov	r1, r7
   12a18:	ldr	sl, [r8, #916]	; 0x394
   12a1c:	add	r0, r0, r5
   12a20:	rsb	r4, r5, sl
   12a24:	cmp	r6, r4
   12a28:	movcc	r4, r6
   12a2c:	rsb	r6, r4, r6
   12a30:	add	r7, r7, r4
   12a34:	mov	r2, r4
   12a38:	add	r4, r4, r5
   12a3c:	bl	11474 <memcpy@plt>
   12a40:	cmp	sl, r4
   12a44:	str	r4, [r8, #940]	; 0x3ac
   12a48:	bhi	12a04 <__assert_fail@plt+0x126c>
   12a4c:	bl	15be0 <usage@@Base+0x1c68>
   12a50:	b	12a04 <__assert_fail@plt+0x126c>
   12a54:	ldr	r1, [pc, #-1060]	; 12638 <__assert_fail@plt+0xea0>
   12a58:	mov	r2, #0
   12a5c:	ldr	r3, [pc, #-1064]	; 1263c <__assert_fail@plt+0xea4>
   12a60:	mov	r0, sl
   12a64:	add	r1, pc, r1
   12a68:	add	r3, pc, r3
   12a6c:	add	r1, r1, #12
   12a70:	bl	14a14 <usage@@Base+0xa9c>
   12a74:	ldr	r3, [pc, #-1084]	; 12640 <__assert_fail@plt+0xea8>
   12a78:	add	r3, pc, r3
   12a7c:	ldr	r2, [r3, #912]	; 0x390
   12a80:	orr	r0, r0, r2
   12a84:	str	r0, [r3, #912]	; 0x390
   12a88:	b	11aa4 <__assert_fail@plt+0x30c>
   12a8c:	mov	r0, #0
   12a90:	mov	r2, r6
   12a94:	asr	r3, r6, #31
   12a98:	bl	14d8c <usage@@Base+0xe14>
   12a9c:	cmp	r6, #0
   12aa0:	bne	12194 <__assert_fail@plt+0x9fc>
   12aa4:	ldr	r3, [pc, #-1128]	; 12644 <__assert_fail@plt+0xeac>
   12aa8:	add	r3, pc, r3
   12aac:	ldrb	r2, [r3, #1264]	; 0x4f0
   12ab0:	cmp	r2, #0
   12ab4:	beq	12af0 <__assert_fail@plt+0x1358>
   12ab8:	ldr	r2, [r3, #912]	; 0x390
   12abc:	tst	r2, #8
   12ac0:	bne	139b0 <__assert_fail@plt+0x2218>
   12ac4:	tst	r2, #16
   12ac8:	bne	1399c <__assert_fail@plt+0x2204>
   12acc:	ldr	r2, [r3, #940]	; 0x3ac
   12ad0:	ldr	lr, [r3, #916]	; 0x394
   12ad4:	add	r1, r2, #1
   12ad8:	ldr	r0, [r3, #920]	; 0x398
   12adc:	ldrb	ip, [r3, #1265]	; 0x4f1
   12ae0:	cmp	r1, lr
   12ae4:	str	r1, [r3, #940]	; 0x3ac
   12ae8:	strb	ip, [r0, r2]
   12aec:	bcs	13b44 <__assert_fail@plt+0x23ac>
   12af0:	ldr	r4, [pc, #-1200]	; 12648 <__assert_fail@plt+0xeb0>
   12af4:	add	r4, pc, r4
   12af8:	ldr	r3, [r4, #912]	; 0x390
   12afc:	tst	r3, #8
   12b00:	beq	12fe0 <__assert_fail@plt+0x1848>
   12b04:	ldr	r5, [r4, #944]	; 0x3b0
   12b08:	cmp	r5, #0
   12b0c:	beq	13034 <__assert_fail@plt+0x189c>
   12b10:	ldr	r3, [r4, #948]	; 0x3b4
   12b14:	cmp	r3, r5
   12b18:	bls	12ff4 <__assert_fail@plt+0x185c>
   12b1c:	ldr	r7, [pc, #-1240]	; 1264c <__assert_fail@plt+0xeb4>
   12b20:	mov	r6, r4
   12b24:	add	r7, pc, r7
   12b28:	b	12b3c <__assert_fail@plt+0x13a4>
   12b2c:	ldr	r3, [r6, #948]	; 0x3b4
   12b30:	add	r5, r5, #1
   12b34:	cmp	r5, r3
   12b38:	bcs	12fe0 <__assert_fail@plt+0x1848>
   12b3c:	ldr	r3, [r4, #940]	; 0x3ac
   12b40:	ldr	ip, [r4, #916]	; 0x394
   12b44:	add	r2, r3, #1
   12b48:	ldr	r1, [r4, #920]	; 0x398
   12b4c:	ldrb	r0, [r7, #26]
   12b50:	cmp	r2, ip
   12b54:	str	r2, [r4, #940]	; 0x3ac
   12b58:	strb	r0, [r1, r3]
   12b5c:	bcc	12b2c <__assert_fail@plt+0x1394>
   12b60:	bl	15be0 <usage@@Base+0x1c68>
   12b64:	b	12b2c <__assert_fail@plt+0x1394>
   12b68:	mov	r0, r7
   12b6c:	mov	r1, r6
   12b70:	bl	15c98 <usage@@Base+0x1d20>
   12b74:	b	120dc <__assert_fail@plt+0x944>
   12b78:	ldrb	r2, [r3, #1264]	; 0x4f0
   12b7c:	cmp	r2, #0
   12b80:	beq	12b9c <__assert_fail@plt+0x1404>
   12b84:	ldrb	r2, [r3, #1265]	; 0x4f1
   12b88:	add	r6, r6, #1
   12b8c:	sub	r7, r7, #1
   12b90:	mov	r1, #0
   12b94:	strb	r1, [r3, #1264]	; 0x4f0
   12b98:	strb	r2, [r7]
   12b9c:	tst	r6, #1
   12ba0:	beq	12bc0 <__assert_fail@plt+0x1428>
   12ba4:	sub	r6, r6, #1
   12ba8:	ldr	r3, [pc, #-1376]	; 12650 <__assert_fail@plt+0xeb8>
   12bac:	mov	r1, #1
   12bb0:	ldrb	r2, [r7, r6]
   12bb4:	add	r3, pc, r3
   12bb8:	strb	r1, [r3, #1264]	; 0x4f0
   12bbc:	strb	r2, [r3, #1265]	; 0x4f1
   12bc0:	lsrs	r2, r6, #1
   12bc4:	add	r3, r7, r6
   12bc8:	beq	12bdc <__assert_fail@plt+0x1444>
   12bcc:	ldrb	r1, [r3, #-2]
   12bd0:	subs	r2, r2, #1
   12bd4:	strb	r1, [r3], #-2
   12bd8:	bne	12bcc <__assert_fail@plt+0x1434>
   12bdc:	add	r7, r7, #1
   12be0:	b	12284 <__assert_fail@plt+0xaec>
   12be4:	ldr	r1, [pc, #-1432]	; 12654 <__assert_fail@plt+0xebc>
   12be8:	mov	r2, #0
   12bec:	ldr	r3, [pc, #-1436]	; 12658 <__assert_fail@plt+0xec0>
   12bf0:	mov	r0, sl
   12bf4:	add	r1, pc, r1
   12bf8:	add	r3, pc, r3
   12bfc:	add	r1, r1, #284	; 0x11c
   12c00:	bl	14a14 <usage@@Base+0xa9c>
   12c04:	ldr	r3, [pc, #-1456]	; 1265c <__assert_fail@plt+0xec4>
   12c08:	add	r3, pc, r3
   12c0c:	ldr	r2, [r3, #1212]	; 0x4bc
   12c10:	orr	r0, r0, r2
   12c14:	str	r0, [r3, #1212]	; 0x4bc
   12c18:	b	11aa4 <__assert_fail@plt+0x30c>
   12c1c:	bl	16250 <usage@@Base+0x22d8>
   12c20:	ldr	r7, [pc, #-1480]	; 12660 <__assert_fail@plt+0xec8>
   12c24:	movw	r6, #1256	; 0x4e8
   12c28:	add	r7, pc, r7
   12c2c:	mov	r4, r0
   12c30:	mov	r5, r1
   12c34:	ldrd	r0, [r7, r6]
   12c38:	subs	r0, r4, r0
   12c3c:	sbc	r1, r5, r1
   12c40:	bl	1c7c8 <usage@@Base+0x8850>
   12c44:	vmov.f64	d7, #112	; 0x3f800000  1.0
   12c48:	vmov	d5, r0, r1
   12c4c:	vdiv.f64	d6, d5, d8
   12c50:	vcmpe.f64	d6, d7
   12c54:	vmrs	APSR_nzcv, fpscr
   12c58:	ble	120f0 <__assert_fail@plt+0x958>
   12c5c:	mov	r0, r4
   12c60:	mov	r1, r5
   12c64:	bl	143cc <usage@@Base+0x454>
   12c68:	strd	r4, [r7, r6]
   12c6c:	b	120f0 <__assert_fail@plt+0x958>
   12c70:	add	r1, sp, #336	; 0x150
   12c74:	mov	r3, #0
   12c78:	mov	r0, sl
   12c7c:	strb	r3, [r1, #-248]!	; 0xffffff08
   12c80:	bl	14834 <usage@@Base+0x8bc>
   12c84:	mov	ip, r4
   12c88:	strd	r0, [sp, #24]
   12c8c:	ldr	r0, [pc, #-1584]	; 12664 <__assert_fail@plt+0xecc>
   12c90:	ldrd	r2, [sp, #24]
   12c94:	add	r0, pc, r0
   12c98:	sub	r0, r0, #1
   12c9c:	b	12cac <__assert_fail@plt+0x1514>
   12ca0:	ldrb	lr, [ip], #1
   12ca4:	cmp	lr, r1
   12ca8:	bne	12ec4 <__assert_fail@plt+0x172c>
   12cac:	ldrb	r1, [r0, #1]!
   12cb0:	cmp	r1, #0
   12cb4:	bne	12ca0 <__assert_fail@plt+0x1508>
   12cb8:	ldrb	r1, [ip]
   12cbc:	strd	r2, [sp, #24]
   12cc0:	cmp	r1, #0
   12cc4:	bne	132bc <__assert_fail@plt+0x1b24>
   12cc8:	ldrd	r0, [sp, #24]
   12ccc:	ldrb	ip, [sp, #88]	; 0x58
   12cd0:	orrs	r1, r0, r1
   12cd4:	moveq	r1, #1
   12cd8:	bne	1327c <__assert_fail@plt+0x1ae4>
   12cdc:	ldr	r3, [pc, #-1660]	; 12668 <__assert_fail@plt+0xed0>
   12ce0:	orr	r1, r1, ip
   12ce4:	ldr	r4, [sp, #24]
   12ce8:	and	r1, r1, #1
   12cec:	add	r3, pc, r3
   12cf0:	strb	r1, [sp, #88]	; 0x58
   12cf4:	str	r4, [r3, #904]	; 0x388
   12cf8:	ldrb	r3, [sp, #88]	; 0x58
   12cfc:	cmp	r3, #0
   12d00:	beq	11aa4 <__assert_fail@plt+0x30c>
   12d04:	ldr	r1, [sp, #60]	; 0x3c
   12d08:	mov	r2, #5
   12d0c:	mov	r0, #0
   12d10:	bl	114b0 <dcgettext@plt>
   12d14:	mov	r4, r0
   12d18:	mov	r0, sl
   12d1c:	bl	188ec <usage@@Base+0x4974>
   12d20:	mov	r2, r4
   12d24:	mov	r1, #0
   12d28:	mov	r3, r0
   12d2c:	mov	r0, #1
   12d30:	bl	1492c <usage@@Base+0x9b4>
   12d34:	b	11aa4 <__assert_fail@plt+0x30c>
   12d38:	mov	r3, #752	; 0x2f0
   12d3c:	ldrd	r6, [r8, r3]
   12d40:	adds	r6, r6, r4
   12d44:	adc	r7, r7, r5
   12d48:	strd	r6, [r8, r3]
   12d4c:	cmp	r5, r7
   12d50:	cmpeq	r4, r6
   12d54:	movhi	r3, #1
   12d58:	strbhi	r3, [r8, #924]	; 0x39c
   12d5c:	bls	12dd0 <__assert_fail@plt+0x1638>
   12d60:	ldr	r1, [sp, #56]	; 0x38
   12d64:	mov	r2, #5
   12d68:	mov	r0, #0
   12d6c:	bl	114b0 <dcgettext@plt>
   12d70:	ldr	r7, [sp, #60]	; 0x3c
   12d74:	mov	r4, r0
   12d78:	ldr	r0, [r7, #760]	; 0x2f8
   12d7c:	bl	188ec <usage@@Base+0x4974>
   12d80:	mov	r2, r4
   12d84:	mov	r3, r0
   12d88:	mov	r0, #0
   12d8c:	mov	r1, r0
   12d90:	bl	1492c <usage@@Base+0x9b4>
   12d94:	b	1296c <__assert_fail@plt+0x11d4>
   12d98:	ldr	r1, [pc, #-1844]	; 1266c <__assert_fail@plt+0xed4>
   12d9c:	mov	r2, #0
   12da0:	ldr	r3, [pc, #-1848]	; 12670 <__assert_fail@plt+0xed8>
   12da4:	mov	r0, sl
   12da8:	add	r1, pc, r1
   12dac:	add	r3, pc, r3
   12db0:	add	r1, r1, #284	; 0x11c
   12db4:	bl	14a14 <usage@@Base+0xa9c>
   12db8:	ldr	r3, [pc, #-1868]	; 12674 <__assert_fail@plt+0xedc>
   12dbc:	add	r3, pc, r3
   12dc0:	ldr	r2, [r3, #932]	; 0x3a4
   12dc4:	orr	r0, r0, r2
   12dc8:	str	r0, [r3, #932]	; 0x3a4
   12dcc:	b	11aa4 <__assert_fail@plt+0x30c>
   12dd0:	ldrb	r0, [r8, #924]	; 0x39c
   12dd4:	orr	r0, r0, r7, lsr #31
   12dd8:	strb	r0, [r8, #924]	; 0x39c
   12ddc:	cmp	r0, #0
   12de0:	bne	12d60 <__assert_fail@plt+0x15c8>
   12de4:	mov	r3, #1
   12de8:	mov	r2, #0
   12dec:	str	r3, [sp]
   12df0:	mov	r3, #0
   12df4:	bl	11540 <lseek64@plt>
   12df8:	cmp	r0, #0
   12dfc:	sbcs	ip, r1, #0
   12e00:	blt	12ebc <__assert_fail@plt+0x1724>
   12e04:	cmp	r7, r1
   12e08:	cmpeq	r6, r0
   12e0c:	beq	1298c <__assert_fail@plt+0x11f4>
   12e10:	subs	r6, r6, r0
   12e14:	sbc	r7, r7, r1
   12e18:	cmp	r6, #0
   12e1c:	sbcs	lr, r7, #0
   12e20:	blt	12e30 <__assert_fail@plt+0x1698>
   12e24:	cmp	r4, r6
   12e28:	sbcs	r0, r5, r7
   12e2c:	bge	12e64 <__assert_fail@plt+0x16cc>
   12e30:	ldr	r3, [pc, #-1984]	; 12678 <__assert_fail@plt+0xee0>
   12e34:	add	r3, pc, r3
   12e38:	ldr	r3, [r3]
   12e3c:	cmp	r3, #1
   12e40:	beq	12e64 <__assert_fail@plt+0x16cc>
   12e44:	ldr	r1, [sp, #72]	; 0x48
   12e48:	mov	r2, #5
   12e4c:	mov	r0, #0
   12e50:	bl	114b0 <dcgettext@plt>
   12e54:	mov	r2, r0
   12e58:	mov	r0, #0
   12e5c:	mov	r1, r0
   12e60:	bl	1492c <usage@@Base+0x9b4>
   12e64:	ldr	r4, [sp, #64]	; 0x40
   12e68:	mov	r0, #1
   12e6c:	mov	r2, r6
   12e70:	str	r0, [sp]
   12e74:	mov	r3, r7
   12e78:	mov	r1, #0
   12e7c:	ldr	r0, [r4, #760]	; 0x2f8
   12e80:	bl	14c40 <usage@@Base+0xcc8>
   12e84:	cmp	r0, #0
   12e88:	sbcs	r5, r1, #0
   12e8c:	bge	1298c <__assert_fail@plt+0x11f4>
   12e90:	ldr	r4, [r9]
   12e94:	cmp	r4, #0
   12e98:	bne	12930 <__assert_fail@plt+0x1198>
   12e9c:	ldr	r1, [sp, #68]	; 0x44
   12ea0:	mov	r2, #5
   12ea4:	mov	r0, r4
   12ea8:	bl	114b0 <dcgettext@plt>
   12eac:	mov	r1, r4
   12eb0:	mov	r2, r0
   12eb4:	mov	r0, r4
   12eb8:	bl	1492c <usage@@Base+0x9b4>
   12ebc:	ldr	r4, [r9]
   12ec0:	b	12930 <__assert_fail@plt+0x1198>
   12ec4:	strd	r2, [sp, #24]
   12ec8:	ldr	r0, [pc, #-2132]	; 1267c <__assert_fail@plt+0xee4>
   12ecc:	mov	ip, r4
   12ed0:	ldrd	r2, [sp, #24]
   12ed4:	add	r0, pc, r0
   12ed8:	sub	r0, r0, #1
   12edc:	b	12eec <__assert_fail@plt+0x1754>
   12ee0:	ldrb	lr, [ip], #1
   12ee4:	cmp	lr, r1
   12ee8:	bne	13584 <__assert_fail@plt+0x1dec>
   12eec:	ldrb	r1, [r0, #1]!
   12ef0:	cmp	r1, #0
   12ef4:	bne	12ee0 <__assert_fail@plt+0x1748>
   12ef8:	ldrb	r1, [ip]
   12efc:	strd	r2, [sp, #24]
   12f00:	cmp	r1, #0
   12f04:	beq	12f10 <__assert_fail@plt+0x1778>
   12f08:	cmp	r1, #61	; 0x3d
   12f0c:	bne	13588 <__assert_fail@plt+0x1df0>
   12f10:	ldrd	r0, [sp, #24]
   12f14:	ldrb	ip, [sp, #88]	; 0x58
   12f18:	orrs	r1, r0, r1
   12f1c:	moveq	r1, #1
   12f20:	beq	12f54 <__assert_fail@plt+0x17bc>
   12f24:	ldr	r1, [pc, #-2220]	; 12680 <__assert_fail@plt+0xee8>
   12f28:	ldrd	r2, [sp, #24]
   12f2c:	add	r1, pc, r1
   12f30:	ldr	r0, [r1, #744]	; 0x2e8
   12f34:	mov	r1, #0
   12f38:	rsb	r0, r0, #0
   12f3c:	cmn	r0, #-2147483646	; 0x80000002
   12f40:	mvnhi	r0, #-2147483648	; 0x80000000
   12f44:	cmp	r3, r1
   12f48:	cmpeq	r2, r0
   12f4c:	movls	r1, #0
   12f50:	movhi	r1, #1
   12f54:	ldr	r3, [pc, #-2264]	; 12684 <__assert_fail@plt+0xeec>
   12f58:	orr	r1, r1, ip
   12f5c:	ldr	r4, [sp, #24]
   12f60:	and	r1, r1, #1
   12f64:	add	r3, pc, r3
   12f68:	strb	r1, [sp, #88]	; 0x58
   12f6c:	str	r4, [r3, #916]	; 0x394
   12f70:	b	12cf8 <__assert_fail@plt+0x1560>
   12f74:	mov	r0, r7
   12f78:	mov	r1, r6
   12f7c:	bl	15990 <usage@@Base+0x1a18>
   12f80:	ldrd	r2, [r5, #8]
   12f84:	adds	r2, r2, r0
   12f88:	adc	r3, r3, #0
   12f8c:	cmp	r0, r6
   12f90:	strd	r2, [r5, #8]
   12f94:	bne	13360 <__assert_fail@plt+0x1bc8>
   12f98:	ldr	r3, [r5, #904]	; 0x388
   12f9c:	cmp	r6, r3
   12fa0:	beq	138c4 <__assert_fail@plt+0x212c>
   12fa4:	ldrd	r2, [r5, #56]	; 0x38
   12fa8:	adds	r2, r2, #1
   12fac:	adc	r3, r3, #0
   12fb0:	strd	r2, [r5, #56]	; 0x38
   12fb4:	b	120dc <__assert_fail@plt+0x944>
   12fb8:	mov	r3, #0
   12fbc:	ldr	ip, [pc, #-2364]	; 12688 <__assert_fail@plt+0xef0>
   12fc0:	mov	r2, r3
   12fc4:	mov	r1, r5
   12fc8:	mov	r0, #10
   12fcc:	add	ip, pc, ip
   12fd0:	str	r3, [sp, #324]	; 0x144
   12fd4:	str	ip, [sp, #192]	; 0xc0
   12fd8:	bl	11510 <sigaction@plt>
   12fdc:	b	11864 <__assert_fail@plt+0xcc>
   12fe0:	ldr	r3, [pc, #-2396]	; 1268c <__assert_fail@plt+0xef4>
   12fe4:	add	r3, pc, r3
   12fe8:	ldr	r3, [r3, #944]	; 0x3b0
   12fec:	cmp	r3, #0
   12ff0:	beq	13034 <__assert_fail@plt+0x189c>
   12ff4:	ldr	r3, [pc, #-2412]	; 12690 <__assert_fail@plt+0xef8>
   12ff8:	add	r3, pc, r3
   12ffc:	ldr	r2, [r3, #912]	; 0x390
   13000:	tst	r2, #16
   13004:	beq	13034 <__assert_fail@plt+0x189c>
   13008:	ldr	r1, [pc, #-2428]	; 12694 <__assert_fail@plt+0xefc>
   1300c:	ldr	r2, [r3, #940]	; 0x3ac
   13010:	add	r1, pc, r1
   13014:	ldr	lr, [r3, #916]	; 0x394
   13018:	ldr	r0, [r3, #920]	; 0x398
   1301c:	ldrb	ip, [r1, #25]
   13020:	add	r1, r2, #1
   13024:	cmp	r1, lr
   13028:	str	r1, [r3, #940]	; 0x3ac
   1302c:	strb	ip, [r0, r2]
   13030:	bcs	13b3c <__assert_fail@plt+0x23a4>
   13034:	ldr	r4, [pc, #-2468]	; 12698 <__assert_fail@plt+0xf00>
   13038:	add	r4, pc, r4
   1303c:	ldr	r1, [r4, #940]	; 0x3ac
   13040:	cmp	r1, #0
   13044:	bne	137b8 <__assert_fail@plt+0x2020>
   13048:	ldr	r6, [pc, #-2484]	; 1269c <__assert_fail@plt+0xf04>
   1304c:	add	r6, pc, r6
   13050:	ldrb	r3, [r6, #936]	; 0x3a8
   13054:	cmp	r3, #0
   13058:	bne	13434 <__assert_fail@plt+0x1c9c>
   1305c:	ldr	r5, [pc, #-2500]	; 126a0 <__assert_fail@plt+0xf08>
   13060:	add	r5, pc, r5
   13064:	ldr	r3, [r5, #912]	; 0x390
   13068:	tst	r3, #16384	; 0x4000
   1306c:	bne	134e4 <__assert_fail@plt+0x1d4c>
   13070:	ldr	r3, [pc, #-2516]	; 126a4 <__assert_fail@plt+0xf0c>
   13074:	add	r3, pc, r3
   13078:	ldr	r3, [r3, #912]	; 0x390
   1307c:	tst	r3, #32768	; 0x8000
   13080:	bne	130e8 <__assert_fail@plt+0x1950>
   13084:	ldr	r3, [pc, #-2532]	; 126a8 <__assert_fail@plt+0xf10>
   13088:	add	r3, pc, r3
   1308c:	ldrd	r2, [r3, #8]
   13090:	orrs	ip, r2, r3
   13094:	beq	136ac <__assert_fail@plt+0x1f14>
   13098:	mvn	r0, #0
   1309c:	mvn	r1, #0
   130a0:	cmp	r3, r1
   130a4:	cmpeq	r2, r0
   130a8:	beq	130d4 <__assert_fail@plt+0x193c>
   130ac:	ldr	r3, [pc, #-2568]	; 126ac <__assert_fail@plt+0xf14>
   130b0:	add	r3, pc, r3
   130b4:	ldrb	r3, [r3, #1248]	; 0x4e0
   130b8:	cmp	r3, #0
   130bc:	bne	13884 <__assert_fail@plt+0x20ec>
   130c0:	ldr	r3, [pc, #-2584]	; 126b0 <__assert_fail@plt+0xf18>
   130c4:	add	r3, pc, r3
   130c8:	ldrb	r3, [r3, #937]	; 0x3a9
   130cc:	cmp	r3, #0
   130d0:	bne	13870 <__assert_fail@plt+0x20d8>
   130d4:	ldr	r0, [sp, #48]	; 0x30
   130d8:	bl	15328 <usage@@Base+0x13b0>
   130dc:	ldr	r4, [r9]
   130e0:	cmp	r4, #4
   130e4:	bne	138d8 <__assert_fail@plt+0x2140>
   130e8:	mov	r0, #1
   130ec:	bl	113fc <fsync@plt>
   130f0:	cmp	r0, #0
   130f4:	bne	130dc <__assert_fail@plt+0x1944>
   130f8:	b	13084 <__assert_fail@plt+0x18ec>
   130fc:	tst	r4, #1
   13100:	bne	13318 <__assert_fail@plt+0x1b80>
   13104:	mov	r3, #1216	; 0x4c0
   13108:	ldrd	r2, [r3, ip]
   1310c:	orrs	r7, r2, r3
   13110:	bne	13148 <__assert_fail@plt+0x19b0>
   13114:	ldr	r1, [pc, #-2664]	; 126b4 <__assert_fail@plt+0xf1c>
   13118:	mvn	r2, #2
   1311c:	mvn	r3, #0
   13120:	add	r1, pc, r1
   13124:	ldrd	r0, [r1, #8]
   13128:	subs	r0, r0, #1
   1312c:	sbc	r1, r1, #0
   13130:	cmp	r1, r3
   13134:	cmpeq	r0, r2
   13138:	bls	13148 <__assert_fail@plt+0x19b0>
   1313c:	orr	r5, r4, r5
   13140:	ands	r5, r5, #65536	; 0x10000
   13144:	beq	13b2c <__assert_fail@plt+0x2394>
   13148:	ldr	r2, [pc, #-2712]	; 126b8 <__assert_fail@plt+0xf20>
   1314c:	mov	r1, #1
   13150:	ldr	r3, [pc, #-2716]	; 126bc <__assert_fail@plt+0xf24>
   13154:	add	r2, pc, r2
   13158:	add	r3, pc, r3
   1315c:	strb	r1, [r2, #896]	; 0x380
   13160:	b	11bfc <__assert_fail@plt+0x464>
   13164:	tst	r4, #4
   13168:	beq	11de4 <__assert_fail@plt+0x64c>
   1316c:	ldr	r3, [pc, #-2740]	; 126c0 <__assert_fail@plt+0xf28>
   13170:	ldr	r0, [pc, #-2740]	; 126c4 <__assert_fail@plt+0xf2c>
   13174:	add	r3, pc, r3
   13178:	add	r3, r3, #956	; 0x3bc
   1317c:	add	r0, pc, r0
   13180:	add	r1, r3, #256	; 0x100
   13184:	ldrb	r2, [r3]
   13188:	add	r2, r0, r2
   1318c:	ldrb	r2, [r2, #1164]	; 0x48c
   13190:	strb	r2, [r3], #1
   13194:	cmp	r3, r1
   13198:	bne	13184 <__assert_fail@plt+0x19ec>
   1319c:	b	11dbc <__assert_fail@plt+0x624>
   131a0:	tst	r4, #32
   131a4:	beq	11d84 <__assert_fail@plt+0x5ec>
   131a8:	bl	115e8 <__ctype_tolower_loc@plt>
   131ac:	ldr	r3, [pc, #-2796]	; 126c8 <__assert_fail@plt+0xf30>
   131b0:	add	r3, pc, r3
   131b4:	add	r3, r3, #956	; 0x3bc
   131b8:	add	r1, r3, #256	; 0x100
   131bc:	ldr	r0, [r0]
   131c0:	ldrb	r2, [r3]
   131c4:	ldr	r2, [r0, r2, lsl #2]
   131c8:	strb	r2, [r3], #1
   131cc:	cmp	r3, r1
   131d0:	bne	131c0 <__assert_fail@plt+0x1a28>
   131d4:	b	11d74 <__assert_fail@plt+0x5dc>
   131d8:	mov	r8, #0
   131dc:	mov	r9, #0
   131e0:	mvn	r6, #0
   131e4:	mvn	r7, #0
   131e8:	strd	r8, [sp, #40]	; 0x28
   131ec:	strd	r6, [sp, #48]	; 0x30
   131f0:	ldr	r3, [pc, #-2860]	; 126cc <__assert_fail@plt+0xf34>
   131f4:	add	r3, pc, r3
   131f8:	ldr	r1, [r3, #904]	; 0x388
   131fc:	ldr	r2, [r3, #912]	; 0x390
   13200:	cmp	r1, #0
   13204:	orr	r2, r2, #2048	; 0x800
   13208:	str	r2, [r3, #912]	; 0x390
   1320c:	moveq	r2, #512	; 0x200
   13210:	streq	r2, [r3, #904]	; 0x388
   13214:	b	11acc <__assert_fail@plt+0x334>
   13218:	orrs	lr, r8, r9
   1321c:	movne	r3, #1216	; 0x4c0
   13220:	strdne	r8, [r6, r3]
   13224:	b	11b60 <__assert_fail@plt+0x3c8>
   13228:	mov	r0, #1
   1322c:	orr	r2, r4, #2
   13230:	movw	r3, #438	; 0x1b6
   13234:	bl	161f0 <usage@@Base+0x2278>
   13238:	cmp	r0, #0
   1323c:	bge	11ef0 <__assert_fail@plt+0x758>
   13240:	b	11ecc <__assert_fail@plt+0x734>
   13244:	orrs	r7, r6, r7
   13248:	beq	11bd0 <__assert_fail@plt+0x438>
   1324c:	ldr	r2, [pc, #-2948]	; 126d0 <__assert_fail@plt+0xf38>
   13250:	mov	r3, #1232	; 0x4d0
   13254:	ldrd	r6, [sp, #40]	; 0x28
   13258:	add	r2, pc, r2
   1325c:	strd	r6, [r2, r3]
   13260:	b	11bd0 <__assert_fail@plt+0x438>
   13264:	cmp	r7, r3
   13268:	cmpeq	r6, r2
   1326c:	ldrne	r3, [pc, #-2976]	; 126d4 <__assert_fail@plt+0xf3c>
   13270:	addne	r3, pc, r3
   13274:	strdne	r6, [r3, #8]
   13278:	b	11bbc <__assert_fail@plt+0x424>
   1327c:	ldr	r1, [pc, #-2988]	; 126d8 <__assert_fail@plt+0xf40>
   13280:	movw	r0, #65532	; 0xfffc
   13284:	movt	r0, #65535	; 0xffff
   13288:	ldrd	r2, [sp, #24]
   1328c:	add	r1, pc, r1
   13290:	ldr	r1, [r1, #744]	; 0x2e8
   13294:	lsl	r1, r1, #1
   13298:	rsb	r0, r1, r0
   1329c:	mov	r1, #0
   132a0:	cmn	r0, #-2147483646	; 0x80000002
   132a4:	mvnhi	r0, #-2147483648	; 0x80000000
   132a8:	cmp	r3, r1
   132ac:	cmpeq	r2, r0
   132b0:	movls	r1, #0
   132b4:	movhi	r1, #1
   132b8:	b	12cdc <__assert_fail@plt+0x1544>
   132bc:	cmp	r1, #61	; 0x3d
   132c0:	beq	12cc8 <__assert_fail@plt+0x1530>
   132c4:	b	12ec8 <__assert_fail@plt+0x1730>
   132c8:	ldr	r2, [sp, #88]	; 0x58
   132cc:	cmp	r2, #0
   132d0:	beq	12040 <__assert_fail@plt+0x8a8>
   132d4:	ldr	r0, [r6, #920]	; 0x398
   132d8:	b	12310 <__assert_fail@plt+0xb78>
   132dc:	ldr	fp, [r6, #904]	; 0x388
   132e0:	mov	r3, r7
   132e4:	mov	r0, r8
   132e8:	mov	r1, r9
   132ec:	mov	sl, #1216	; 0x4c0
   132f0:	mov	r2, fp
   132f4:	bl	1c884 <usage@@Base+0x890c>
   132f8:	mov	r2, fp
   132fc:	mov	r3, r7
   13300:	strd	r0, [r6, sl]
   13304:	mov	r0, r8
   13308:	mov	r1, r9
   1330c:	bl	1c884 <usage@@Base+0x890c>
   13310:	str	r2, [r6, #1224]	; 0x4c8
   13314:	b	11b60 <__assert_fail@plt+0x3c8>
   13318:	strb	r3, [ip, #896]	; 0x380
   1331c:	b	11bf4 <__assert_fail@plt+0x45c>
   13320:	ldr	r6, [pc, #-3148]	; 126dc <__assert_fail@plt+0xf44>
   13324:	mov	r3, #0
   13328:	ldrd	r0, [sp, #40]	; 0x28
   1332c:	mov	r9, #1232	; 0x4d0
   13330:	add	r6, pc, r6
   13334:	movw	r8, #1240	; 0x4d8
   13338:	ldr	r7, [r6, #916]	; 0x394
   1333c:	mov	r2, r7
   13340:	bl	1c884 <usage@@Base+0x890c>
   13344:	mov	r2, r7
   13348:	mov	r3, #0
   1334c:	strd	r0, [r6, r9]
   13350:	ldrd	r0, [sp, #40]	; 0x28
   13354:	bl	1c884 <usage@@Base+0x890c>
   13358:	strd	r2, [r6, r8]
   1335c:	b	11bd0 <__assert_fail@plt+0x438>
   13360:	ldr	r1, [pc, #-3208]	; 126e0 <__assert_fail@plt+0xf48>
   13364:	mov	r2, #5
   13368:	mov	r0, #0
   1336c:	ldr	r4, [r9]
   13370:	add	r1, pc, r1
   13374:	bl	114b0 <dcgettext@plt>
   13378:	mov	ip, #1
   1337c:	str	ip, [sp, #48]	; 0x30
   13380:	mov	r6, r0
   13384:	ldr	r0, [r5, #764]	; 0x2fc
   13388:	bl	188ec <usage@@Base+0x4974>
   1338c:	mov	r1, r4
   13390:	mov	r2, r6
   13394:	mov	r3, r0
   13398:	mov	r0, #0
   1339c:	bl	1492c <usage@@Base+0x9b4>
   133a0:	b	13084 <__assert_fail@plt+0x18ec>
   133a4:	ldr	r3, [pc, #-3272]	; 126e4 <__assert_fail@plt+0xf4c>
   133a8:	add	r3, pc, r3
   133ac:	b	11bfc <__assert_fail@plt+0x464>
   133b0:	str	r3, [sp, #48]	; 0x30
   133b4:	ldr	r4, [pc, #-3284]	; 126e8 <__assert_fail@plt+0xf50>
   133b8:	add	r4, pc, r4
   133bc:	ldrb	r3, [r4, #1248]	; 0x4e0
   133c0:	cmp	r3, #0
   133c4:	bne	13a08 <__assert_fail@plt+0x2270>
   133c8:	ldr	r4, [pc, #-3300]	; 126ec <__assert_fail@plt+0xf54>
   133cc:	add	r4, pc, r4
   133d0:	ldrb	r3, [r4, #937]	; 0x3a9
   133d4:	cmp	r3, #0
   133d8:	beq	130d4 <__assert_fail@plt+0x193c>
   133dc:	mov	r0, #1
   133e0:	mov	r2, #0
   133e4:	mov	r3, #0
   133e8:	bl	14d8c <usage@@Base+0xe14>
   133ec:	subs	r6, r0, #0
   133f0:	bne	130d4 <__assert_fail@plt+0x193c>
   133f4:	ldr	r1, [pc, #-3340]	; 126f0 <__assert_fail@plt+0xf58>
   133f8:	mov	r2, #5
   133fc:	ldr	r5, [r9]
   13400:	add	r1, pc, r1
   13404:	bl	114b0 <dcgettext@plt>
   13408:	mov	r7, r0
   1340c:	ldr	r0, [r4, #764]	; 0x2fc
   13410:	bl	188ec <usage@@Base+0x4974>
   13414:	mov	r1, r5
   13418:	mov	r2, r7
   1341c:	mov	r5, #1
   13420:	mov	r3, r0
   13424:	mov	r0, r6
   13428:	bl	1492c <usage@@Base+0x9b4>
   1342c:	str	r5, [sp, #48]	; 0x30
   13430:	b	130d4 <__assert_fail@plt+0x193c>
   13434:	mov	r0, #3
   13438:	mov	r1, #1
   1343c:	add	r2, sp, #88	; 0x58
   13440:	bl	11504 <__fxstat64@plt>
   13444:	subs	r7, r0, #0
   13448:	bne	13be8 <__assert_fail@plt+0x2450>
   1344c:	ldr	r3, [sp, #104]	; 0x68
   13450:	and	r3, r3, #61440	; 0xf000
   13454:	cmp	r3, #32768	; 0x8000
   13458:	bne	1305c <__assert_fail@plt+0x18c4>
   1345c:	mov	r8, #1
   13460:	mov	r2, #0
   13464:	mov	r3, #0
   13468:	str	r8, [sp]
   1346c:	mov	r0, r8
   13470:	bl	11540 <lseek64@plt>
   13474:	ldrd	r2, [sp, #136]	; 0x88
   13478:	mov	r4, r0
   1347c:	mov	r5, r1
   13480:	cmp	r2, r4
   13484:	sbcs	ip, r3, r5
   13488:	bge	1305c <__assert_fail@plt+0x18c4>
   1348c:	mov	r0, r8
   13490:	mov	r2, r4
   13494:	mov	r3, r1
   13498:	bl	11498 <ftruncate64@plt>
   1349c:	cmp	r0, #0
   134a0:	beq	1305c <__assert_fail@plt+0x18c4>
   134a4:	ldr	r1, [pc, #-3512]	; 126f4 <__assert_fail@plt+0xf5c>
   134a8:	mov	r2, #5
   134ac:	mov	r0, r7
   134b0:	ldr	r8, [r9]
   134b4:	add	r1, pc, r1
   134b8:	bl	114b0 <dcgettext@plt>
   134bc:	mov	sl, r0
   134c0:	ldr	r0, [r6, #764]	; 0x2fc
   134c4:	bl	188ec <usage@@Base+0x4974>
   134c8:	mov	r1, r8
   134cc:	mov	r2, sl
   134d0:	strd	r4, [sp]
   134d4:	str	r0, [sp, #8]
   134d8:	mov	r0, r7
   134dc:	bl	1492c <usage@@Base+0x9b4>
   134e0:	b	13c20 <__assert_fail@plt+0x2488>
   134e4:	mov	r0, #1
   134e8:	bl	1175c <fdatasync@plt>
   134ec:	cmp	r0, #0
   134f0:	beq	13070 <__assert_fail@plt+0x18d8>
   134f4:	ldr	r4, [r9]
   134f8:	cmp	r4, #22
   134fc:	cmpne	r4, #38	; 0x26
   13500:	bne	13aa8 <__assert_fail@plt+0x2310>
   13504:	ldr	r3, [pc, #-3604]	; 126f8 <__assert_fail@plt+0xf60>
   13508:	add	r3, pc, r3
   1350c:	ldr	r2, [r3, #912]	; 0x390
   13510:	orr	r2, r2, #32768	; 0x8000
   13514:	str	r2, [r3, #912]	; 0x390
   13518:	b	13070 <__assert_fail@plt+0x18d8>
   1351c:	ldr	r3, [pc, #-3624]	; 126fc <__assert_fail@plt+0xf64>
   13520:	ldr	r4, [sp, #88]	; 0x58
   13524:	add	r3, pc, r3
   13528:	mov	r1, r4
   1352c:	ldr	r0, [r3, #920]	; 0x398
   13530:	bl	15990 <usage@@Base+0x1a18>
   13534:	cmp	r4, r0
   13538:	beq	12040 <__assert_fail@plt+0x8a8>
   1353c:	ldr	r1, [pc, #-3652]	; 12700 <__assert_fail@plt+0xf68>
   13540:	mov	r2, #5
   13544:	mov	r0, #0
   13548:	ldr	r4, [r9]
   1354c:	add	r1, pc, r1
   13550:	bl	114b0 <dcgettext@plt>
   13554:	ldr	r3, [pc, #-3672]	; 12704 <__assert_fail@plt+0xf6c>
   13558:	add	r3, pc, r3
   1355c:	mov	r5, r0
   13560:	ldr	r0, [r3, #764]	; 0x2fc
   13564:	bl	188ec <usage@@Base+0x4974>
   13568:	mov	r1, r4
   1356c:	mov	r2, r5
   13570:	mov	r3, r0
   13574:	mov	r0, #0
   13578:	bl	1492c <usage@@Base+0x9b4>
   1357c:	mov	r0, #1
   13580:	bl	15328 <usage@@Base+0x13b0>
   13584:	strd	r2, [sp, #24]
   13588:	ldr	ip, [sp, #64]	; 0x40
   1358c:	ldrd	r2, [sp, #24]
   13590:	sub	r0, ip, #1
   13594:	mov	ip, r4
   13598:	b	135a8 <__assert_fail@plt+0x1e10>
   1359c:	ldrb	lr, [ip], #1
   135a0:	cmp	lr, r1
   135a4:	bne	136ec <__assert_fail@plt+0x1f54>
   135a8:	ldrb	r1, [r0, #1]!
   135ac:	cmp	r1, #0
   135b0:	bne	1359c <__assert_fail@plt+0x1e04>
   135b4:	ldrb	r1, [ip]
   135b8:	strd	r2, [sp, #24]
   135bc:	cmp	r1, #0
   135c0:	beq	135cc <__assert_fail@plt+0x1e34>
   135c4:	cmp	r1, #61	; 0x3d
   135c8:	bne	136f0 <__assert_fail@plt+0x1f58>
   135cc:	ldrd	r0, [sp, #24]
   135d0:	ldrb	ip, [sp, #88]	; 0x58
   135d4:	orrs	r1, r0, r1
   135d8:	moveq	r1, #1
   135dc:	beq	1361c <__assert_fail@plt+0x1e84>
   135e0:	ldr	r1, [pc, #-3808]	; 12708 <__assert_fail@plt+0xf70>
   135e4:	movw	r0, #65532	; 0xfffc
   135e8:	movt	r0, #65535	; 0xffff
   135ec:	ldrd	r2, [sp, #24]
   135f0:	add	r1, pc, r1
   135f4:	ldr	r1, [r1, #744]	; 0x2e8
   135f8:	lsl	r1, r1, #1
   135fc:	rsb	r0, r1, r0
   13600:	mov	r1, #0
   13604:	cmn	r0, #-2147483646	; 0x80000002
   13608:	mvnhi	r0, #-2147483648	; 0x80000000
   1360c:	cmp	r3, r1
   13610:	cmpeq	r2, r0
   13614:	movls	r1, #0
   13618:	movhi	r1, #1
   1361c:	ldr	r4, [sp, #24]
   13620:	orr	r3, r1, ip
   13624:	and	r3, r3, #1
   13628:	strb	r3, [sp, #88]	; 0x58
   1362c:	str	r4, [sp, #56]	; 0x38
   13630:	b	12cf8 <__assert_fail@plt+0x1560>
   13634:	ldr	r1, [pc, #-3888]	; 1270c <__assert_fail@plt+0xf74>
   13638:	mov	r2, #5
   1363c:	mov	r0, #0
   13640:	add	r1, pc, r1
   13644:	bl	114b0 <dcgettext@plt>
   13648:	mov	r1, #0
   1364c:	mov	r2, r0
   13650:	mov	r0, #1
   13654:	bl	1492c <usage@@Base+0x9b4>
   13658:	b	11c20 <__assert_fail@plt+0x488>
   1365c:	ldr	r1, [pc, #-3924]	; 12710 <__assert_fail@plt+0xf78>
   13660:	mov	r2, #5
   13664:	mov	r0, #0
   13668:	add	r1, pc, r1
   1366c:	bl	114b0 <dcgettext@plt>
   13670:	mov	r1, #0
   13674:	mov	r2, r0
   13678:	mov	r0, #1
   1367c:	bl	1492c <usage@@Base+0x9b4>
   13680:	b	11c58 <__assert_fail@plt+0x4c0>
   13684:	ldr	r1, [pc, #-3960]	; 12714 <__assert_fail@plt+0xf7c>
   13688:	mov	r2, #5
   1368c:	mov	r0, #0
   13690:	add	r1, pc, r1
   13694:	bl	114b0 <dcgettext@plt>
   13698:	mov	r1, #0
   1369c:	mov	r2, r0
   136a0:	mov	r0, #1
   136a4:	bl	1492c <usage@@Base+0x9b4>
   136a8:	b	11c3c <__assert_fail@plt+0x4a4>
   136ac:	ldr	r3, [pc, #-3996]	; 12718 <__assert_fail@plt+0xf80>
   136b0:	add	r3, pc, r3
   136b4:	ldr	r3, [r3, #1228]	; 0x4cc
   136b8:	cmp	r3, #0
   136bc:	bne	130ac <__assert_fail@plt+0x1914>
   136c0:	b	133b4 <__assert_fail@plt+0x1c1c>
   136c4:	ldr	r1, [pc, #-4016]	; 1271c <__assert_fail@plt+0xf84>
   136c8:	mov	r2, #5
   136cc:	mov	r0, #0
   136d0:	add	r1, pc, r1
   136d4:	bl	114b0 <dcgettext@plt>
   136d8:	mov	r1, #0
   136dc:	mov	r2, r0
   136e0:	mov	r0, #1
   136e4:	bl	1492c <usage@@Base+0x9b4>
   136e8:	b	11c74 <__assert_fail@plt+0x4dc>
   136ec:	strd	r2, [sp, #24]
   136f0:	ldr	lr, [sp, #68]	; 0x44
   136f4:	mov	r0, r4
   136f8:	ldrd	r2, [sp, #24]
   136fc:	sub	ip, lr, #1
   13700:	b	13710 <__assert_fail@plt+0x1f78>
   13704:	ldrb	lr, [r0], #1
   13708:	cmp	lr, r1
   1370c:	bne	139c4 <__assert_fail@plt+0x222c>
   13710:	ldrb	r1, [ip, #1]!
   13714:	cmp	r1, #0
   13718:	bne	13704 <__assert_fail@plt+0x1f6c>
   1371c:	ldrb	r1, [r0]
   13720:	strd	r2, [sp, #24]
   13724:	cmp	r1, #0
   13728:	beq	13784 <__assert_fail@plt+0x1fec>
   1372c:	cmp	r1, #61	; 0x3d
   13730:	beq	13784 <__assert_fail@plt+0x1fec>
   13734:	ldr	ip, [pc, #1632]	; 13d9c <__assert_fail@plt+0x2604>
   13738:	mov	r1, r4
   1373c:	ldrd	r2, [sp, #24]
   13740:	add	ip, pc, ip
   13744:	sub	ip, ip, #1
   13748:	b	13758 <__assert_fail@plt+0x1fc0>
   1374c:	ldrb	lr, [r1], #1
   13750:	cmp	lr, r0
   13754:	bne	13b4c <__assert_fail@plt+0x23b4>
   13758:	ldrb	r0, [ip, #1]!
   1375c:	cmp	r0, #0
   13760:	bne	1374c <__assert_fail@plt+0x1fb4>
   13764:	ldrb	r1, [r1]
   13768:	strd	r2, [sp, #24]
   1376c:	cmp	r1, #0
   13770:	beq	1377c <__assert_fail@plt+0x1fe4>
   13774:	cmp	r1, #61	; 0x3d
   13778:	bne	13b50 <__assert_fail@plt+0x23b8>
   1377c:	ldrd	r8, [sp, #24]
   13780:	b	12cf8 <__assert_fail@plt+0x1560>
   13784:	ldrd	r0, [sp, #24]
   13788:	mov	r3, #0
   1378c:	ldr	r4, [sp, #24]
   13790:	mvn	r2, #1
   13794:	subs	r0, r0, #1
   13798:	sbc	r1, r1, #0
   1379c:	cmp	r1, r3
   137a0:	cmpeq	r0, r2
   137a4:	ldrb	r3, [sp, #88]	; 0x58
   137a8:	str	r4, [r5, #948]	; 0x3b4
   137ac:	orrhi	r3, r3, #1
   137b0:	strb	r3, [sp, #88]	; 0x58
   137b4:	b	12cf8 <__assert_fail@plt+0x1560>
   137b8:	ldr	r0, [r4, #920]	; 0x398
   137bc:	bl	15990 <usage@@Base+0x1a18>
   137c0:	ldrd	r2, [r4, #8]
   137c4:	adds	r2, r2, r0
   137c8:	adc	r3, r3, #0
   137cc:	cmp	r0, #0
   137d0:	strd	r2, [r4, #8]
   137d4:	beq	137e8 <__assert_fail@plt+0x2050>
   137d8:	ldrd	r2, [r4, #56]	; 0x38
   137dc:	adds	r2, r2, #1
   137e0:	adc	r3, r3, #0
   137e4:	strd	r2, [r4, #56]	; 0x38
   137e8:	ldr	r4, [pc, #1456]	; 13da0 <__assert_fail@plt+0x2608>
   137ec:	add	r4, pc, r4
   137f0:	ldr	r3, [r4, #940]	; 0x3ac
   137f4:	cmp	r0, r3
   137f8:	beq	13048 <__assert_fail@plt+0x18b0>
   137fc:	ldr	r1, [pc, #1440]	; 13da4 <__assert_fail@plt+0x260c>
   13800:	mov	r2, #5
   13804:	mov	r0, #0
   13808:	ldr	r5, [r9]
   1380c:	add	r1, pc, r1
   13810:	bl	114b0 <dcgettext@plt>
   13814:	mov	r6, r0
   13818:	ldr	r0, [r4, #764]	; 0x2fc
   1381c:	mov	r4, #1
   13820:	str	r4, [sp, #48]	; 0x30
   13824:	bl	188ec <usage@@Base+0x4974>
   13828:	mov	r1, r5
   1382c:	mov	r2, r6
   13830:	mov	r3, r0
   13834:	mov	r0, #0
   13838:	bl	1492c <usage@@Base+0x9b4>
   1383c:	b	13084 <__assert_fail@plt+0x18ec>
   13840:	ldr	r1, [pc, #1376]	; 13da8 <__assert_fail@plt+0x2610>
   13844:	mov	r0, r5
   13848:	mov	r2, #5
   1384c:	add	r1, pc, r1
   13850:	bl	114b0 <dcgettext@plt>
   13854:	ldr	r1, [r4, #1212]	; 0x4bc
   13858:	mov	r3, r0
   1385c:	mov	r2, r0
   13860:	mov	r0, r5
   13864:	str	r3, [r4, #760]	; 0x2f8
   13868:	bl	14b24 <usage@@Base+0xbac>
   1386c:	b	11e14 <__assert_fail@plt+0x67c>
   13870:	mov	r2, #0
   13874:	mov	r3, #0
   13878:	mov	r0, #1
   1387c:	bl	14d8c <usage@@Base+0xe14>
   13880:	b	130d4 <__assert_fail@plt+0x193c>
   13884:	mov	r2, #0
   13888:	mov	r3, #0
   1388c:	mov	r0, #0
   13890:	bl	14d8c <usage@@Base+0xe14>
   13894:	b	130c0 <__assert_fail@plt+0x1928>
   13898:	mov	r1, r8
   1389c:	mov	r0, #10
   138a0:	mov	r2, r5
   138a4:	bl	11510 <sigaction@plt>
   138a8:	ldr	r3, [sp, #192]	; 0xc0
   138ac:	cmp	r3, #1
   138b0:	beq	11804 <__assert_fail@plt+0x6c>
   138b4:	mov	r0, r7
   138b8:	mov	r1, #10
   138bc:	bl	115c4 <sigaddset@plt>
   138c0:	b	11804 <__assert_fail@plt+0x6c>
   138c4:	ldrd	r2, [r5, #48]	; 0x30
   138c8:	adds	r2, r2, #1
   138cc:	adc	r3, r3, #0
   138d0:	strd	r2, [r5, #48]	; 0x30
   138d4:	b	120dc <__assert_fail@plt+0x944>
   138d8:	ldr	r1, [pc, #1228]	; 13dac <__assert_fail@plt+0x2614>
   138dc:	mov	r2, #5
   138e0:	mov	r0, #0
   138e4:	mov	r7, #1
   138e8:	add	r1, pc, r1
   138ec:	str	r7, [sp, #48]	; 0x30
   138f0:	bl	114b0 <dcgettext@plt>
   138f4:	ldr	r3, [pc, #1204]	; 13db0 <__assert_fail@plt+0x2618>
   138f8:	add	r3, pc, r3
   138fc:	mov	r5, r0
   13900:	ldr	r0, [r3, #764]	; 0x2fc
   13904:	bl	188ec <usage@@Base+0x4974>
   13908:	mov	r2, r5
   1390c:	mov	r1, r4
   13910:	mov	r3, r0
   13914:	mov	r0, #0
   13918:	bl	1492c <usage@@Base+0x9b4>
   1391c:	b	13084 <__assert_fail@plt+0x18ec>
   13920:	bl	1166c <__errno_location@plt>
   13924:	ldr	r1, [pc, #1160]	; 13db4 <__assert_fail@plt+0x261c>
   13928:	mov	r2, #5
   1392c:	add	r1, pc, r1
   13930:	ldr	r5, [r0]
   13934:	mov	r0, #0
   13938:	bl	114b0 <dcgettext@plt>
   1393c:	mov	r6, r0
   13940:	ldr	r0, [r4, #760]	; 0x2f8
   13944:	bl	188ec <usage@@Base+0x4974>
   13948:	mov	r1, r5
   1394c:	mov	r2, r6
   13950:	mov	r3, r0
   13954:	mov	r0, #1
   13958:	bl	1492c <usage@@Base+0x9b4>
   1395c:	b	11e14 <__assert_fail@plt+0x67c>
   13960:	mov	r0, r1
   13964:	ldr	r1, [pc, #1100]	; 13db8 <__assert_fail@plt+0x2620>
   13968:	mov	r2, #5
   1396c:	add	r1, pc, r1
   13970:	bl	114b0 <dcgettext@plt>
   13974:	ldr	r1, [r4, #932]	; 0x3a4
   13978:	mov	r3, r0
   1397c:	mov	r2, r0
   13980:	mov	r0, #1
   13984:	str	r3, [r4, #764]	; 0x2fc
   13988:	bl	14b24 <usage@@Base+0xbac>
   1398c:	b	11fe0 <__assert_fail@plt+0x848>
   13990:	mov	r6, #1
   13994:	str	r6, [sp, #48]	; 0x30
   13998:	b	12aa4 <__assert_fail@plt+0x130c>
   1399c:	add	r0, r3, #1264	; 0x4f0
   139a0:	mov	r1, #1
   139a4:	add	r0, r0, r1
   139a8:	bl	15e0c <usage@@Base+0x1e94>
   139ac:	b	12af0 <__assert_fail@plt+0x1358>
   139b0:	add	r0, r3, #1264	; 0x4f0
   139b4:	mov	r1, #1
   139b8:	add	r0, r0, r1
   139bc:	bl	15c98 <usage@@Base+0x1d20>
   139c0:	b	12af0 <__assert_fail@plt+0x1358>
   139c4:	strd	r2, [sp, #24]
   139c8:	b	13734 <__assert_fail@plt+0x1f9c>
   139cc:	ldr	r1, [pc, #1000]	; 13dbc <__assert_fail@plt+0x2624>
   139d0:	mov	r2, #5
   139d4:	mov	r0, #0
   139d8:	ldr	r4, [r9]
   139dc:	add	r1, pc, r1
   139e0:	bl	114b0 <dcgettext@plt>
   139e4:	mov	r6, r0
   139e8:	ldr	r0, [r5, #764]	; 0x2fc
   139ec:	bl	188ec <usage@@Base+0x4974>
   139f0:	mov	r1, r4
   139f4:	mov	r2, r6
   139f8:	mov	r3, r0
   139fc:	mov	r0, #1
   13a00:	bl	1492c <usage@@Base+0x9b4>
   13a04:	b	11ef0 <__assert_fail@plt+0x758>
   13a08:	mov	r0, #0
   13a0c:	mov	r2, #0
   13a10:	mov	r3, #0
   13a14:	bl	14d8c <usage@@Base+0xe14>
   13a18:	subs	r6, r0, #0
   13a1c:	bne	133c8 <__assert_fail@plt+0x1c30>
   13a20:	ldr	r1, [pc, #920]	; 13dc0 <__assert_fail@plt+0x2628>
   13a24:	mov	r2, #5
   13a28:	ldr	r5, [r9]
   13a2c:	add	r1, pc, r1
   13a30:	bl	114b0 <dcgettext@plt>
   13a34:	mov	r7, r0
   13a38:	ldr	r0, [r4, #760]	; 0x2f8
   13a3c:	bl	188ec <usage@@Base+0x4974>
   13a40:	mov	r1, r5
   13a44:	mov	r2, r7
   13a48:	mov	r4, #1
   13a4c:	mov	r3, r0
   13a50:	mov	r0, r6
   13a54:	bl	1492c <usage@@Base+0x9b4>
   13a58:	str	r4, [sp, #48]	; 0x30
   13a5c:	b	133c8 <__assert_fail@plt+0x1c30>
   13a60:	ldr	r1, [pc, #860]	; 13dc4 <__assert_fail@plt+0x262c>
   13a64:	mov	r2, #5
   13a68:	mov	r0, #0
   13a6c:	add	r1, pc, r1
   13a70:	bl	114b0 <dcgettext@plt>
   13a74:	ldr	r3, [pc, #844]	; 13dc8 <__assert_fail@plt+0x2630>
   13a78:	add	r3, pc, r3
   13a7c:	mov	r5, r0
   13a80:	ldr	r0, [r3, #764]	; 0x2fc
   13a84:	bl	188ec <usage@@Base+0x4974>
   13a88:	ldrd	r6, [sp, #40]	; 0x28
   13a8c:	mov	r2, r5
   13a90:	mov	r1, r4
   13a94:	strd	r6, [sp]
   13a98:	str	r0, [sp, #8]
   13a9c:	mov	r0, #1
   13aa0:	bl	1492c <usage@@Base+0x9b4>
   13aa4:	b	11fe0 <__assert_fail@plt+0x848>
   13aa8:	ldr	r1, [pc, #796]	; 13dcc <__assert_fail@plt+0x2634>
   13aac:	mov	r2, #5
   13ab0:	mov	r0, #0
   13ab4:	mov	r6, #1
   13ab8:	add	r1, pc, r1
   13abc:	str	r6, [sp, #48]	; 0x30
   13ac0:	bl	114b0 <dcgettext@plt>
   13ac4:	mov	r6, r0
   13ac8:	ldr	r0, [r5, #764]	; 0x2fc
   13acc:	bl	188ec <usage@@Base+0x4974>
   13ad0:	mov	r2, r6
   13ad4:	mov	r1, r4
   13ad8:	mov	r3, r0
   13adc:	mov	r0, #0
   13ae0:	bl	1492c <usage@@Base+0x9b4>
   13ae4:	b	13504 <__assert_fail@plt+0x1d6c>
   13ae8:	ldr	r1, [pc, #736]	; 13dd0 <__assert_fail@plt+0x2638>
   13aec:	mov	r2, #5
   13af0:	mov	r0, #0
   13af4:	ldr	r5, [r9]
   13af8:	add	r1, pc, r1
   13afc:	bl	114b0 <dcgettext@plt>
   13b00:	ldr	r3, [pc, #716]	; 13dd4 <__assert_fail@plt+0x263c>
   13b04:	add	r3, pc, r3
   13b08:	mov	r8, r0
   13b0c:	ldr	r0, [r3, #764]	; 0x2fc
   13b10:	bl	188ec <usage@@Base+0x4974>
   13b14:	mov	r1, r5
   13b18:	mov	r2, r8
   13b1c:	mov	r3, r0
   13b20:	mov	r0, #1
   13b24:	bl	1492c <usage@@Base+0x9b4>
   13b28:	b	11fcc <__assert_fail@plt+0x834>
   13b2c:	ldr	r3, [pc, #676]	; 13dd8 <__assert_fail@plt+0x2640>
   13b30:	strb	r5, [ip, #896]	; 0x380
   13b34:	add	r3, pc, r3
   13b38:	b	11bfc <__assert_fail@plt+0x464>
   13b3c:	bl	15be0 <usage@@Base+0x1c68>
   13b40:	b	13034 <__assert_fail@plt+0x189c>
   13b44:	bl	15be0 <usage@@Base+0x1c68>
   13b48:	b	12af0 <__assert_fail@plt+0x1358>
   13b4c:	strd	r2, [sp, #24]
   13b50:	ldr	ip, [sp, #72]	; 0x48
   13b54:	mov	r1, r4
   13b58:	ldrd	r2, [sp, #24]
   13b5c:	sub	r0, ip, #1
   13b60:	b	13b70 <__assert_fail@plt+0x23d8>
   13b64:	ldrb	lr, [r1], #1
   13b68:	cmp	lr, ip
   13b6c:	bne	13c2c <__assert_fail@plt+0x2494>
   13b70:	ldrb	ip, [r0, #1]!
   13b74:	cmp	ip, #0
   13b78:	bne	13b64 <__assert_fail@plt+0x23cc>
   13b7c:	ldrb	r1, [r1]
   13b80:	strd	r2, [sp, #24]
   13b84:	cmp	r1, #0
   13b88:	beq	13c34 <__assert_fail@plt+0x249c>
   13b8c:	cmp	r1, #61	; 0x3d
   13b90:	ldrdeq	r2, [sp, #24]
   13b94:	strdeq	r2, [sp, #40]	; 0x28
   13b98:	beq	12cf8 <__assert_fail@plt+0x1560>
   13b9c:	ldr	ip, [sp, #76]	; 0x4c
   13ba0:	mov	r1, r4
   13ba4:	ldrd	r2, [sp, #24]
   13ba8:	sub	r0, ip, #1
   13bac:	b	13bbc <__assert_fail@plt+0x2424>
   13bb0:	ldrb	lr, [r1], #1
   13bb4:	cmp	lr, ip
   13bb8:	bne	13d54 <__assert_fail@plt+0x25bc>
   13bbc:	ldrb	ip, [r0, #1]!
   13bc0:	cmp	ip, #0
   13bc4:	bne	13bb0 <__assert_fail@plt+0x2418>
   13bc8:	ldrb	r1, [r1]
   13bcc:	strd	r2, [sp, #24]
   13bd0:	cmp	r1, #0
   13bd4:	beq	13d90 <__assert_fail@plt+0x25f8>
   13bd8:	cmp	r1, #61	; 0x3d
   13bdc:	bne	13d54 <__assert_fail@plt+0x25bc>
   13be0:	strd	r2, [sp, #48]	; 0x30
   13be4:	b	12cf8 <__assert_fail@plt+0x1560>
   13be8:	ldr	r1, [pc, #492]	; 13ddc <__assert_fail@plt+0x2644>
   13bec:	mov	r2, #5
   13bf0:	mov	r0, #0
   13bf4:	ldr	r4, [r9]
   13bf8:	add	r1, pc, r1
   13bfc:	bl	114b0 <dcgettext@plt>
   13c00:	mov	r5, r0
   13c04:	ldr	r0, [r6, #764]	; 0x2fc
   13c08:	bl	188ec <usage@@Base+0x4974>
   13c0c:	mov	r1, r4
   13c10:	mov	r2, r5
   13c14:	mov	r3, r0
   13c18:	mov	r0, #0
   13c1c:	bl	1492c <usage@@Base+0x9b4>
   13c20:	mov	r4, #1
   13c24:	str	r4, [sp, #48]	; 0x30
   13c28:	b	13084 <__assert_fail@plt+0x18ec>
   13c2c:	strd	r2, [sp, #24]
   13c30:	b	13b9c <__assert_fail@plt+0x2404>
   13c34:	ldrd	r0, [sp, #24]
   13c38:	strd	r0, [sp, #40]	; 0x28
   13c3c:	b	12cf8 <__assert_fail@plt+0x1560>
   13c40:	bl	15344 <usage@@Base+0x13cc>
   13c44:	b	1207c <__assert_fail@plt+0x8e4>
   13c48:	bl	153e4 <usage@@Base+0x146c>
   13c4c:	b	12090 <__assert_fail@plt+0x8f8>
   13c50:	ldr	r1, [pc, #392]	; 13de0 <__assert_fail@plt+0x2648>
   13c54:	mov	r2, #5
   13c58:	mov	r0, #0
   13c5c:	add	r1, pc, r1
   13c60:	bl	114b0 <dcgettext@plt>
   13c64:	ldr	ip, [pc, #376]	; 13de4 <__assert_fail@plt+0x264c>
   13c68:	ldr	r2, [pc, #376]	; 13de8 <__assert_fail@plt+0x2650>
   13c6c:	add	ip, pc, ip
   13c70:	str	ip, [sp]
   13c74:	add	r2, pc, r2
   13c78:	mov	r3, r0
   13c7c:	mov	r0, #0
   13c80:	mov	r1, r0
   13c84:	bl	1492c <usage@@Base+0x9b4>
   13c88:	mov	r0, #1
   13c8c:	bl	13f78 <usage@@Base>
   13c90:	ldr	r1, [pc, #340]	; 13dec <__assert_fail@plt+0x2654>
   13c94:	mov	r2, #5
   13c98:	mov	r0, r7
   13c9c:	add	r1, pc, r1
   13ca0:	bl	114b0 <dcgettext@plt>
   13ca4:	ldr	ip, [pc, #324]	; 13df0 <__assert_fail@plt+0x2658>
   13ca8:	ldr	r2, [pc, #324]	; 13df4 <__assert_fail@plt+0x265c>
   13cac:	mov	r1, r7
   13cb0:	add	ip, pc, ip
   13cb4:	str	ip, [sp]
   13cb8:	add	r2, pc, r2
   13cbc:	mov	r3, r0
   13cc0:	mov	r0, r7
   13cc4:	bl	1492c <usage@@Base+0x9b4>
   13cc8:	mov	r0, #1
   13ccc:	bl	13f78 <usage@@Base>
   13cd0:	ldr	r1, [pc, #288]	; 13df8 <__assert_fail@plt+0x2660>
   13cd4:	mov	r2, #5
   13cd8:	add	r1, pc, r1
   13cdc:	bl	114b0 <dcgettext@plt>
   13ce0:	tst	r5, #4
   13ce4:	mov	r3, r0
   13ce8:	beq	13d48 <__assert_fail@plt+0x25b0>
   13cec:	ldr	r2, [pc, #264]	; 13dfc <__assert_fail@plt+0x2664>
   13cf0:	add	r2, pc, r2
   13cf4:	str	r2, [sp]
   13cf8:	mov	r0, #0
   13cfc:	ldr	r2, [pc, #252]	; 13e00 <__assert_fail@plt+0x2668>
   13d00:	mov	r1, r0
   13d04:	add	r2, pc, r2
   13d08:	bl	1492c <usage@@Base+0x9b4>
   13d0c:	mov	r0, #1
   13d10:	bl	13f78 <usage@@Base>
   13d14:	ldr	r1, [pc, #232]	; 13e04 <__assert_fail@plt+0x266c>
   13d18:	mov	r2, #5
   13d1c:	add	r1, pc, r1
   13d20:	bl	114b0 <dcgettext@plt>
   13d24:	mov	r5, r0
   13d28:	mov	r0, r4
   13d2c:	bl	188ec <usage@@Base+0x4974>
   13d30:	mov	r1, sl
   13d34:	mov	r2, r5
   13d38:	mov	r3, r0
   13d3c:	mov	r0, sl
   13d40:	bl	1492c <usage@@Base+0x9b4>
   13d44:	b	11998 <__assert_fail@plt+0x200>
   13d48:	ldr	r2, [pc, #184]	; 13e08 <__assert_fail@plt+0x2670>
   13d4c:	add	r2, pc, r2
   13d50:	b	13cf4 <__assert_fail@plt+0x255c>
   13d54:	ldr	r1, [pc, #176]	; 13e0c <__assert_fail@plt+0x2674>
   13d58:	mov	r2, #5
   13d5c:	mov	r0, #0
   13d60:	add	r1, pc, r1
   13d64:	bl	114b0 <dcgettext@plt>
   13d68:	mov	r5, r0
   13d6c:	mov	r0, r4
   13d70:	bl	188ec <usage@@Base+0x4974>
   13d74:	mov	r2, r5
   13d78:	mov	r3, r0
   13d7c:	mov	r0, #0
   13d80:	mov	r1, r0
   13d84:	bl	1492c <usage@@Base+0x9b4>
   13d88:	mov	r0, #1
   13d8c:	bl	13f78 <usage@@Base>
   13d90:	ldrd	r0, [sp, #24]
   13d94:	strd	r0, [sp, #48]	; 0x30
   13d98:	b	12cf8 <__assert_fail@plt+0x1560>
   13d9c:	muleq	r0, ip, r3
   13da0:	andeq	ip, r1, r4, lsl sl
   13da4:	andeq	fp, r0, ip, lsr #10
   13da8:	muleq	r0, r0, r3
   13dac:			; <UNDEFINED> instruction: 0x0000b4b0
   13db0:	andeq	ip, r1, r8, lsl #18
   13db4:	andeq	fp, r0, r0, asr #5
   13db8:	muleq	r0, r4, r2
   13dbc:	andeq	fp, r0, r0, lsl r2
   13dc0:	andeq	fp, r0, r0, lsl #7
   13dc4:	strdeq	fp, [r0], -r4
   13dc8:	andeq	ip, r1, r8, lsl #15
   13dcc:	andeq	fp, r0, r8, asr #5
   13dd0:	andeq	sl, r0, ip, asr lr
   13dd4:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   13dd8:	muleq	r0, r4, r6
   13ddc:	andeq	sl, r0, ip, asr sp
   13de0:	andeq	sl, r0, r4, asr #28
   13de4:	muleq	r0, ip, lr
   13de8:	strdeq	sl, [r0], -r8
   13dec:	andeq	sl, r0, r8, ror #27
   13df0:	andeq	sl, r0, r4, ror #28
   13df4:			; <UNDEFINED> instruction: 0x0000aab4
   13df8:	andeq	sl, r0, r8, asr #27
   13dfc:	ldrdeq	sl, [r0], -r8
   13e00:	andeq	sl, r0, r8, ror #20
   13e04:	andeq	sl, r0, ip, lsl sp
   13e08:	andeq	sl, r0, ip, lsl #25
   13e0c:	ldrdeq	sl, [r0], -r8
   13e10:	mov	fp, #0
   13e14:	mov	lr, #0
   13e18:	pop	{r1}		; (ldr r1, [sp], #4)
   13e1c:	mov	r2, sp
   13e20:	push	{r2}		; (str r2, [sp, #-4]!)
   13e24:	push	{r0}		; (str r0, [sp, #-4]!)
   13e28:	ldr	ip, [pc, #16]	; 13e40 <__assert_fail@plt+0x26a8>
   13e2c:	push	{ip}		; (str ip, [sp, #-4]!)
   13e30:	ldr	r0, [pc, #12]	; 13e44 <__assert_fail@plt+0x26ac>
   13e34:	ldr	r3, [pc, #12]	; 13e48 <__assert_fail@plt+0x26b0>
   13e38:	bl	115d0 <__libc_start_main@plt>
   13e3c:	bl	11768 <abort@plt>
   13e40:			; <UNDEFINED> instruction: 0x0001d2b0
   13e44:	andeq	r1, r1, r8, lsr #15
   13e48:	andeq	sp, r1, ip, asr #4
   13e4c:	ldr	r3, [pc, #20]	; 13e68 <__assert_fail@plt+0x26d0>
   13e50:	ldr	r2, [pc, #20]	; 13e6c <__assert_fail@plt+0x26d4>
   13e54:	add	r3, pc, r3
   13e58:	ldr	r2, [r3, r2]
   13e5c:	cmp	r2, #0
   13e60:	bxeq	lr
   13e64:	b	11600 <__gmon_start__@plt>
   13e68:	andeq	ip, r1, r4, lsr #3
   13e6c:	andeq	r0, r0, r8, ror #2
   13e70:	push	{r3, lr}
   13e74:	movw	r0, #512	; 0x200
   13e78:	ldr	r3, [pc, #36]	; 13ea4 <__assert_fail@plt+0x270c>
   13e7c:	movt	r0, #3
   13e80:	rsb	r3, r0, r3
   13e84:	cmp	r3, #6
   13e88:	popls	{r3, pc}
   13e8c:	movw	r3, #0
   13e90:	movt	r3, #0
   13e94:	cmp	r3, #0
   13e98:	popeq	{r3, pc}
   13e9c:	blx	r3
   13ea0:	pop	{r3, pc}
   13ea4:	andeq	r0, r3, r3, lsl #4
   13ea8:	push	{r3, lr}
   13eac:	movw	r0, #512	; 0x200
   13eb0:	movw	r3, #512	; 0x200
   13eb4:	movt	r0, #3
   13eb8:	movt	r3, #3
   13ebc:	rsb	r3, r0, r3
   13ec0:	asr	r3, r3, #2
   13ec4:	add	r3, r3, r3, lsr #31
   13ec8:	asrs	r1, r3, #1
   13ecc:	popeq	{r3, pc}
   13ed0:	movw	r2, #0
   13ed4:	movt	r2, #0
   13ed8:	cmp	r2, #0
   13edc:	popeq	{r3, pc}
   13ee0:	blx	r2
   13ee4:	pop	{r3, pc}
   13ee8:	push	{r4, lr}
   13eec:	movw	r4, #512	; 0x200
   13ef0:	movt	r4, #3
   13ef4:	ldrb	r3, [r4]
   13ef8:	cmp	r3, #0
   13efc:	popne	{r4, pc}
   13f00:	bl	13e70 <__assert_fail@plt+0x26d8>
   13f04:	mov	r3, #1
   13f08:	strb	r3, [r4]
   13f0c:	pop	{r4, pc}
   13f10:	movw	r0, #65188	; 0xfea4
   13f14:	movt	r0, #2
   13f18:	push	{r3, lr}
   13f1c:	ldr	r3, [r0]
   13f20:	cmp	r3, #0
   13f24:	beq	13f3c <__assert_fail@plt+0x27a4>
   13f28:	movw	r3, #0
   13f2c:	movt	r3, #0
   13f30:	cmp	r3, #0
   13f34:	beq	13f3c <__assert_fail@plt+0x27a4>
   13f38:	blx	r3
   13f3c:	pop	{r3, lr}
   13f40:	b	13ea8 <__assert_fail@plt+0x2710>
   13f44:	andeq	r0, r0, r0
   13f48:	ldr	r3, [pc, #8]	; 13f58 <__assert_fail@plt+0x27c0>
   13f4c:	add	r3, pc, r3
   13f50:	str	r0, [r3]
   13f54:	bx	lr
   13f58:			; <UNDEFINED> instruction: 0x0001c2b4
   13f5c:	ldr	r3, [pc, #16]	; 13f74 <__assert_fail@plt+0x27dc>
   13f60:	add	r3, pc, r3
   13f64:	ldr	r2, [r3, #4]
   13f68:	add	r2, r2, #1
   13f6c:	str	r2, [r3, #4]
   13f70:	bx	lr
   13f74:	andeq	ip, r1, r0, lsr #5

00013f78 <usage@@Base>:
   13f78:	push	{r4, r5, r6, lr}
   13f7c:	subs	r4, r0, #0
   13f80:	ldr	r5, [pc, #952]	; 14340 <usage@@Base+0x3c8>
   13f84:	add	r5, pc, r5
   13f88:	beq	13fd0 <usage@@Base+0x58>
   13f8c:	ldr	r3, [pc, #944]	; 14344 <usage@@Base+0x3cc>
   13f90:	mov	r2, #5
   13f94:	ldr	r1, [pc, #940]	; 14348 <usage@@Base+0x3d0>
   13f98:	mov	r0, #0
   13f9c:	ldr	r3, [r5, r3]
   13fa0:	add	r1, pc, r1
   13fa4:	ldr	r6, [r3]
   13fa8:	bl	114b0 <dcgettext@plt>
   13fac:	ldr	r3, [pc, #920]	; 1434c <usage@@Base+0x3d4>
   13fb0:	mov	r1, #1
   13fb4:	ldr	r3, [r5, r3]
   13fb8:	ldr	r3, [r3]
   13fbc:	mov	r2, r0
   13fc0:	mov	r0, r6
   13fc4:	bl	116cc <__fprintf_chk@plt>
   13fc8:	mov	r0, r4
   13fcc:	bl	11624 <exit@plt>
   13fd0:	ldr	r1, [pc, #888]	; 14350 <usage@@Base+0x3d8>
   13fd4:	mov	r2, #5
   13fd8:	add	r1, pc, r1
   13fdc:	bl	114b0 <dcgettext@plt>
   13fe0:	ldr	r3, [pc, #868]	; 1434c <usage@@Base+0x3d4>
   13fe4:	ldr	r6, [r5, r3]
   13fe8:	ldr	r2, [r6]
   13fec:	mov	r3, r2
   13ff0:	mov	r1, r0
   13ff4:	mov	r0, #1
   13ff8:	bl	116a8 <__printf_chk@plt>
   13ffc:	ldr	r1, [pc, #848]	; 14354 <usage@@Base+0x3dc>
   14000:	mov	r2, #5
   14004:	mov	r0, r4
   14008:	add	r1, pc, r1
   1400c:	bl	114b0 <dcgettext@plt>
   14010:	ldr	r3, [pc, #832]	; 14358 <usage@@Base+0x3e0>
   14014:	ldr	r5, [r5, r3]
   14018:	ldr	r1, [r5]
   1401c:	bl	113e4 <fputs_unlocked@plt>
   14020:	ldr	r1, [pc, #820]	; 1435c <usage@@Base+0x3e4>
   14024:	mov	r2, #5
   14028:	mov	r0, r4
   1402c:	add	r1, pc, r1
   14030:	bl	114b0 <dcgettext@plt>
   14034:	ldr	r1, [r5]
   14038:	bl	113e4 <fputs_unlocked@plt>
   1403c:	ldr	r1, [pc, #796]	; 14360 <usage@@Base+0x3e8>
   14040:	mov	r2, #5
   14044:	mov	r0, r4
   14048:	add	r1, pc, r1
   1404c:	bl	114b0 <dcgettext@plt>
   14050:	ldr	r1, [r5]
   14054:	bl	113e4 <fputs_unlocked@plt>
   14058:	ldr	r1, [pc, #772]	; 14364 <usage@@Base+0x3ec>
   1405c:	mov	r2, #5
   14060:	mov	r0, r4
   14064:	add	r1, pc, r1
   14068:	bl	114b0 <dcgettext@plt>
   1406c:	ldr	r1, [r5]
   14070:	bl	113e4 <fputs_unlocked@plt>
   14074:	ldr	r1, [pc, #748]	; 14368 <usage@@Base+0x3f0>
   14078:	mov	r2, #5
   1407c:	mov	r0, r4
   14080:	add	r1, pc, r1
   14084:	bl	114b0 <dcgettext@plt>
   14088:	ldr	r1, [r5]
   1408c:	bl	113e4 <fputs_unlocked@plt>
   14090:	ldr	r1, [pc, #724]	; 1436c <usage@@Base+0x3f4>
   14094:	mov	r2, #5
   14098:	mov	r0, r4
   1409c:	add	r1, pc, r1
   140a0:	bl	114b0 <dcgettext@plt>
   140a4:	ldr	r1, [r5]
   140a8:	bl	113e4 <fputs_unlocked@plt>
   140ac:	ldr	r1, [pc, #700]	; 14370 <usage@@Base+0x3f8>
   140b0:	mov	r2, #5
   140b4:	mov	r0, r4
   140b8:	add	r1, pc, r1
   140bc:	bl	114b0 <dcgettext@plt>
   140c0:	ldr	r1, [r5]
   140c4:	bl	113e4 <fputs_unlocked@plt>
   140c8:	ldr	r1, [pc, #676]	; 14374 <usage@@Base+0x3fc>
   140cc:	mov	r2, #5
   140d0:	mov	r0, r4
   140d4:	add	r1, pc, r1
   140d8:	bl	114b0 <dcgettext@plt>
   140dc:	ldr	r1, [r5]
   140e0:	bl	113e4 <fputs_unlocked@plt>
   140e4:	ldr	r1, [pc, #652]	; 14378 <usage@@Base+0x400>
   140e8:	mov	r2, #5
   140ec:	mov	r0, r4
   140f0:	add	r1, pc, r1
   140f4:	bl	114b0 <dcgettext@plt>
   140f8:	ldr	r1, [r5]
   140fc:	bl	113e4 <fputs_unlocked@plt>
   14100:	ldr	r1, [pc, #628]	; 1437c <usage@@Base+0x404>
   14104:	mov	r2, #5
   14108:	mov	r0, r4
   1410c:	add	r1, pc, r1
   14110:	bl	114b0 <dcgettext@plt>
   14114:	ldr	r1, [r5]
   14118:	bl	113e4 <fputs_unlocked@plt>
   1411c:	ldr	r1, [pc, #604]	; 14380 <usage@@Base+0x408>
   14120:	mov	r2, #5
   14124:	mov	r0, r4
   14128:	add	r1, pc, r1
   1412c:	bl	114b0 <dcgettext@plt>
   14130:	ldr	r1, [r5]
   14134:	bl	113e4 <fputs_unlocked@plt>
   14138:	ldr	r1, [pc, #580]	; 14384 <usage@@Base+0x40c>
   1413c:	mov	r2, #5
   14140:	mov	r0, r4
   14144:	add	r1, pc, r1
   14148:	bl	114b0 <dcgettext@plt>
   1414c:	ldr	r1, [r5]
   14150:	bl	113e4 <fputs_unlocked@plt>
   14154:	ldr	r1, [pc, #556]	; 14388 <usage@@Base+0x410>
   14158:	mov	r2, #5
   1415c:	mov	r0, r4
   14160:	add	r1, pc, r1
   14164:	bl	114b0 <dcgettext@plt>
   14168:	ldr	r1, [r5]
   1416c:	bl	113e4 <fputs_unlocked@plt>
   14170:	ldr	r1, [pc, #532]	; 1438c <usage@@Base+0x414>
   14174:	mov	r2, #5
   14178:	mov	r0, r4
   1417c:	add	r1, pc, r1
   14180:	bl	114b0 <dcgettext@plt>
   14184:	ldr	r1, [r5]
   14188:	bl	113e4 <fputs_unlocked@plt>
   1418c:	ldr	r1, [pc, #508]	; 14390 <usage@@Base+0x418>
   14190:	mov	r2, #5
   14194:	mov	r0, r4
   14198:	add	r1, pc, r1
   1419c:	bl	114b0 <dcgettext@plt>
   141a0:	ldr	r1, [r5]
   141a4:	bl	113e4 <fputs_unlocked@plt>
   141a8:	ldr	r1, [pc, #484]	; 14394 <usage@@Base+0x41c>
   141ac:	mov	r2, #5
   141b0:	mov	r0, r4
   141b4:	add	r1, pc, r1
   141b8:	bl	114b0 <dcgettext@plt>
   141bc:	ldr	r1, [r5]
   141c0:	bl	113e4 <fputs_unlocked@plt>
   141c4:	ldr	r1, [pc, #460]	; 14398 <usage@@Base+0x420>
   141c8:	mov	r2, #5
   141cc:	mov	r0, r4
   141d0:	add	r1, pc, r1
   141d4:	bl	114b0 <dcgettext@plt>
   141d8:	ldr	r1, [r5]
   141dc:	bl	113e4 <fputs_unlocked@plt>
   141e0:	ldr	r1, [pc, #436]	; 1439c <usage@@Base+0x424>
   141e4:	mov	r2, #5
   141e8:	mov	r0, r4
   141ec:	add	r1, pc, r1
   141f0:	bl	114b0 <dcgettext@plt>
   141f4:	ldr	r1, [r5]
   141f8:	bl	113e4 <fputs_unlocked@plt>
   141fc:	ldr	r1, [pc, #412]	; 143a0 <usage@@Base+0x428>
   14200:	mov	r2, #5
   14204:	mov	r0, r4
   14208:	add	r1, pc, r1
   1420c:	bl	114b0 <dcgettext@plt>
   14210:	ldr	r1, [r5]
   14214:	bl	113e4 <fputs_unlocked@plt>
   14218:	ldr	r1, [pc, #388]	; 143a4 <usage@@Base+0x42c>
   1421c:	mov	r2, #5
   14220:	mov	r0, r4
   14224:	add	r1, pc, r1
   14228:	bl	114b0 <dcgettext@plt>
   1422c:	ldr	r2, [pc, #372]	; 143a8 <usage@@Base+0x430>
   14230:	add	r2, pc, r2
   14234:	mov	r3, r2
   14238:	mov	r1, r0
   1423c:	mov	r0, #1
   14240:	bl	116a8 <__printf_chk@plt>
   14244:	ldr	r1, [pc, #352]	; 143ac <usage@@Base+0x434>
   14248:	mov	r2, #5
   1424c:	mov	r0, r4
   14250:	add	r1, pc, r1
   14254:	bl	114b0 <dcgettext@plt>
   14258:	ldr	r1, [r5]
   1425c:	bl	113e4 <fputs_unlocked@plt>
   14260:	ldr	r1, [pc, #328]	; 143b0 <usage@@Base+0x438>
   14264:	mov	r2, #5
   14268:	mov	r0, r4
   1426c:	add	r1, pc, r1
   14270:	bl	114b0 <dcgettext@plt>
   14274:	ldr	r1, [r5]
   14278:	bl	113e4 <fputs_unlocked@plt>
   1427c:	ldr	r1, [pc, #304]	; 143b4 <usage@@Base+0x43c>
   14280:	mov	r2, #5
   14284:	mov	r0, r4
   14288:	add	r1, pc, r1
   1428c:	bl	114b0 <dcgettext@plt>
   14290:	ldr	r2, [pc, #288]	; 143b8 <usage@@Base+0x440>
   14294:	ldr	r3, [pc, #288]	; 143bc <usage@@Base+0x444>
   14298:	add	r2, pc, r2
   1429c:	add	r3, pc, r3
   142a0:	mov	r1, r0
   142a4:	mov	r0, #1
   142a8:	bl	116a8 <__printf_chk@plt>
   142ac:	mov	r0, #5
   142b0:	mov	r1, r4
   142b4:	bl	11708 <setlocale@plt>
   142b8:	cmp	r0, #0
   142bc:	beq	142d8 <usage@@Base+0x360>
   142c0:	ldr	r1, [pc, #248]	; 143c0 <usage@@Base+0x448>
   142c4:	mov	r2, #3
   142c8:	add	r1, pc, r1
   142cc:	bl	11750 <strncmp@plt>
   142d0:	cmp	r0, #0
   142d4:	bne	1430c <usage@@Base+0x394>
   142d8:	ldr	r1, [pc, #228]	; 143c4 <usage@@Base+0x44c>
   142dc:	mov	r2, #5
   142e0:	mov	r0, #0
   142e4:	add	r1, pc, r1
   142e8:	bl	114b0 <dcgettext@plt>
   142ec:	mov	r5, r0
   142f0:	ldr	r0, [r6]
   142f4:	bl	1614c <usage@@Base+0x21d4>
   142f8:	mov	r1, r5
   142fc:	mov	r2, r0
   14300:	mov	r0, #1
   14304:	bl	116a8 <__printf_chk@plt>
   14308:	b	13fc8 <usage@@Base+0x50>
   1430c:	ldr	r1, [pc, #180]	; 143c8 <usage@@Base+0x450>
   14310:	mov	r2, #5
   14314:	mov	r0, r4
   14318:	add	r1, pc, r1
   1431c:	bl	114b0 <dcgettext@plt>
   14320:	mov	r5, r0
   14324:	ldr	r0, [r6]
   14328:	bl	1614c <usage@@Base+0x21d4>
   1432c:	mov	r1, r5
   14330:	mov	r2, r0
   14334:	mov	r0, #1
   14338:	bl	116a8 <__printf_chk@plt>
   1433c:	b	142d8 <usage@@Base+0x360>
   14340:	andeq	ip, r1, r4, ror r0
   14344:	andeq	r0, r0, r4, ror #2
   14348:	ldrdeq	r9, [r0], -r4
   1434c:	andeq	r0, r0, r0, lsl #3
   14350:	andeq	r9, r0, r4, asr #17
   14354:	andeq	r9, r0, r0, asr #17
   14358:	andeq	r0, r0, r0, ror r1
   1435c:	andeq	r9, r0, r4, lsl #20
   14360:	andeq	r9, r0, r8, lsl #25
   14364:	andeq	r9, r0, r0, ror #26
   14368:	muleq	r0, r0, pc	; <UNPREDICTABLE>
   1436c:	muleq	r0, r4, r0
   14370:	andeq	sl, r0, r4, ror #1
   14374:	strdeq	sl, [r0], -r0
   14378:	strdeq	sl, [r0], -ip
   1437c:	andeq	sl, r0, ip, lsl #2
   14380:	andeq	sl, r0, r0, lsr #2
   14384:	andeq	sl, r0, r0, asr #2
   14388:	andeq	sl, r0, r8, asr #2
   1438c:	andeq	sl, r0, r4, asr r1
   14390:	andeq	sl, r0, ip, asr r1
   14394:	andeq	sl, r0, ip, ror r1
   14398:	andeq	sl, r0, r4, lsl #3
   1439c:	andeq	sl, r0, r8, lsr #3
   143a0:	andeq	sl, r0, r8, asr #3
   143a4:	andeq	sl, r0, r8, ror #3
   143a8:	andeq	sl, r0, r4, lsr #6
   143ac:	andeq	sl, r0, ip, lsl #6
   143b0:	andeq	sl, r0, r0, lsr #6
   143b4:	andeq	sl, r0, ip, lsr r3
   143b8:	andeq	sl, r0, r4, asr #6
   143bc:	andeq	sl, r0, r0, asr r3
   143c0:	andeq	sl, r0, ip, asr #6
   143c4:	andeq	sl, r0, ip, ror r3
   143c8:	andeq	sl, r0, r0, lsl #6
   143cc:	ldr	r3, [pc, #596]	; 14628 <usage@@Base+0x6b0>
   143d0:	ldr	r2, [pc, #596]	; 1462c <usage@@Base+0x6b4>
   143d4:	add	r3, pc, r3
   143d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   143dc:	vpush	{d8}
   143e0:	sub	sp, sp, #684	; 0x2ac
   143e4:	ldr	r2, [r3, r2]
   143e8:	mov	r4, r0
   143ec:	mov	r5, r1
   143f0:	orrs	r1, r4, r5
   143f4:	str	r2, [sp, #20]
   143f8:	ldr	r2, [r2]
   143fc:	str	r2, [sp, #676]	; 0x2a4
   14400:	ldr	r2, [pc, #552]	; 14630 <usage@@Base+0x6b8>
   14404:	ldr	r8, [r3, r2]
   14408:	beq	14430 <usage@@Base+0x4b8>
   1440c:	ldr	r0, [r8]
   14410:	ldr	r3, [r0, #20]
   14414:	ldr	r2, [r0, #24]
   14418:	cmp	r3, r2
   1441c:	addcc	r1, r3, #1
   14420:	strcc	r1, [r0, #20]
   14424:	movcc	r2, #13
   14428:	strbcc	r2, [r3]
   1442c:	bcs	14608 <usage@@Base+0x690>
   14430:	ldr	r1, [pc, #508]	; 14634 <usage@@Base+0x6bc>
   14434:	mov	r3, #0
   14438:	mvn	r2, #0
   1443c:	ldr	sl, [r8]
   14440:	add	r1, pc, r1
   14444:	ldrd	r6, [r1, #8]
   14448:	cmp	r7, r3
   1444c:	cmpeq	r6, r2
   14450:	movls	r3, r6
   14454:	bls	14478 <usage@@Base+0x500>
   14458:	mov	r0, r6
   1445c:	mov	r1, r7
   14460:	movw	r2, #16960	; 0x4240
   14464:	mov	r3, #0
   14468:	movt	r2, #15
   1446c:	bl	1c884 <usage@@Base+0x890c>
   14470:	add	r2, r2, #999424	; 0xf4000
   14474:	add	r3, r2, #576	; 0x240
   14478:	mov	r2, #5
   1447c:	ldr	r1, [pc, #436]	; 14638 <usage@@Base+0x6c0>
   14480:	str	r2, [sp]
   14484:	mov	r0, #0
   14488:	ldr	r2, [pc, #428]	; 1463c <usage@@Base+0x6c4>
   1448c:	add	r1, pc, r1
   14490:	add	r9, sp, #24
   14494:	add	r2, pc, r2
   14498:	bl	11780 <dcngettext@plt>
   1449c:	mov	r1, #0
   144a0:	movw	r3, #465	; 0x1d1
   144a4:	mov	r2, r9
   144a8:	mov	fp, r0
   144ac:	mov	r0, #1
   144b0:	strd	r0, [sp]
   144b4:	strd	r0, [sp, #8]
   144b8:	mov	r1, r7
   144bc:	mov	r0, r6
   144c0:	bl	16368 <usage@@Base+0x23f0>
   144c4:	mov	r1, #1
   144c8:	mov	r2, fp
   144cc:	strd	r6, [sp]
   144d0:	str	r0, [sp, #8]
   144d4:	mov	r0, sl
   144d8:	bl	116cc <__fprintf_chk@plt>
   144dc:	orrs	r3, r4, r5
   144e0:	movne	r0, r4
   144e4:	movne	r1, r5
   144e8:	beq	14600 <usage@@Base+0x688>
   144ec:	ldr	sl, [pc, #332]	; 14640 <usage@@Base+0x6c8>
   144f0:	add	sl, pc, sl
   144f4:	ldrd	r2, [sl, #16]
   144f8:	cmp	r2, r0
   144fc:	sbcs	r6, r3, r1
   14500:	bge	145e0 <usage@@Base+0x668>
   14504:	mov	r6, r0
   14508:	mov	r7, r1
   1450c:	subs	r6, r6, r2
   14510:	sbc	r7, r7, r3
   14514:	vldr	d8, [pc, #252]	; 14618 <usage@@Base+0x6a0>
   14518:	mov	r0, r6
   1451c:	mov	r1, r7
   14520:	bl	1c7c8 <usage@@Base+0x8850>
   14524:	ldrd	sl, [sl, #8]
   14528:	mov	r2, r9
   1452c:	strd	r6, [sp, #8]
   14530:	movw	r3, #465	; 0x1d1
   14534:	mov	r6, #51712	; 0xca00
   14538:	mov	r7, #0
   1453c:	movt	r6, #15258	; 0x3b9a
   14540:	strd	r6, [sp]
   14544:	vmov	d7, r0, r1
   14548:	mov	r0, sl
   1454c:	mov	r1, fp
   14550:	vdiv.f64	d8, d7, d8
   14554:	bl	16368 <usage@@Base+0x23f0>
   14558:	mov	r6, r0
   1455c:	ldr	r1, [pc, #224]	; 14644 <usage@@Base+0x6cc>
   14560:	mov	r2, #5
   14564:	mov	r0, #0
   14568:	add	r1, pc, r1
   1456c:	bl	114b0 <dcgettext@plt>
   14570:	orrs	r1, r4, r5
   14574:	mov	r2, r0
   14578:	beq	14594 <usage@@Base+0x61c>
   1457c:	ldr	r1, [pc, #196]	; 14648 <usage@@Base+0x6d0>
   14580:	mov	r2, #5
   14584:	mov	r0, #0
   14588:	add	r1, pc, r1
   1458c:	bl	114b0 <dcgettext@plt>
   14590:	mov	r2, r0
   14594:	ldr	r0, [r8]
   14598:	mov	r1, #1
   1459c:	str	r6, [sp, #8]
   145a0:	vstr	d8, [sp]
   145a4:	bl	116cc <__fprintf_chk@plt>
   145a8:	ldr	r6, [sp, #20]
   145ac:	orrs	r3, r4, r5
   145b0:	ldr	r0, [sp, #676]	; 0x2a4
   145b4:	ldr	r3, [pc, #144]	; 1464c <usage@@Base+0x6d4>
   145b8:	ldr	r1, [r6]
   145bc:	moveq	r2, #0
   145c0:	movne	r2, #1
   145c4:	add	r3, pc, r3
   145c8:	cmp	r0, r1
   145cc:	strb	r2, [r3, #24]
   145d0:	bne	14614 <usage@@Base+0x69c>
   145d4:	add	sp, sp, #684	; 0x2ac
   145d8:	vpop	{d8}
   145dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   145e0:	ldr	r1, [pc, #104]	; 14650 <usage@@Base+0x6d8>
   145e4:	mov	r0, #0
   145e8:	mov	r2, #5
   145ec:	vldr	d8, [pc, #44]	; 14620 <usage@@Base+0x6a8>
   145f0:	add	r1, pc, r1
   145f4:	bl	114b0 <dcgettext@plt>
   145f8:	mov	r6, r0
   145fc:	b	1455c <usage@@Base+0x5e4>
   14600:	bl	16250 <usage@@Base+0x22d8>
   14604:	b	144ec <usage@@Base+0x574>
   14608:	mov	r1, #13
   1460c:	bl	116fc <__overflow@plt>
   14610:	b	14430 <usage@@Base+0x4b8>
   14614:	bl	114bc <__stack_chk_fail@plt>
   14618:	andeq	r0, r0, r0
   1461c:	bicmi	ip, sp, r5, ror #26
	...
   14628:	andeq	fp, r1, r4, lsr #24
   1462c:	andeq	r0, r0, r8, asr r1
   14630:	andeq	r0, r0, r4, ror #2
   14634:	andeq	fp, r1, r0, asr #27
   14638:	andeq	sl, r0, r8, lsl r2
   1463c:	andeq	sl, r0, r8, lsr #4
   14640:	andeq	fp, r1, r0, lsl sp
   14644:	andeq	sl, r0, r8, ror r1
   14648:	andeq	sl, r0, r8, ror #2
   1464c:	andeq	fp, r1, ip, lsr ip
   14650:	andeq	sl, r0, r4, ror #1
   14654:	ldr	r2, [pc, #372]	; 147d0 <usage@@Base+0x858>
   14658:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1465c:	add	r2, pc, r2
   14660:	ldr	r3, [pc, #364]	; 147d4 <usage@@Base+0x85c>
   14664:	sub	sp, sp, #36	; 0x24
   14668:	ldr	r2, [r2]
   1466c:	add	r3, pc, r3
   14670:	cmp	r2, #1
   14674:	beq	147bc <usage@@Base+0x844>
   14678:	ldr	r2, [pc, #344]	; 147d8 <usage@@Base+0x860>
   1467c:	add	r2, pc, r2
   14680:	ldrb	r2, [r2, #24]
   14684:	cmp	r2, #0
   14688:	ldr	r2, [pc, #332]	; 147dc <usage@@Base+0x864>
   1468c:	ldr	r9, [r3, r2]
   14690:	beq	146c8 <usage@@Base+0x750>
   14694:	ldr	r0, [r9]
   14698:	ldr	r2, [r0, #20]
   1469c:	ldr	r1, [r0, #24]
   146a0:	cmp	r2, r1
   146a4:	addcc	ip, r2, #1
   146a8:	strcc	ip, [r0, #20]
   146ac:	movcc	r1, #10
   146b0:	strbcc	r1, [r2]
   146b4:	bcs	147c4 <usage@@Base+0x84c>
   146b8:	ldr	r2, [pc, #288]	; 147e0 <usage@@Base+0x868>
   146bc:	mov	r1, #0
   146c0:	add	r2, pc, r2
   146c4:	strb	r1, [r2, #24]
   146c8:	ldr	r1, [pc, #276]	; 147e4 <usage@@Base+0x86c>
   146cc:	mov	r2, #5
   146d0:	mov	r0, #0
   146d4:	ldr	r8, [r9]
   146d8:	add	r1, pc, r1
   146dc:	ldr	r4, [pc, #260]	; 147e8 <usage@@Base+0x870>
   146e0:	bl	114b0 <dcgettext@plt>
   146e4:	mov	r1, #1
   146e8:	add	r4, pc, r4
   146ec:	ldrd	r6, [r4, #32]
   146f0:	ldrd	sl, [r4, #56]	; 0x38
   146f4:	strd	r6, [sp]
   146f8:	ldrd	r6, [r4, #40]	; 0x28
   146fc:	strd	r6, [sp, #8]
   14700:	ldrd	r6, [r4, #48]	; 0x30
   14704:	strd	sl, [sp, #24]
   14708:	strd	r6, [sp, #16]
   1470c:	mov	r2, r0
   14710:	mov	r0, r8
   14714:	bl	116cc <__fprintf_chk@plt>
   14718:	ldrd	r4, [r4, #64]	; 0x40
   1471c:	orrs	r7, r4, r5
   14720:	beq	14794 <usage@@Base+0x81c>
   14724:	mvn	r6, #0
   14728:	mov	r7, #0
   1472c:	cmp	r5, r7
   14730:	cmpeq	r4, r6
   14734:	ldr	r8, [r9]
   14738:	movls	r3, r4
   1473c:	bls	14760 <usage@@Base+0x7e8>
   14740:	mov	r0, r4
   14744:	mov	r1, r5
   14748:	movw	r2, #16960	; 0x4240
   1474c:	mov	r3, #0
   14750:	movt	r2, #15
   14754:	bl	1c884 <usage@@Base+0x890c>
   14758:	add	r2, r2, #999424	; 0xf4000
   1475c:	add	r3, r2, #576	; 0x240
   14760:	mov	r2, #5
   14764:	ldr	r1, [pc, #128]	; 147ec <usage@@Base+0x874>
   14768:	str	r2, [sp]
   1476c:	mov	r0, #0
   14770:	ldr	r2, [pc, #120]	; 147f0 <usage@@Base+0x878>
   14774:	add	r1, pc, r1
   14778:	add	r2, pc, r2
   1477c:	bl	11780 <dcngettext@plt>
   14780:	strd	r4, [sp]
   14784:	mov	r1, #1
   14788:	mov	r2, r0
   1478c:	mov	r0, r8
   14790:	bl	116cc <__fprintf_chk@plt>
   14794:	ldr	r3, [pc, #88]	; 147f4 <usage@@Base+0x87c>
   14798:	add	r3, pc, r3
   1479c:	ldr	r3, [r3]
   147a0:	cmp	r3, #2
   147a4:	beq	147bc <usage@@Base+0x844>
   147a8:	mov	r0, #0
   147ac:	mov	r1, #0
   147b0:	add	sp, sp, #36	; 0x24
   147b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   147b8:	b	143cc <usage@@Base+0x454>
   147bc:	add	sp, sp, #36	; 0x24
   147c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   147c4:	mov	r1, #10
   147c8:	bl	116fc <__overflow@plt>
   147cc:	b	146b8 <usage@@Base+0x740>
   147d0:	andeq	fp, r1, r4, lsr fp
   147d4:	andeq	fp, r1, ip, lsl #19
   147d8:	andeq	fp, r1, r4, lsl #23
   147dc:	andeq	r0, r0, r4, ror #2
   147e0:	andeq	fp, r1, r0, asr #22
   147e4:	andeq	sl, r0, r8, lsr #32
   147e8:	andeq	fp, r1, r8, lsl fp
   147ec:			; <UNDEFINED> instruction: 0x00009fb8
   147f0:	andeq	r9, r0, ip, asr #31
   147f4:	strdeq	fp, [r1], -r8
   147f8:	ldr	r2, [pc, #48]	; 14830 <usage@@Base+0x8b8>
   147fc:	mov	r1, #0
   14800:	push	{r4, r5, lr}
   14804:	sub	sp, sp, #20
   14808:	add	r2, pc, r2
   1480c:	mov	r4, #1
   14810:	mov	r5, #0
   14814:	add	r2, r2, #72	; 0x48
   14818:	strd	r4, [sp]
   1481c:	movw	r3, #497	; 0x1f1
   14820:	strd	r4, [sp, #8]
   14824:	bl	16368 <usage@@Base+0x23f0>
   14828:	add	sp, sp, #20
   1482c:	pop	{r4, r5, pc}
   14830:	strdeq	fp, [r1], -r8
   14834:	ldr	ip, [pc, #228]	; 14920 <usage@@Base+0x9a8>
   14838:	mov	r2, #10
   1483c:	push	{r4, r5, r6, r7, r8, r9, lr}
   14840:	add	ip, pc, ip
   14844:	ldr	r4, [pc, #216]	; 14924 <usage@@Base+0x9ac>
   14848:	sub	sp, sp, #36	; 0x24
   1484c:	ldr	lr, [pc, #212]	; 14928 <usage@@Base+0x9b0>
   14850:	mov	r9, r1
   14854:	add	r3, sp, #16
   14858:	add	r1, sp, #12
   1485c:	ldr	r8, [ip, r4]
   14860:	add	lr, pc, lr
   14864:	str	lr, [sp]
   14868:	ldr	ip, [r8]
   1486c:	str	ip, [sp, #28]
   14870:	bl	191f4 <usage@@Base+0x527c>
   14874:	cmp	r0, #2
   14878:	beq	148a4 <usage@@Base+0x92c>
   1487c:	cmp	r0, #0
   14880:	bne	148b4 <usage@@Base+0x93c>
   14884:	ldr	r0, [sp, #16]
   14888:	ldr	r1, [sp, #20]
   1488c:	ldr	r2, [sp, #28]
   14890:	ldr	r3, [r8]
   14894:	cmp	r2, r3
   14898:	bne	1491c <usage@@Base+0x9a4>
   1489c:	add	sp, sp, #36	; 0x24
   148a0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   148a4:	ldr	r0, [sp, #12]
   148a8:	ldrb	r3, [r0]
   148ac:	cmp	r3, #120	; 0x78
   148b0:	beq	148c8 <usage@@Base+0x950>
   148b4:	mov	r0, #0
   148b8:	mov	r3, #1
   148bc:	mov	r1, r0
   148c0:	strb	r3, [r9]
   148c4:	b	1488c <usage@@Base+0x914>
   148c8:	add	r0, r0, #1
   148cc:	mov	r1, r9
   148d0:	bl	14834 <usage@@Base+0x8bc>
   148d4:	orrs	r3, r0, r1
   148d8:	beq	1488c <usage@@Base+0x914>
   148dc:	ldrd	r4, [sp, #16]
   148e0:	mov	r3, r1
   148e4:	mov	r2, r0
   148e8:	mul	ip, r0, r5
   148ec:	umull	r6, r7, r0, r4
   148f0:	mla	r1, r4, r1, ip
   148f4:	add	r7, r1, r7
   148f8:	mov	r0, r6
   148fc:	mov	r1, r7
   14900:	bl	1c884 <usage@@Base+0x890c>
   14904:	cmp	r5, r1
   14908:	cmpeq	r4, r0
   1490c:	moveq	r0, r6
   14910:	moveq	r1, r7
   14914:	bne	148b4 <usage@@Base+0x93c>
   14918:	b	1488c <usage@@Base+0x914>
   1491c:	bl	114bc <__stack_chk_fail@plt>
   14920:			; <UNDEFINED> instruction: 0x0001b7b8
   14924:	andeq	r0, r0, r8, asr r1
   14928:	strdeq	r9, [r0], -ip
   1492c:	push	{r2, r3}
   14930:	ldr	r3, [pc, #200]	; 14a00 <usage@@Base+0xa88>
   14934:	push	{r4, r5, r6, lr}
   14938:	mov	r6, r0
   1493c:	ldr	r0, [pc, #192]	; 14a04 <usage@@Base+0xa8c>
   14940:	add	r3, pc, r3
   14944:	mov	r5, r1
   14948:	ldr	r1, [pc, #184]	; 14a08 <usage@@Base+0xa90>
   1494c:	sub	sp, sp, #16
   14950:	ldr	r4, [r3, r0]
   14954:	add	r1, pc, r1
   14958:	ldr	r2, [sp, #32]
   1495c:	ldrb	r0, [r1, #24]
   14960:	ldr	r1, [r4]
   14964:	cmp	r0, #0
   14968:	str	r1, [sp, #12]
   1496c:	beq	149ac <usage@@Base+0xa34>
   14970:	ldr	r1, [pc, #148]	; 14a0c <usage@@Base+0xa94>
   14974:	ldr	r3, [r3, r1]
   14978:	ldr	r3, [r3]
   1497c:	ldr	ip, [r3, #20]
   14980:	ldr	r1, [r3, #24]
   14984:	cmp	ip, r1
   14988:	addcc	r0, ip, #1
   1498c:	strcc	r0, [r3, #20]
   14990:	movcc	r1, #10
   14994:	strbcc	r1, [ip]
   14998:	bcs	149e8 <usage@@Base+0xa70>
   1499c:	ldr	r3, [pc, #108]	; 14a10 <usage@@Base+0xa98>
   149a0:	mov	r1, #0
   149a4:	add	r3, pc, r3
   149a8:	strb	r1, [r3, #24]
   149ac:	add	ip, sp, #36	; 0x24
   149b0:	mov	r0, r6
   149b4:	mov	r1, r5
   149b8:	str	ip, [sp, #8]
   149bc:	mov	r3, ip
   149c0:	bl	189c4 <usage@@Base+0x4a4c>
   149c4:	ldr	r2, [sp, #12]
   149c8:	ldr	r3, [r4]
   149cc:	cmp	r2, r3
   149d0:	bne	149e4 <usage@@Base+0xa6c>
   149d4:	add	sp, sp, #16
   149d8:	pop	{r4, r5, r6, lr}
   149dc:	add	sp, sp, #8
   149e0:	bx	lr
   149e4:	bl	114bc <__stack_chk_fail@plt>
   149e8:	mov	r0, r3
   149ec:	mov	r1, #10
   149f0:	str	r2, [sp, #4]
   149f4:	bl	116fc <__overflow@plt>
   149f8:	ldr	r2, [sp, #4]
   149fc:	b	1499c <usage@@Base+0xa24>
   14a00:			; <UNDEFINED> instruction: 0x0001b6b8
   14a04:	andeq	r0, r0, r8, asr r1
   14a08:	andeq	fp, r1, ip, lsr #17
   14a0c:	andeq	r0, r0, r4, ror #2
   14a10:	andeq	fp, r1, ip, asr r8
   14a14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14a18:	sub	r9, r1, #1
   14a1c:	sub	sp, sp, #12
   14a20:	mov	fp, r0
   14a24:	mov	r8, r2
   14a28:	mov	sl, r3
   14a2c:	mov	r7, #0
   14a30:	mov	r0, fp
   14a34:	mov	r1, #44	; 0x2c
   14a38:	bl	1163c <strchr@plt>
   14a3c:	mov	r3, r9
   14a40:	mov	r4, r3
   14a44:	mov	r5, fp
   14a48:	b	14a58 <usage@@Base+0xae0>
   14a4c:	ldrb	r6, [r5], #1
   14a50:	cmp	r6, ip
   14a54:	bne	14a84 <usage@@Base+0xb0c>
   14a58:	ldrb	ip, [r4, #1]!
   14a5c:	cmp	ip, #0
   14a60:	bne	14a4c <usage@@Base+0xad4>
   14a64:	ldrb	r2, [r5]
   14a68:	cmp	r2, #0
   14a6c:	beq	14a78 <usage@@Base+0xb00>
   14a70:	cmp	r2, #44	; 0x2c
   14a74:	bne	14a84 <usage@@Base+0xb0c>
   14a78:	ldr	r2, [r3, #13]
   14a7c:	cmp	r2, #0
   14a80:	bne	14aec <usage@@Base+0xb74>
   14a84:	add	r3, r3, #16
   14a88:	ldrb	r2, [r3, #-15]
   14a8c:	cmp	r2, #0
   14a90:	bne	14a40 <usage@@Base+0xac8>
   14a94:	cmp	r0, #0
   14a98:	beq	14b10 <usage@@Base+0xb98>
   14a9c:	rsb	r4, fp, r0
   14aa0:	mov	r1, sl
   14aa4:	mov	r2, #5
   14aa8:	mov	r0, #0
   14aac:	bl	114b0 <dcgettext@plt>
   14ab0:	mov	r2, fp
   14ab4:	mov	r3, r4
   14ab8:	mov	r1, #6
   14abc:	mov	r5, r0
   14ac0:	mov	r0, #0
   14ac4:	bl	18650 <usage@@Base+0x46d8>
   14ac8:	ldr	r2, [pc, #80]	; 14b20 <usage@@Base+0xba8>
   14acc:	mov	r3, r5
   14ad0:	add	r2, pc, r2
   14ad4:	str	r0, [sp]
   14ad8:	mov	r0, #0
   14adc:	mov	r1, r0
   14ae0:	bl	1492c <usage@@Base+0x9b4>
   14ae4:	mov	r0, #1
   14ae8:	bl	13f78 <usage@@Base>
   14aec:	cmp	r8, #0
   14af0:	orreq	r2, r2, r7
   14af4:	cmp	r0, #0
   14af8:	addne	fp, r0, #1
   14afc:	movne	r7, r2
   14b00:	bne	14a30 <usage@@Base+0xab8>
   14b04:	mov	r0, r2
   14b08:	add	sp, sp, #12
   14b0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14b10:	mov	r0, fp
   14b14:	bl	11630 <strlen@plt>
   14b18:	mov	r4, r0
   14b1c:	b	14aa0 <usage@@Base+0xb28>
   14b20:	muleq	r0, ip, ip
   14b24:	ldr	r3, [pc, #264]	; 14c34 <usage@@Base+0xcbc>
   14b28:	ldr	ip, [pc, #264]	; 14c38 <usage@@Base+0xcc0>
   14b2c:	add	r3, pc, r3
   14b30:	push	{r4, r5, r6, r7, r8, lr}
   14b34:	bics	r5, r1, #33024	; 0x8100
   14b38:	ldr	r4, [r3, ip]
   14b3c:	sub	sp, sp, #112	; 0x70
   14b40:	mov	r6, r2
   14b44:	mov	r7, r0
   14b48:	ldr	r3, [r4]
   14b4c:	str	r3, [sp, #108]	; 0x6c
   14b50:	bne	14b6c <usage@@Base+0xbf4>
   14b54:	ldr	r2, [sp, #108]	; 0x6c
   14b58:	ldr	r3, [r4]
   14b5c:	cmp	r2, r3
   14b60:	bne	14c20 <usage@@Base+0xca8>
   14b64:	add	sp, sp, #112	; 0x70
   14b68:	pop	{r4, r5, r6, r7, r8, pc}
   14b6c:	mov	r1, #3
   14b70:	bl	19bd4 <usage@@Base+0x5c5c>
   14b74:	subs	r8, r0, #0
   14b78:	blt	14ba8 <usage@@Base+0xc30>
   14b7c:	orr	r5, r8, r5
   14b80:	cmp	r8, r5
   14b84:	beq	14b54 <usage@@Base+0xbdc>
   14b88:	tst	r5, #16384	; 0x4000
   14b8c:	bne	14be8 <usage@@Base+0xc70>
   14b90:	mov	r0, r7
   14b94:	mov	r2, r5
   14b98:	mov	r1, #4
   14b9c:	bl	19bd4 <usage@@Base+0x5c5c>
   14ba0:	cmn	r0, #1
   14ba4:	bne	14b54 <usage@@Base+0xbdc>
   14ba8:	bl	1166c <__errno_location@plt>
   14bac:	ldr	r1, [pc, #136]	; 14c3c <usage@@Base+0xcc4>
   14bb0:	mov	r2, #5
   14bb4:	add	r1, pc, r1
   14bb8:	ldr	r5, [r0]
   14bbc:	mov	r0, #0
   14bc0:	bl	114b0 <dcgettext@plt>
   14bc4:	mov	r7, r0
   14bc8:	mov	r0, r6
   14bcc:	bl	188ec <usage@@Base+0x4974>
   14bd0:	mov	r1, r5
   14bd4:	mov	r2, r7
   14bd8:	mov	r3, r0
   14bdc:	mov	r0, #1
   14be0:	bl	1492c <usage@@Base+0x9b4>
   14be4:	b	14b54 <usage@@Base+0xbdc>
   14be8:	mov	r0, #3
   14bec:	mov	r1, r7
   14bf0:	mov	r2, sp
   14bf4:	bl	11504 <__fxstat64@plt>
   14bf8:	cmp	r0, #0
   14bfc:	bne	14ba8 <usage@@Base+0xc30>
   14c00:	ldr	r3, [sp, #16]
   14c04:	and	r3, r3, #61440	; 0xf000
   14c08:	cmp	r3, #16384	; 0x4000
   14c0c:	beq	14c24 <usage@@Base+0xcac>
   14c10:	bl	1166c <__errno_location@plt>
   14c14:	mov	r3, #20
   14c18:	str	r3, [r0]
   14c1c:	b	14ba8 <usage@@Base+0xc30>
   14c20:	bl	114bc <__stack_chk_fail@plt>
   14c24:	bic	r5, r5, #16384	; 0x4000
   14c28:	cmp	r5, r8
   14c2c:	beq	14b54 <usage@@Base+0xbdc>
   14c30:	b	14b90 <usage@@Base+0xc18>
   14c34:	andeq	fp, r1, ip, asr #9
   14c38:	andeq	r0, r0, r8, asr r1
   14c3c:	andeq	r9, r0, r0, asr #23
   14c40:	ldr	ip, [pc, #308]	; 14d7c <usage@@Base+0xe04>
   14c44:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14c48:	add	ip, pc, ip
   14c4c:	ldr	lr, [pc, #300]	; 14d80 <usage@@Base+0xe08>
   14c50:	mov	r5, r3
   14c54:	sub	sp, sp, #72	; 0x48
   14c58:	mov	r4, r2
   14c5c:	mov	r6, r1
   14c60:	add	r2, sp, #12
   14c64:	ldr	r7, [ip, lr]
   14c68:	mov	r8, r0
   14c6c:	mov	r0, r1
   14c70:	movw	r1, #27906	; 0x6d02
   14c74:	movt	r1, #32796	; 0x801c
   14c78:	ldr	r9, [sp, #104]	; 0x68
   14c7c:	ldr	r3, [r7]
   14c80:	str	r3, [sp, #68]	; 0x44
   14c84:	bl	11534 <ioctl@plt>
   14c88:	mov	r2, r4
   14c8c:	mov	r3, r5
   14c90:	str	r9, [sp]
   14c94:	mov	sl, r0
   14c98:	mov	r0, r6
   14c9c:	bl	11540 <lseek64@plt>
   14ca0:	cmp	r1, #0
   14ca4:	cmpge	sl, #0
   14ca8:	mov	r5, r0
   14cac:	mov	r4, r1
   14cb0:	beq	14cd4 <usage@@Base+0xd5c>
   14cb4:	ldr	r2, [sp, #68]	; 0x44
   14cb8:	mov	r0, r5
   14cbc:	ldr	r3, [r7]
   14cc0:	mov	r1, r4
   14cc4:	cmp	r2, r3
   14cc8:	bne	14d78 <usage@@Base+0xe00>
   14ccc:	add	sp, sp, #72	; 0x48
   14cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14cd4:	mov	r0, r6
   14cd8:	movw	r1, #27906	; 0x6d02
   14cdc:	add	r2, sp, #40	; 0x28
   14ce0:	movt	r1, #32796	; 0x801c
   14ce4:	bl	11534 <ioctl@plt>
   14ce8:	subs	r6, r0, #0
   14cec:	bne	14cb4 <usage@@Base+0xd3c>
   14cf0:	ldr	r2, [sp, #16]
   14cf4:	ldr	r3, [sp, #44]	; 0x2c
   14cf8:	cmp	r2, r3
   14cfc:	bne	14cb4 <usage@@Base+0xd3c>
   14d00:	ldr	r2, [sp, #32]
   14d04:	ldr	r3, [sp, #60]	; 0x3c
   14d08:	cmp	r2, r3
   14d0c:	bne	14cb4 <usage@@Base+0xd3c>
   14d10:	ldr	r2, [sp, #36]	; 0x24
   14d14:	ldr	r3, [sp, #64]	; 0x40
   14d18:	cmp	r2, r3
   14d1c:	bne	14cb4 <usage@@Base+0xd3c>
   14d20:	ldr	r3, [pc, #92]	; 14d84 <usage@@Base+0xe0c>
   14d24:	add	r3, pc, r3
   14d28:	ldr	r3, [r3]
   14d2c:	cmp	r3, #1
   14d30:	beq	14d60 <usage@@Base+0xde8>
   14d34:	ldr	r1, [pc, #76]	; 14d88 <usage@@Base+0xe10>
   14d38:	mov	r2, #5
   14d3c:	add	r1, pc, r1
   14d40:	bl	114b0 <dcgettext@plt>
   14d44:	ldr	ip, [sp, #40]	; 0x28
   14d48:	mov	r3, r8
   14d4c:	mov	r1, r6
   14d50:	str	ip, [sp]
   14d54:	mov	r2, r0
   14d58:	mov	r0, r6
   14d5c:	bl	1492c <usage@@Base+0x9b4>
   14d60:	bl	1166c <__errno_location@plt>
   14d64:	mvn	r5, #0
   14d68:	mov	r3, #0
   14d6c:	mov	r4, r5
   14d70:	str	r3, [r0]
   14d74:	b	14cb4 <usage@@Base+0xd3c>
   14d78:	bl	114bc <__stack_chk_fail@plt>
   14d7c:			; <UNDEFINED> instruction: 0x0001b3b0
   14d80:	andeq	r0, r0, r8, asr r1
   14d84:	andeq	fp, r1, ip, ror #8
   14d88:	andeq	r9, r0, r0, asr sl
   14d8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d90:	subs	r8, r0, #0
   14d94:	sub	sp, sp, #20
   14d98:	mov	r4, r2
   14d9c:	mov	r5, r3
   14da0:	bne	14e5c <usage@@Base+0xee4>
   14da4:	ldr	sl, [pc, #520]	; 14fb4 <usage@@Base+0x103c>
   14da8:	add	sl, pc, sl
   14dac:	add	sl, sl, #728	; 0x2d8
   14db0:	orrs	r1, r4, r5
   14db4:	ldrd	r6, [sl]
   14db8:	beq	14e00 <usage@@Base+0xe88>
   14dbc:	ldr	r9, [pc, #500]	; 14fb8 <usage@@Base+0x1040>
   14dc0:	adds	r6, r6, r4
   14dc4:	adc	r7, r7, r5
   14dc8:	mov	r3, #0
   14dcc:	add	r9, pc, r9
   14dd0:	mov	r0, r6
   14dd4:	mov	r1, r7
   14dd8:	ldr	r2, [r9, #744]	; 0x2e8
   14ddc:	bl	1c83c <usage@@Base+0x88c4>
   14de0:	cmp	r2, r6
   14de4:	sbcs	r1, r3, r7
   14de8:	strd	r2, [sl]
   14dec:	blt	14e6c <usage@@Base+0xef4>
   14df0:	mov	r3, #1
   14df4:	mov	r0, r3
   14df8:	add	sp, sp, #20
   14dfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e00:	orrs	r1, r6, r7
   14e04:	bne	14e1c <usage@@Base+0xea4>
   14e08:	ldr	r3, [pc, #428]	; 14fbc <usage@@Base+0x1044>
   14e0c:	add	r3, pc, r3
   14e10:	ldrd	r2, [r3, #8]
   14e14:	orrs	r1, r2, r3
   14e18:	bne	14df0 <usage@@Base+0xe78>
   14e1c:	cmp	r8, #0
   14e20:	bne	14ea0 <usage@@Base+0xf28>
   14e24:	mov	r2, #0
   14e28:	mov	r3, #0
   14e2c:	ldr	r1, [pc, #396]	; 14fc0 <usage@@Base+0x1048>
   14e30:	add	r1, pc, r1
   14e34:	ldrb	r4, [r1, #748]	; 0x2ec
   14e38:	cmp	r4, #0
   14e3c:	bne	14ec0 <usage@@Base+0xf48>
   14e40:	bl	1166c <__errno_location@plt>
   14e44:	mov	r3, r4
   14e48:	mov	r2, #29
   14e4c:	str	r2, [r0]
   14e50:	mov	r0, r3
   14e54:	add	sp, sp, #20
   14e58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e5c:	ldr	sl, [pc, #352]	; 14fc4 <usage@@Base+0x104c>
   14e60:	add	sl, pc, sl
   14e64:	add	sl, sl, #736	; 0x2e0
   14e68:	b	14db0 <usage@@Base+0xe38>
   14e6c:	subs	r6, r6, r2
   14e70:	sbc	r7, r7, r3
   14e74:	orrs	r3, r6, r7
   14e78:	beq	14df0 <usage@@Base+0xe78>
   14e7c:	orr	r4, r4, r6
   14e80:	orr	r5, r5, r7
   14e84:	orrs	r1, r4, r5
   14e88:	beq	14e08 <usage@@Base+0xe90>
   14e8c:	cmp	r8, #0
   14e90:	bne	14f68 <usage@@Base+0xff0>
   14e94:	mov	r3, #728	; 0x2d8
   14e98:	ldrd	r2, [r3, r9]
   14e9c:	b	14e2c <usage@@Base+0xeb4>
   14ea0:	mov	r4, #0
   14ea4:	mov	r5, #0
   14ea8:	cmp	r8, #1
   14eac:	beq	14ef8 <usage@@Base+0xf80>
   14eb0:	mov	r3, #0
   14eb4:	mov	r0, r3
   14eb8:	add	sp, sp, #20
   14ebc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ec0:	mov	r0, #752	; 0x2f0
   14ec4:	strd	r6, [sp]
   14ec8:	ldrd	r4, [r1, r0]
   14ecc:	mov	r1, #4
   14ed0:	mov	r0, #0
   14ed4:	str	r1, [sp, #8]
   14ed8:	subs	r4, r4, r6
   14edc:	sbc	r5, r5, r7
   14ee0:	subs	r2, r4, r2
   14ee4:	sbc	r3, r5, r3
   14ee8:	bl	11414 <posix_fadvise64@plt>
   14eec:	adds	r3, r0, #1
   14ef0:	movne	r3, #1
   14ef4:	b	14df4 <usage@@Base+0xe7c>
   14ef8:	ldr	r9, [pc, #200]	; 14fc8 <usage@@Base+0x1050>
   14efc:	mvn	r2, #0
   14f00:	mvn	r3, #0
   14f04:	add	r9, pc, r9
   14f08:	ldrd	sl, [r9, #16]
   14f0c:	cmp	fp, r3
   14f10:	cmpeq	sl, r2
   14f14:	beq	14eb0 <usage@@Base+0xf38>
   14f18:	cmp	sl, #0
   14f1c:	sbcs	r3, fp, #0
   14f20:	blt	14f74 <usage@@Base+0xffc>
   14f24:	strd	r6, [sp]
   14f28:	mov	r3, #4
   14f2c:	mov	r2, sl
   14f30:	str	r3, [sp, #8]
   14f34:	mov	r0, #1
   14f38:	mov	r3, fp
   14f3c:	bl	11414 <posix_fadvise64@plt>
   14f40:	ldr	r3, [pc, #132]	; 14fcc <usage@@Base+0x1054>
   14f44:	adds	r6, r6, r4
   14f48:	add	r3, pc, r3
   14f4c:	adc	r7, r7, r5
   14f50:	adds	sl, sl, r6
   14f54:	adc	fp, fp, r7
   14f58:	strd	sl, [r3, #16]
   14f5c:	adds	r3, r0, #1
   14f60:	movne	r3, #1
   14f64:	b	14df4 <usage@@Base+0xe7c>
   14f68:	mov	r3, #736	; 0x2e0
   14f6c:	ldrd	r4, [r9, r3]
   14f70:	b	14ea8 <usage@@Base+0xf30>
   14f74:	mov	r2, #0
   14f78:	mov	r3, #0
   14f7c:	str	r8, [sp]
   14f80:	mov	r0, r8
   14f84:	bl	11540 <lseek64@plt>
   14f88:	adds	r2, r4, r6
   14f8c:	adc	r3, r5, r7
   14f90:	subs	r0, r0, r2
   14f94:	sbc	r1, r1, r3
   14f98:	strd	r0, [r9, #16]
   14f9c:	cmp	r0, #0
   14fa0:	sbcs	r3, r1, #0
   14fa4:	blt	14eb0 <usage@@Base+0xf38>
   14fa8:	mov	sl, r0
   14fac:	mov	fp, r1
   14fb0:	b	14f24 <usage@@Base+0xfac>
   14fb4:	andeq	fp, r1, r8, asr r4
   14fb8:	andeq	fp, r1, r4, lsr r4
   14fbc:	andeq	fp, r1, r4, lsl #7
   14fc0:	ldrdeq	fp, [r1], -r0
   14fc4:	andeq	fp, r1, r0, lsr #7
   14fc8:	andeq	fp, r1, ip, lsl #5
   14fcc:	andeq	fp, r1, r8, asr #4
   14fd0:	ldr	r2, [pc, #64]	; 15018 <usage@@Base+0x10a0>
   14fd4:	push	{r3, lr}
   14fd8:	add	r2, pc, r2
   14fdc:	ldr	r3, [pc, #56]	; 1501c <usage@@Base+0x10a4>
   14fe0:	ldrb	r2, [r2, #24]
   14fe4:	add	r3, pc, r3
   14fe8:	cmp	r2, #0
   14fec:	bne	15010 <usage@@Base+0x1098>
   14ff0:	ldr	r2, [pc, #40]	; 15020 <usage@@Base+0x10a8>
   14ff4:	ldr	r3, [r3, r2]
   14ff8:	ldr	r0, [r3]
   14ffc:	bl	15f8c <usage@@Base+0x2014>
   15000:	cmp	r0, #0
   15004:	popeq	{r3, pc}
   15008:	mov	r0, #1
   1500c:	bl	11468 <_exit@plt>
   15010:	pop	{r3, lr}
   15014:	b	16034 <usage@@Base+0x20bc>
   15018:			; <UNDEFINED> instruction: 0x0001b1b8
   1501c:	andeq	fp, r1, r4, lsl r0
   15020:	andeq	r0, r0, r4, ror #2
   15024:	push	{r4, r5, r6, lr}
   15028:	mov	r0, #0
   1502c:	bl	11774 <close@plt>
   15030:	cmp	r0, #0
   15034:	blt	15090 <usage@@Base+0x1118>
   15038:	mov	r0, #1
   1503c:	bl	11774 <close@plt>
   15040:	cmp	r0, #0
   15044:	popge	{r4, r5, r6, pc}
   15048:	bl	1166c <__errno_location@plt>
   1504c:	ldr	r1, [pc, #132]	; 150d8 <usage@@Base+0x1160>
   15050:	mov	r2, #5
   15054:	add	r1, pc, r1
   15058:	ldr	r4, [r0]
   1505c:	mov	r0, #0
   15060:	bl	114b0 <dcgettext@plt>
   15064:	ldr	r3, [pc, #112]	; 150dc <usage@@Base+0x1164>
   15068:	add	r3, pc, r3
   1506c:	mov	r5, r0
   15070:	ldr	r0, [r3, #764]	; 0x2fc
   15074:	bl	188ec <usage@@Base+0x4974>
   15078:	mov	r1, r4
   1507c:	mov	r2, r5
   15080:	pop	{r4, r5, r6, lr}
   15084:	mov	r3, r0
   15088:	mov	r0, #1
   1508c:	b	1492c <usage@@Base+0x9b4>
   15090:	bl	1166c <__errno_location@plt>
   15094:	ldr	r1, [pc, #68]	; 150e0 <usage@@Base+0x1168>
   15098:	mov	r2, #5
   1509c:	add	r1, pc, r1
   150a0:	ldr	r4, [r0]
   150a4:	mov	r0, #0
   150a8:	bl	114b0 <dcgettext@plt>
   150ac:	ldr	r3, [pc, #48]	; 150e4 <usage@@Base+0x116c>
   150b0:	add	r3, pc, r3
   150b4:	mov	r5, r0
   150b8:	ldr	r0, [r3, #760]	; 0x2f8
   150bc:	bl	188ec <usage@@Base+0x4974>
   150c0:	mov	r1, r4
   150c4:	mov	r2, r5
   150c8:	mov	r3, r0
   150cc:	mov	r0, #1
   150d0:	bl	1492c <usage@@Base+0x9b4>
   150d4:	b	15038 <usage@@Base+0x10c0>
   150d8:	andeq	r9, r0, r8, asr #15
   150dc:	muleq	r1, r8, r1
   150e0:	andeq	r9, r0, r8, ror #14
   150e4:	andeq	fp, r1, r0, asr r1
   150e8:	ldr	r3, [pc, #208]	; 151c0 <usage@@Base+0x1248>
   150ec:	ldr	r2, [pc, #208]	; 151c4 <usage@@Base+0x124c>
   150f0:	add	r3, pc, r3
   150f4:	push	{r4, r5, r6, r7, r8, r9, lr}
   150f8:	sub	sp, sp, #140	; 0x8c
   150fc:	ldr	r9, [r3, r2]
   15100:	add	r6, sp, #4
   15104:	ldr	r4, [pc, #188]	; 151c8 <usage@@Base+0x1250>
   15108:	ldr	r7, [pc, #188]	; 151cc <usage@@Base+0x1254>
   1510c:	add	r4, pc, r4
   15110:	ldr	r3, [r9]
   15114:	add	r7, pc, r7
   15118:	add	r8, r4, #768	; 0x300
   1511c:	str	r3, [sp, #132]	; 0x84
   15120:	ldr	r3, [r7]
   15124:	cmp	r3, #0
   15128:	bne	15138 <usage@@Base+0x11c0>
   1512c:	ldr	r3, [r7, #4]
   15130:	cmp	r3, #0
   15134:	beq	15190 <usage@@Base+0x1218>
   15138:	mov	r1, r8
   1513c:	mov	r2, r6
   15140:	mov	r0, #0
   15144:	bl	11438 <sigprocmask@plt>
   15148:	ldr	r5, [r4]
   1514c:	ldr	r3, [r4, #4]
   15150:	mov	r0, #2
   15154:	mov	r1, r6
   15158:	mov	r2, #0
   1515c:	cmp	r3, #0
   15160:	subne	r3, r3, #1
   15164:	strne	r3, [r4, #4]
   15168:	bl	11438 <sigprocmask@plt>
   1516c:	cmp	r5, #0
   15170:	bne	151a8 <usage@@Base+0x1230>
   15174:	bl	14654 <usage@@Base+0x6dc>
   15178:	ldr	r3, [r7]
   1517c:	cmp	r3, #0
   15180:	bne	15138 <usage@@Base+0x11c0>
   15184:	ldr	r3, [r7, #4]
   15188:	cmp	r3, #0
   1518c:	bne	15138 <usage@@Base+0x11c0>
   15190:	ldr	r2, [sp, #132]	; 0x84
   15194:	ldr	r3, [r9]
   15198:	cmp	r2, r3
   1519c:	bne	151bc <usage@@Base+0x1244>
   151a0:	add	sp, sp, #140	; 0x8c
   151a4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   151a8:	bl	15024 <usage@@Base+0x10ac>
   151ac:	bl	14654 <usage@@Base+0x6dc>
   151b0:	mov	r0, r5
   151b4:	bl	113f0 <raise@plt>
   151b8:	b	15120 <usage@@Base+0x11a8>
   151bc:	bl	114bc <__stack_chk_fail@plt>
   151c0:	andeq	sl, r1, r8, lsl #30
   151c4:	andeq	r0, r0, r8, asr r1
   151c8:	strdeq	fp, [r1], -r4
   151cc:	andeq	fp, r1, ip, ror #1
   151d0:	push	{r4, r5, r6, r7, lr}
   151d4:	mov	r7, r0
   151d8:	sub	sp, sp, #12
   151dc:	mov	r4, r1
   151e0:	mov	r5, r2
   151e4:	b	151f8 <usage@@Base+0x1280>
   151e8:	bl	1166c <__errno_location@plt>
   151ec:	ldr	r3, [r0]
   151f0:	cmp	r3, #4
   151f4:	bne	152ac <usage@@Base+0x1334>
   151f8:	bl	150e8 <usage@@Base+0x1170>
   151fc:	mov	r0, r7
   15200:	mov	r1, r4
   15204:	mov	r2, r5
   15208:	bl	11420 <read@plt>
   1520c:	subs	r6, r0, #0
   15210:	blt	151e8 <usage@@Base+0x1270>
   15214:	beq	152ac <usage@@Base+0x1334>
   15218:	ldr	r3, [pc, #152]	; 152b8 <usage@@Base+0x1340>
   1521c:	add	r3, pc, r3
   15220:	ldrb	r2, [r3, #896]	; 0x380
   15224:	cmp	r2, #0
   15228:	beq	152ac <usage@@Base+0x1334>
   1522c:	ldr	r4, [r3, #900]	; 0x384
   15230:	cmp	r4, #0
   15234:	ble	152a0 <usage@@Base+0x1328>
   15238:	cmp	r5, r4
   1523c:	bls	152a0 <usage@@Base+0x1328>
   15240:	ldr	r3, [pc, #116]	; 152bc <usage@@Base+0x1344>
   15244:	add	r3, pc, r3
   15248:	ldr	r3, [r3]
   1524c:	cmp	r3, #1
   15250:	beq	15290 <usage@@Base+0x1318>
   15254:	ldr	r1, [pc, #100]	; 152c0 <usage@@Base+0x1348>
   15258:	mov	r3, #5
   1525c:	ldr	r2, [pc, #96]	; 152c4 <usage@@Base+0x134c>
   15260:	mov	r0, #0
   15264:	str	r3, [sp]
   15268:	add	r1, pc, r1
   1526c:	add	r2, pc, r2
   15270:	mov	r3, r4
   15274:	bl	11780 <dcngettext@plt>
   15278:	asr	r5, r4, #31
   1527c:	strd	r4, [sp]
   15280:	mov	r2, r0
   15284:	mov	r0, #0
   15288:	mov	r1, r0
   1528c:	bl	1492c <usage@@Base+0x9b4>
   15290:	ldr	r3, [pc, #48]	; 152c8 <usage@@Base+0x1350>
   15294:	mov	r2, #0
   15298:	add	r3, pc, r3
   1529c:	strb	r2, [r3, #896]	; 0x380
   152a0:	ldr	r3, [pc, #36]	; 152cc <usage@@Base+0x1354>
   152a4:	add	r3, pc, r3
   152a8:	str	r6, [r3, #900]	; 0x384
   152ac:	mov	r0, r6
   152b0:	add	sp, sp, #12
   152b4:	pop	{r4, r5, r6, r7, pc}
   152b8:	andeq	sl, r1, r4, ror #31
   152bc:	andeq	sl, r1, ip, asr #30
   152c0:	andeq	r9, r0, ip, asr #11
   152c4:	andeq	r9, r0, r4, lsl #12
   152c8:	andeq	sl, r1, r8, ror #30
   152cc:	andeq	sl, r1, ip, asr pc
   152d0:	push	{r3, r4, r5, r6, r7, lr}
   152d4:	subs	r4, r2, #0
   152d8:	mov	r7, r0
   152dc:	mov	r5, r1
   152e0:	beq	15320 <usage@@Base+0x13a8>
   152e4:	mov	r6, #0
   152e8:	b	152f8 <usage@@Base+0x1380>
   152ec:	subs	r4, r4, r0
   152f0:	add	r6, r6, r0
   152f4:	beq	15318 <usage@@Base+0x13a0>
   152f8:	mov	r1, r5
   152fc:	mov	r0, r7
   15300:	mov	r2, r4
   15304:	bl	151d0 <usage@@Base+0x1258>
   15308:	cmp	r0, #0
   1530c:	add	r5, r5, r0
   15310:	poplt	{r3, r4, r5, r6, r7, pc}
   15314:	bne	152ec <usage@@Base+0x1374>
   15318:	mov	r0, r6
   1531c:	pop	{r3, r4, r5, r6, r7, pc}
   15320:	mov	r0, r4
   15324:	pop	{r3, r4, r5, r6, r7, pc}
   15328:	push	{r4, lr}
   1532c:	mov	r4, r0
   15330:	bl	15024 <usage@@Base+0x10ac>
   15334:	bl	14654 <usage@@Base+0x6dc>
   15338:	bl	150e8 <usage@@Base+0x1170>
   1533c:	mov	r0, r4
   15340:	bl	11624 <exit@plt>
   15344:	push	{r4, r5, r6, r7, lr}
   15348:	sub	sp, sp, #12
   1534c:	ldr	r4, [pc, #132]	; 153d8 <usage@@Base+0x1460>
   15350:	add	r4, pc, r4
   15354:	ldr	r5, [r4, #744]	; 0x2e8
   15358:	ldr	r6, [r4, #904]	; 0x388
   1535c:	add	r0, r6, r5, lsl #1
   15360:	add	r0, r0, #3
   15364:	bl	115ac <malloc@plt>
   15368:	subs	r7, r0, #0
   1536c:	movne	r1, r5
   15370:	beq	1539c <usage@@Base+0x1424>
   15374:	add	r4, r7, r1
   15378:	ldr	r5, [pc, #92]	; 153dc <usage@@Base+0x1464>
   1537c:	add	r4, r4, #1
   15380:	add	r5, pc, r5
   15384:	mov	r0, r4
   15388:	bl	1c464 <usage@@Base+0x84ec>
   1538c:	rsb	r1, r1, r4
   15390:	str	r1, [r5, #908]	; 0x38c
   15394:	add	sp, sp, #12
   15398:	pop	{r4, r5, r6, r7, pc}
   1539c:	ldr	r1, [pc, #60]	; 153e0 <usage@@Base+0x1468>
   153a0:	mov	r2, #5
   153a4:	add	r1, pc, r1
   153a8:	bl	114b0 <dcgettext@plt>
   153ac:	mov	r5, r0
   153b0:	mov	r0, r6
   153b4:	bl	147f8 <usage@@Base+0x880>
   153b8:	mov	r1, r7
   153bc:	mov	r2, r5
   153c0:	mov	r3, r6
   153c4:	str	r0, [sp]
   153c8:	mov	r0, #1
   153cc:	bl	1492c <usage@@Base+0x9b4>
   153d0:	ldr	r1, [r4, #744]	; 0x2e8
   153d4:	b	15374 <usage@@Base+0x13fc>
   153d8:			; <UNDEFINED> instruction: 0x0001aeb0
   153dc:	andeq	sl, r1, r0, lsl #29
   153e0:	andeq	r9, r0, r8, lsl #10
   153e4:	ldr	r2, [pc, #268]	; 154f8 <usage@@Base+0x1580>
   153e8:	push	{r4, r5, r6, lr}
   153ec:	add	r2, pc, r2
   153f0:	sub	sp, sp, #8
   153f4:	ldr	r3, [r2, #912]	; 0x390
   153f8:	tst	r3, #2048	; 0x800
   153fc:	bne	15454 <usage@@Base+0x14dc>
   15400:	ldr	r3, [r2, #908]	; 0x38c
   15404:	cmp	r3, #0
   15408:	beq	15498 <usage@@Base+0x1520>
   1540c:	ldr	r3, [pc, #232]	; 154fc <usage@@Base+0x1584>
   15410:	add	r3, pc, r3
   15414:	ldr	r2, [r3, #908]	; 0x38c
   15418:	str	r2, [r3, #920]	; 0x398
   1541c:	ldr	r3, [pc, #220]	; 15500 <usage@@Base+0x1588>
   15420:	add	r3, pc, r3
   15424:	ldr	r2, [r3, #744]	; 0x2e8
   15428:	sub	r2, r2, #1
   1542c:	cmp	r2, #3
   15430:	bls	154d8 <usage@@Base+0x1560>
   15434:	ldr	r0, [r3, #920]	; 0x398
   15438:	mov	r1, #1
   1543c:	ldr	r3, [r3, #916]	; 0x394
   15440:	mov	r2, #4
   15444:	add	r0, r0, r3
   15448:	add	sp, sp, #8
   1544c:	pop	{r4, r5, r6, lr}
   15450:	b	11690 <memset@plt>
   15454:	ldr	r4, [r2, #916]	; 0x394
   15458:	ldr	r0, [r2, #744]	; 0x2e8
   1545c:	add	r0, r4, r0
   15460:	sub	r0, r0, #1
   15464:	bl	115ac <malloc@plt>
   15468:	subs	r5, r0, #0
   1546c:	beq	154a0 <usage@@Base+0x1528>
   15470:	ldr	r4, [pc, #140]	; 15504 <usage@@Base+0x158c>
   15474:	add	r4, pc, r4
   15478:	ldr	r1, [r4, #744]	; 0x2e8
   1547c:	sub	r3, r1, #1
   15480:	add	r5, r5, r3
   15484:	mov	r0, r5
   15488:	bl	1c464 <usage@@Base+0x84ec>
   1548c:	rsb	r1, r1, r5
   15490:	str	r1, [r4, #920]	; 0x398
   15494:	b	1541c <usage@@Base+0x14a4>
   15498:	bl	15344 <usage@@Base+0x13cc>
   1549c:	b	1540c <usage@@Base+0x1494>
   154a0:	ldr	r1, [pc, #96]	; 15508 <usage@@Base+0x1590>
   154a4:	mov	r2, #5
   154a8:	add	r1, pc, r1
   154ac:	bl	114b0 <dcgettext@plt>
   154b0:	mov	r6, r0
   154b4:	mov	r0, r4
   154b8:	bl	147f8 <usage@@Base+0x880>
   154bc:	mov	r2, r6
   154c0:	mov	r3, r4
   154c4:	mov	r1, r5
   154c8:	str	r0, [sp]
   154cc:	mov	r0, #1
   154d0:	bl	1492c <usage@@Base+0x9b4>
   154d4:	b	15470 <usage@@Base+0x14f8>
   154d8:	ldr	r0, [pc, #44]	; 1550c <usage@@Base+0x1594>
   154dc:	mov	r2, #736	; 0x2e0
   154e0:	ldr	r1, [pc, #40]	; 15510 <usage@@Base+0x1598>
   154e4:	ldr	r3, [pc, #40]	; 15514 <usage@@Base+0x159c>
   154e8:	add	r0, pc, r0
   154ec:	add	r1, pc, r1
   154f0:	add	r3, pc, r3
   154f4:	bl	11798 <__assert_fail@plt>
   154f8:	andeq	sl, r1, r4, lsl lr
   154fc:	strdeq	sl, [r1], -r0
   15500:	andeq	sl, r1, r0, ror #27
   15504:	andeq	sl, r1, ip, lsl #27
   15508:	andeq	r9, r0, ip, lsr r4
   1550c:	andeq	r9, r0, r8, lsr r4
   15510:	andeq	r9, r0, ip, asr r4
   15514:	strdeq	r7, [r0], -r8
   15518:	ldr	ip, [pc, #1072]	; 15950 <usage@@Base+0x19d8>
   1551c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15520:	mov	r4, r0
   15524:	ldr	r0, [pc, #1064]	; 15954 <usage@@Base+0x19dc>
   15528:	sub	sp, sp, #140	; 0x8c
   1552c:	add	ip, pc, ip
   15530:	mov	fp, r3
   15534:	str	r1, [sp, #16]
   15538:	mov	sl, r2
   1553c:	ldr	r0, [ip, r0]
   15540:	mov	r3, ip
   15544:	ldr	r6, [sp, #180]	; 0xb4
   15548:	mov	r7, #0
   1554c:	ldr	r3, [r0]
   15550:	str	r0, [sp, #8]
   15554:	ldr	r5, [r6]
   15558:	str	r3, [sp, #132]	; 0x84
   1555c:	bl	1166c <__errno_location@plt>
   15560:	mvn	r1, #-2147483648	; 0x80000000
   15564:	mov	r3, r7
   15568:	ldr	r2, [sp, #176]	; 0xb0
   1556c:	str	r0, [sp, #12]
   15570:	mvn	r0, #0
   15574:	ldr	ip, [sp, #12]
   15578:	str	r7, [ip]
   1557c:	bl	1c83c <usage@@Base+0x88c4>
   15580:	cmp	fp, r1
   15584:	cmpeq	sl, r0
   15588:	bls	155bc <usage@@Base+0x1644>
   1558c:	mov	r3, #2
   15590:	mov	r2, #0
   15594:	str	r3, [sp]
   15598:	mov	r1, r4
   1559c:	ldr	r0, [sp, #16]
   155a0:	mov	r3, #0
   155a4:	bl	14c40 <usage@@Base+0xcc8>
   155a8:	cmp	r0, #0
   155ac:	sbcs	r2, r1, #0
   155b0:	bge	158f8 <usage@@Base+0x1980>
   155b4:	str	r7, [sp, #20]
   155b8:	b	15660 <usage@@Base+0x16e8>
   155bc:	ldr	ip, [sp, #176]	; 0xb0
   155c0:	mov	r7, #1
   155c4:	ldr	r0, [sp, #16]
   155c8:	mov	r1, r4
   155cc:	str	r7, [sp]
   155d0:	umull	r8, r9, ip, sl
   155d4:	adds	r8, r8, r5
   155d8:	mov	r2, r8
   155dc:	mla	r9, ip, fp, r9
   155e0:	adc	r9, r9, #0
   155e4:	mov	r3, r9
   155e8:	bl	14c40 <usage@@Base+0xcc8>
   155ec:	cmp	r0, #0
   155f0:	sbcs	r2, r1, #0
   155f4:	blt	1562c <usage@@Base+0x16b4>
   155f8:	cmp	r4, #0
   155fc:	beq	15744 <usage@@Base+0x17cc>
   15600:	mov	r3, #0
   15604:	str	r3, [r6]
   15608:	mov	r0, r3
   1560c:	mov	r1, r3
   15610:	ldr	ip, [sp, #8]
   15614:	ldr	r2, [sp, #132]	; 0x84
   15618:	ldr	r3, [ip]
   1561c:	cmp	r2, r3
   15620:	bne	158e8 <usage@@Base+0x1970>
   15624:	add	sp, sp, #140	; 0x8c
   15628:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1562c:	ldr	ip, [sp, #12]
   15630:	mov	r3, #2
   15634:	mov	r2, #0
   15638:	ldr	r0, [sp, #16]
   1563c:	mov	r1, r4
   15640:	ldr	ip, [ip]
   15644:	str	r3, [sp]
   15648:	mov	r3, #0
   1564c:	str	ip, [sp, #20]
   15650:	bl	14c40 <usage@@Base+0xcc8>
   15654:	cmp	r0, #0
   15658:	sbcs	r2, r1, #0
   1565c:	bge	158ec <usage@@Base+0x1974>
   15660:	cmp	r4, #0
   15664:	beq	15720 <usage@@Base+0x17a8>
   15668:	ldr	r3, [pc, #744]	; 15958 <usage@@Base+0x19e0>
   1566c:	add	r3, pc, r3
   15670:	ldr	r3, [r3, #920]	; 0x398
   15674:	cmp	r3, #0
   15678:	beq	1583c <usage@@Base+0x18c4>
   1567c:	ldr	r3, [pc, #728]	; 1595c <usage@@Base+0x19e4>
   15680:	add	r3, pc, r3
   15684:	ldr	r8, [r3, #920]	; 0x398
   15688:	ldr	r7, [pc, #720]	; 15960 <usage@@Base+0x19e8>
   1568c:	mov	r9, #752	; 0x2f0
   15690:	ldr	r5, [pc, #716]	; 15964 <usage@@Base+0x19ec>
   15694:	add	r7, pc, r7
   15698:	add	r5, pc, r5
   1569c:	orrs	r2, sl, fp
   156a0:	ldr	r3, [r7, #928]	; 0x3a0
   156a4:	mov	r0, r4
   156a8:	mov	r1, r8
   156ac:	ldreq	r2, [r6]
   156b0:	ldrne	r2, [sp, #176]	; 0xb0
   156b4:	blx	r3
   156b8:	cmp	r0, #0
   156bc:	blt	1584c <usage@@Base+0x18d4>
   156c0:	beq	15714 <usage@@Base+0x179c>
   156c4:	cmp	r4, #0
   156c8:	bne	156f0 <usage@@Base+0x1778>
   156cc:	ldrd	r2, [r5, r9]
   156d0:	asr	r1, r0, #31
   156d4:	adds	r2, r2, r0
   156d8:	adc	r3, r3, r1
   156dc:	strd	r2, [r5, r9]
   156e0:	cmp	r1, r3
   156e4:	cmpeq	r0, r2
   156e8:	movhi	r2, #1
   156ec:	strbhi	r2, [r5, #924]	; 0x39c
   156f0:	orrs	r3, sl, fp
   156f4:	beq	15600 <usage@@Base+0x1688>
   156f8:	subs	sl, sl, #1
   156fc:	sbc	fp, fp, #0
   15700:	orrs	ip, sl, fp
   15704:	bne	1569c <usage@@Base+0x1724>
   15708:	ldr	r3, [r6]
   1570c:	cmp	r3, #0
   15710:	bne	1569c <usage@@Base+0x1724>
   15714:	mov	r0, sl
   15718:	mov	r1, fp
   1571c:	b	15610 <usage@@Base+0x1698>
   15720:	ldr	r3, [pc, #576]	; 15968 <usage@@Base+0x19f0>
   15724:	add	r3, pc, r3
   15728:	ldr	r3, [r3, #908]	; 0x38c
   1572c:	cmp	r3, #0
   15730:	beq	15844 <usage@@Base+0x18cc>
   15734:	ldr	r3, [pc, #560]	; 1596c <usage@@Base+0x19f4>
   15738:	add	r3, pc, r3
   1573c:	ldr	r8, [r3, #908]	; 0x38c
   15740:	b	15688 <usage@@Base+0x1710>
   15744:	mov	r0, #3
   15748:	mov	r1, r4
   1574c:	add	r2, sp, #24
   15750:	bl	11504 <__fxstat64@plt>
   15754:	cmp	r0, #0
   15758:	bne	157fc <usage@@Base+0x1884>
   1575c:	ldr	r3, [sp, #40]	; 0x28
   15760:	and	r3, r3, #53248	; 0xd000
   15764:	cmp	r3, #32768	; 0x8000
   15768:	bne	15794 <usage@@Base+0x181c>
   1576c:	ldr	r2, [pc, #508]	; 15970 <usage@@Base+0x19f8>
   15770:	mov	r3, #752	; 0x2f0
   15774:	ldrd	r4, [sp, #72]	; 0x48
   15778:	add	r2, pc, r2
   1577c:	ldrd	r6, [r2, r3]
   15780:	adds	r2, r8, r6
   15784:	adc	r3, r9, r7
   15788:	cmp	r5, r3
   1578c:	cmpeq	r4, r2
   15790:	bcc	157cc <usage@@Base+0x1854>
   15794:	mov	r0, #0
   15798:	mov	r1, r0
   1579c:	ldr	ip, [pc, #464]	; 15974 <usage@@Base+0x19fc>
   157a0:	mov	r4, #752	; 0x2f0
   157a4:	add	ip, pc, ip
   157a8:	ldrd	r2, [ip, r4]
   157ac:	adds	r2, r2, r8
   157b0:	adc	r3, r3, r9
   157b4:	strd	r2, [ip, r4]
   157b8:	cmp	r9, r3
   157bc:	cmpeq	r8, r2
   157c0:	movhi	r3, #1
   157c4:	strbhi	r3, [ip, #924]	; 0x39c
   157c8:	b	15610 <usage@@Base+0x1698>
   157cc:	mov	r0, r8
   157d0:	mov	r1, r9
   157d4:	ldr	r2, [sp, #176]	; 0xb0
   157d8:	subs	r0, r0, r4
   157dc:	sbc	r1, r1, r5
   157e0:	mov	r3, #0
   157e4:	mov	r8, r4
   157e8:	mov	r9, r5
   157ec:	subs	r8, r8, r6
   157f0:	sbc	r9, r9, r7
   157f4:	bl	1c884 <usage@@Base+0x890c>
   157f8:	b	1579c <usage@@Base+0x1824>
   157fc:	ldr	ip, [sp, #12]
   15800:	mov	r2, #5
   15804:	ldr	r1, [pc, #364]	; 15978 <usage@@Base+0x1a00>
   15808:	mov	r0, r4
   1580c:	add	r1, pc, r1
   15810:	ldr	r4, [ip]
   15814:	bl	114b0 <dcgettext@plt>
   15818:	mov	r5, r0
   1581c:	ldr	r0, [sp, #16]
   15820:	bl	188ec <usage@@Base+0x4974>
   15824:	mov	r1, r4
   15828:	mov	r2, r5
   1582c:	mov	r3, r0
   15830:	mov	r0, r7
   15834:	bl	1492c <usage@@Base+0x9b4>
   15838:	b	1575c <usage@@Base+0x17e4>
   1583c:	bl	153e4 <usage@@Base+0x146c>
   15840:	b	1567c <usage@@Base+0x1704>
   15844:	bl	15344 <usage@@Base+0x13cc>
   15848:	b	15734 <usage@@Base+0x17bc>
   1584c:	cmp	r4, #0
   15850:	bne	158b0 <usage@@Base+0x1938>
   15854:	ldr	ip, [sp, #12]
   15858:	mov	r2, #5
   1585c:	ldr	r1, [pc, #280]	; 1597c <usage@@Base+0x1a04>
   15860:	mov	r0, r4
   15864:	add	r1, pc, r1
   15868:	ldr	r5, [ip]
   1586c:	bl	114b0 <dcgettext@plt>
   15870:	mov	r6, r0
   15874:	ldr	r0, [sp, #16]
   15878:	bl	188ec <usage@@Base+0x4974>
   1587c:	mov	r1, r5
   15880:	mov	r2, r6
   15884:	mov	r3, r0
   15888:	mov	r0, r4
   1588c:	bl	1492c <usage@@Base+0x9b4>
   15890:	ldr	r3, [pc, #232]	; 15980 <usage@@Base+0x1a08>
   15894:	add	r3, pc, r3
   15898:	ldr	r3, [r3, #912]	; 0x390
   1589c:	tst	r3, #256	; 0x100
   158a0:	beq	158a8 <usage@@Base+0x1930>
   158a4:	bl	14654 <usage@@Base+0x6dc>
   158a8:	mov	r0, #1
   158ac:	bl	15328 <usage@@Base+0x13b0>
   158b0:	ldr	r1, [pc, #204]	; 15984 <usage@@Base+0x1a0c>
   158b4:	mov	r0, #0
   158b8:	add	r1, pc, r1
   158bc:	mov	r2, #5
   158c0:	bl	114b0 <dcgettext@plt>
   158c4:	mov	r4, r0
   158c8:	ldr	r0, [sp, #16]
   158cc:	bl	188ec <usage@@Base+0x4974>
   158d0:	mov	r2, r4
   158d4:	ldr	r1, [sp, #20]
   158d8:	mov	r3, r0
   158dc:	mov	r0, #0
   158e0:	bl	1492c <usage@@Base+0x9b4>
   158e4:	b	158a8 <usage@@Base+0x1930>
   158e8:	bl	114bc <__stack_chk_fail@plt>
   158ec:	ldr	ip, [sp, #20]
   158f0:	cmp	ip, #0
   158f4:	bne	15900 <usage@@Base+0x1988>
   158f8:	mov	ip, #75	; 0x4b
   158fc:	str	ip, [sp, #20]
   15900:	cmp	r4, #0
   15904:	bne	15940 <usage@@Base+0x19c8>
   15908:	ldr	r1, [pc, #120]	; 15988 <usage@@Base+0x1a10>
   1590c:	mov	r2, #5
   15910:	mov	r0, r4
   15914:	add	r1, pc, r1
   15918:	bl	114b0 <dcgettext@plt>
   1591c:	mov	r5, r0
   15920:	ldr	r0, [sp, #16]
   15924:	bl	188ec <usage@@Base+0x4974>
   15928:	ldr	r1, [sp, #20]
   1592c:	mov	r2, r5
   15930:	mov	r3, r0
   15934:	mov	r0, r4
   15938:	bl	1492c <usage@@Base+0x9b4>
   1593c:	b	158a8 <usage@@Base+0x1930>
   15940:	ldr	r1, [pc, #68]	; 1598c <usage@@Base+0x1a14>
   15944:	mov	r0, #0
   15948:	add	r1, pc, r1
   1594c:	b	158bc <usage@@Base+0x1944>
   15950:	andeq	sl, r1, ip, asr #21
   15954:	andeq	r0, r0, r8, asr r1
   15958:	muleq	r1, r4, fp
   1595c:	andeq	sl, r1, r0, lsl #23
   15960:	andeq	sl, r1, ip, ror #22
   15964:	andeq	sl, r1, r8, ror #22
   15968:	ldrdeq	sl, [r1], -ip
   1596c:	andeq	sl, r1, r8, asr #21
   15970:	andeq	sl, r1, r8, lsl #21
   15974:	andeq	sl, r1, ip, asr sl
   15978:	andeq	r9, r0, r8, asr #2
   1597c:	andeq	r9, r0, r0, lsr #2
   15980:	andeq	sl, r1, ip, ror #18
   15984:	strheq	r9, [r0], -ip
   15988:	andeq	r9, r0, r0, asr r0
   1598c:	andeq	r9, r0, ip, lsr #32
   15990:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15994:	mov	r7, r0
   15998:	ldr	r4, [pc, #544]	; 15bc0 <usage@@Base+0x1c48>
   1599c:	sub	sp, sp, #20
   159a0:	mov	r5, r1
   159a4:	add	r4, pc, r4
   159a8:	ldr	r3, [r4, #932]	; 0x3a4
   159ac:	tst	r3, #65536	; 0x10000
   159b0:	beq	159c0 <usage@@Base+0x1a48>
   159b4:	ldr	r3, [r4, #916]	; 0x394
   159b8:	cmp	r3, r1
   159bc:	bhi	15b1c <usage@@Base+0x1ba4>
   159c0:	cmp	r5, #0
   159c4:	beq	15bb8 <usage@@Base+0x1c40>
   159c8:	ldr	r6, [pc, #500]	; 15bc4 <usage@@Base+0x1c4c>
   159cc:	mov	r4, #0
   159d0:	ldr	r3, [pc, #496]	; 15bc8 <usage@@Base+0x1c50>
   159d4:	add	r9, r7, r5
   159d8:	add	r6, pc, r6
   159dc:	mov	r8, r4
   159e0:	add	r3, pc, r3
   159e4:	str	r3, [sp, #8]
   159e8:	ldr	r3, [pc, #476]	; 15bcc <usage@@Base+0x1c54>
   159ec:	mov	sl, #1
   159f0:	add	r3, pc, r3
   159f4:	str	r3, [sp, #12]
   159f8:	bl	150e8 <usage@@Base+0x1170>
   159fc:	ldr	fp, [r6, #912]	; 0x390
   15a00:	strb	r8, [r6, #936]	; 0x3a8
   15a04:	tst	fp, #65536	; 0x10000
   15a08:	beq	15a48 <usage@@Base+0x1ad0>
   15a0c:	mov	r3, r7
   15a10:	mov	r2, r3
   15a14:	ldr	r1, [r2], #4
   15a18:	cmp	r1, #0
   15a1c:	bne	15a34 <usage@@Base+0x1abc>
   15a20:	mov	r3, r2
   15a24:	mov	r2, r3
   15a28:	ldr	r1, [r2], #4
   15a2c:	cmp	r1, #0
   15a30:	beq	15a20 <usage@@Base+0x1aa8>
   15a34:	ldrb	r2, [r3], #1
   15a38:	cmp	r2, #0
   15a3c:	beq	15a34 <usage@@Base+0x1abc>
   15a40:	cmp	r3, r9
   15a44:	bhi	15a98 <usage@@Base+0x1b20>
   15a48:	mov	r0, #1
   15a4c:	add	r1, r7, r4
   15a50:	rsb	r2, r4, r5
   15a54:	bl	116b4 <write@plt>
   15a58:	cmp	r0, #0
   15a5c:	blt	15acc <usage@@Base+0x1b54>
   15a60:	beq	15b0c <usage@@Base+0x1b94>
   15a64:	add	r4, r4, r0
   15a68:	cmp	r5, r4
   15a6c:	bhi	159f8 <usage@@Base+0x1a80>
   15a70:	ldr	r3, [pc, #344]	; 15bd0 <usage@@Base+0x1c58>
   15a74:	add	r3, pc, r3
   15a78:	ldrb	r3, [r3, #937]	; 0x3a9
   15a7c:	cmp	r3, #0
   15a80:	beq	15a8c <usage@@Base+0x1b14>
   15a84:	cmp	r4, #0
   15a88:	bne	15af0 <usage@@Base+0x1b78>
   15a8c:	mov	r0, r4
   15a90:	add	sp, sp, #20
   15a94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15a98:	mov	r3, #0
   15a9c:	str	sl, [sp]
   15aa0:	mov	r0, #1
   15aa4:	mov	r2, r5
   15aa8:	bl	11540 <lseek64@plt>
   15aac:	cmp	r0, #0
   15ab0:	sbcs	r3, r1, #0
   15ab4:	blt	15ae0 <usage@@Base+0x1b68>
   15ab8:	ldr	r3, [sp, #8]
   15abc:	cmp	r5, #0
   15ac0:	mov	r0, r5
   15ac4:	strb	sl, [r3, #936]	; 0x3a8
   15ac8:	bge	15a64 <usage@@Base+0x1aec>
   15acc:	bl	1166c <__errno_location@plt>
   15ad0:	ldr	r3, [r0]
   15ad4:	cmp	r3, #4
   15ad8:	beq	15a68 <usage@@Base+0x1af0>
   15adc:	b	15a70 <usage@@Base+0x1af8>
   15ae0:	ldr	r3, [sp, #12]
   15ae4:	bic	ip, fp, #65536	; 0x10000
   15ae8:	str	ip, [r3, #912]	; 0x390
   15aec:	b	15a48 <usage@@Base+0x1ad0>
   15af0:	mov	r2, r4
   15af4:	mov	r3, #0
   15af8:	mov	r0, #1
   15afc:	bl	14d8c <usage@@Base+0xe14>
   15b00:	mov	r0, r4
   15b04:	add	sp, sp, #20
   15b08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15b0c:	bl	1166c <__errno_location@plt>
   15b10:	mov	r3, #28
   15b14:	str	r3, [r0]
   15b18:	b	15a70 <usage@@Base+0x1af8>
   15b1c:	mov	r1, #3
   15b20:	mov	r0, #1
   15b24:	bl	19bd4 <usage@@Base+0x5c5c>
   15b28:	mov	r1, #4
   15b2c:	bic	r2, r0, #65536	; 0x10000
   15b30:	mov	r0, #1
   15b34:	bl	19bd4 <usage@@Base+0x5c5c>
   15b38:	cmp	r0, #0
   15b3c:	beq	15b90 <usage@@Base+0x1c18>
   15b40:	ldr	r3, [pc, #140]	; 15bd4 <usage@@Base+0x1c5c>
   15b44:	add	r3, pc, r3
   15b48:	ldr	r3, [r3]
   15b4c:	cmp	r3, #1
   15b50:	beq	15b90 <usage@@Base+0x1c18>
   15b54:	bl	1166c <__errno_location@plt>
   15b58:	ldr	r1, [pc, #120]	; 15bd8 <usage@@Base+0x1c60>
   15b5c:	mov	r2, #5
   15b60:	add	r1, pc, r1
   15b64:	ldr	r6, [r0]
   15b68:	mov	r0, #0
   15b6c:	bl	114b0 <dcgettext@plt>
   15b70:	mov	r8, r0
   15b74:	ldr	r0, [r4, #764]	; 0x2fc
   15b78:	bl	188ec <usage@@Base+0x4974>
   15b7c:	mov	r1, r6
   15b80:	mov	r2, r8
   15b84:	mov	r3, r0
   15b88:	mov	r0, #0
   15b8c:	bl	1492c <usage@@Base+0x9b4>
   15b90:	mov	r2, #0
   15b94:	mov	r3, #0
   15b98:	mov	r0, #1
   15b9c:	bl	14d8c <usage@@Base+0xe14>
   15ba0:	ldr	r3, [pc, #52]	; 15bdc <usage@@Base+0x1c64>
   15ba4:	add	r3, pc, r3
   15ba8:	ldr	r2, [r3, #912]	; 0x390
   15bac:	orr	r2, r2, #32768	; 0x8000
   15bb0:	str	r2, [r3, #912]	; 0x390
   15bb4:	b	159c0 <usage@@Base+0x1a48>
   15bb8:	mov	r4, r5
   15bbc:	b	15a8c <usage@@Base+0x1b14>
   15bc0:	andeq	sl, r1, ip, asr r8
   15bc4:	andeq	sl, r1, r8, lsr #16
   15bc8:	andeq	sl, r1, r0, lsr #16
   15bcc:	andeq	sl, r1, r0, lsl r8
   15bd0:	andeq	sl, r1, ip, lsl #15
   15bd4:	andeq	sl, r1, ip, asr #12
   15bd8:	andeq	r8, r0, r8, lsr lr
   15bdc:	andeq	sl, r1, ip, asr r6
   15be0:	push	{r3, r4, r5, r6, r7, lr}
   15be4:	ldr	r4, [pc, #164]	; 15c90 <usage@@Base+0x1d18>
   15be8:	add	r4, pc, r4
   15bec:	ldr	r1, [r4, #916]	; 0x394
   15bf0:	ldr	r0, [r4, #920]	; 0x398
   15bf4:	bl	15990 <usage@@Base+0x1a18>
   15bf8:	ldrd	r2, [r4, #8]
   15bfc:	ldr	r1, [r4, #916]	; 0x394
   15c00:	adds	r2, r2, r0
   15c04:	mov	r5, r0
   15c08:	adc	r3, r3, #0
   15c0c:	cmp	r0, r1
   15c10:	strd	r2, [r4, #8]
   15c14:	bne	15c34 <usage@@Base+0x1cbc>
   15c18:	ldrd	r2, [r4, #48]	; 0x30
   15c1c:	mov	r1, #0
   15c20:	str	r1, [r4, #940]	; 0x3ac
   15c24:	adds	r2, r2, #1
   15c28:	adc	r3, r3, #0
   15c2c:	strd	r2, [r4, #48]	; 0x30
   15c30:	pop	{r3, r4, r5, r6, r7, pc}
   15c34:	bl	1166c <__errno_location@plt>
   15c38:	ldr	r1, [pc, #84]	; 15c94 <usage@@Base+0x1d1c>
   15c3c:	mov	r2, #5
   15c40:	add	r1, pc, r1
   15c44:	ldr	r6, [r0]
   15c48:	mov	r0, #0
   15c4c:	bl	114b0 <dcgettext@plt>
   15c50:	mov	r7, r0
   15c54:	ldr	r0, [r4, #764]	; 0x2fc
   15c58:	bl	188ec <usage@@Base+0x4974>
   15c5c:	mov	r1, r6
   15c60:	mov	r2, r7
   15c64:	mov	r3, r0
   15c68:	mov	r0, #0
   15c6c:	bl	1492c <usage@@Base+0x9b4>
   15c70:	cmp	r5, #0
   15c74:	beq	15c88 <usage@@Base+0x1d10>
   15c78:	ldrd	r2, [r4, #56]	; 0x38
   15c7c:	adds	r2, r2, #1
   15c80:	adc	r3, r3, #0
   15c84:	strd	r2, [r4, #56]	; 0x38
   15c88:	mov	r0, #1
   15c8c:	bl	15328 <usage@@Base+0x13b0>
   15c90:	andeq	sl, r1, r8, lsl r6
   15c94:	andeq	r8, r0, r8, ror sp
   15c98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c9c:	subs	r6, r1, #0
   15ca0:	sub	sp, sp, #12
   15ca4:	beq	15dc0 <usage@@Base+0x1e48>
   15ca8:	ldr	sl, [pc, #316]	; 15dec <usage@@Base+0x1e74>
   15cac:	sub	r8, r0, #1
   15cb0:	ldr	r7, [pc, #312]	; 15df0 <usage@@Base+0x1e78>
   15cb4:	ldr	r2, [pc, #312]	; 15df4 <usage@@Base+0x1e7c>
   15cb8:	add	sl, pc, sl
   15cbc:	ldr	r3, [pc, #308]	; 15df8 <usage@@Base+0x1e80>
   15cc0:	add	r7, pc, r7
   15cc4:	ldr	r4, [pc, #304]	; 15dfc <usage@@Base+0x1e84>
   15cc8:	add	r2, pc, r2
   15ccc:	ldr	r9, [pc, #300]	; 15e00 <usage@@Base+0x1e88>
   15cd0:	add	r3, pc, r3
   15cd4:	str	r2, [sp]
   15cd8:	add	r4, pc, r4
   15cdc:	str	r3, [sp, #4]
   15ce0:	add	r9, pc, r9
   15ce4:	b	15d34 <usage@@Base+0x1dbc>
   15ce8:	ldr	r2, [r7, #944]	; 0x3b0
   15cec:	ldr	r1, [r7, #948]	; 0x3b4
   15cf0:	cmp	r2, r1
   15cf4:	beq	15dc8 <usage@@Base+0x1e50>
   15cf8:	bcs	15d1c <usage@@Base+0x1da4>
   15cfc:	ldr	r1, [r7, #940]	; 0x3ac
   15d00:	ldr	r5, [r7, #916]	; 0x394
   15d04:	add	r0, r1, #1
   15d08:	ldr	ip, [r7, #920]	; 0x398
   15d0c:	cmp	r0, r5
   15d10:	str	r0, [r7, #940]	; 0x3ac
   15d14:	strb	r3, [ip, r1]
   15d18:	bcs	15de0 <usage@@Base+0x1e68>
   15d1c:	mov	ip, r2
   15d20:	ldr	r3, [sp]
   15d24:	subs	r6, r6, #1
   15d28:	add	r2, ip, #1
   15d2c:	str	r2, [r3, #944]	; 0x3b0
   15d30:	beq	15dc0 <usage@@Base+0x1e48>
   15d34:	ldrb	r3, [r8, #1]!
   15d38:	ldrb	r2, [sl, #25]
   15d3c:	cmp	r2, r3
   15d40:	bne	15ce8 <usage@@Base+0x1d70>
   15d44:	ldr	r2, [sp, #4]
   15d48:	ldr	r5, [r2, #944]	; 0x3b0
   15d4c:	ldr	r3, [r2, #948]	; 0x3b4
   15d50:	cmp	r5, r3
   15d54:	bcs	15da8 <usage@@Base+0x1e30>
   15d58:	ldr	fp, [pc, #164]	; 15e04 <usage@@Base+0x1e8c>
   15d5c:	add	fp, pc, fp
   15d60:	b	15d70 <usage@@Base+0x1df8>
   15d64:	ldr	r3, [fp, #948]	; 0x3b4
   15d68:	cmp	r3, r5
   15d6c:	bls	15da8 <usage@@Base+0x1e30>
   15d70:	ldr	r3, [r4, #940]	; 0x3ac
   15d74:	add	r5, r5, #1
   15d78:	ldr	ip, [r4, #916]	; 0x394
   15d7c:	add	r2, r3, #1
   15d80:	ldr	r1, [r4, #920]	; 0x398
   15d84:	ldrb	r0, [r9, #26]
   15d88:	cmp	r2, ip
   15d8c:	str	r2, [r4, #940]	; 0x3ac
   15d90:	strb	r0, [r1, r3]
   15d94:	bcc	15d64 <usage@@Base+0x1dec>
   15d98:	bl	15be0 <usage@@Base+0x1c68>
   15d9c:	ldr	r3, [fp, #948]	; 0x3b4
   15da0:	cmp	r3, r5
   15da4:	bhi	15d70 <usage@@Base+0x1df8>
   15da8:	ldr	r3, [pc, #88]	; 15e08 <usage@@Base+0x1e90>
   15dac:	subs	r6, r6, #1
   15db0:	mov	r2, #0
   15db4:	add	r3, pc, r3
   15db8:	str	r2, [r3, #944]	; 0x3b0
   15dbc:	bne	15d34 <usage@@Base+0x1dbc>
   15dc0:	add	sp, sp, #12
   15dc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15dc8:	ldrd	r0, [r7, #64]	; 0x40
   15dcc:	mov	ip, r2
   15dd0:	adds	r2, r0, #1
   15dd4:	adc	r3, r1, #0
   15dd8:	strd	r2, [r7, #64]	; 0x40
   15ddc:	b	15d20 <usage@@Base+0x1da8>
   15de0:	bl	15be0 <usage@@Base+0x1c68>
   15de4:	ldr	ip, [r7, #944]	; 0x3b0
   15de8:	b	15d20 <usage@@Base+0x1da8>
   15dec:	ldrdeq	sl, [r1], -r8
   15df0:	andeq	sl, r1, r0, asr #10
   15df4:	andeq	sl, r1, r8, lsr r5
   15df8:	andeq	sl, r1, r0, lsr r5
   15dfc:	andeq	sl, r1, r8, lsr #10
   15e00:			; <UNDEFINED> instruction: 0x0001a4b0
   15e04:	andeq	sl, r1, r4, lsr #9
   15e08:	andeq	sl, r1, ip, asr #8
   15e0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15e10:	subs	r8, r1, #0
   15e14:	sub	sp, sp, #12
   15e18:	mov	r7, r0
   15e1c:	beq	15f5c <usage@@Base+0x1fe4>
   15e20:	ldr	r4, [pc, #328]	; 15f70 <usage@@Base+0x1ff8>
   15e24:	mov	sl, #0
   15e28:	ldr	r2, [pc, #324]	; 15f74 <usage@@Base+0x1ffc>
   15e2c:	ldr	r3, [pc, #324]	; 15f78 <usage@@Base+0x2000>
   15e30:	add	r4, pc, r4
   15e34:	ldr	r9, [pc, #320]	; 15f7c <usage@@Base+0x2004>
   15e38:	add	r2, pc, r2
   15e3c:	ldr	r5, [pc, #316]	; 15f80 <usage@@Base+0x2008>
   15e40:	add	r3, pc, r3
   15e44:	ldr	fp, [pc, #312]	; 15f84 <usage@@Base+0x200c>
   15e48:	add	r9, pc, r9
   15e4c:	str	r2, [sp]
   15e50:	add	r5, pc, r5
   15e54:	str	r3, [sp, #4]
   15e58:	add	fp, pc, fp
   15e5c:	b	15ea8 <usage@@Base+0x1f30>
   15e60:	ldr	r1, [pc, #288]	; 15f88 <usage@@Base+0x2010>
   15e64:	mov	r3, #0
   15e68:	ldr	r2, [r4, #940]	; 0x3ac
   15e6c:	sub	sl, sl, #1
   15e70:	add	r1, pc, r1
   15e74:	ldr	ip, [r4, #916]	; 0x394
   15e78:	ldr	r6, [r4, #920]	; 0x398
   15e7c:	ldrb	r0, [r1, #25]
   15e80:	add	r1, r2, #1
   15e84:	cmp	r1, ip
   15e88:	str	r1, [r4, #940]	; 0x3ac
   15e8c:	str	r3, [r4, #952]	; 0x3b8
   15e90:	strb	r0, [r6, r2]
   15e94:	str	r3, [r4, #944]	; 0x3b0
   15e98:	bcs	15f4c <usage@@Base+0x1fd4>
   15e9c:	add	sl, sl, #1
   15ea0:	cmp	r8, sl
   15ea4:	bls	15f5c <usage@@Base+0x1fe4>
   15ea8:	ldr	r3, [r4, #944]	; 0x3b0
   15eac:	ldr	r2, [r4, #948]	; 0x3b4
   15eb0:	add	r1, r3, #1
   15eb4:	ldrb	r6, [r7, sl]
   15eb8:	cmp	r3, r2
   15ebc:	str	r1, [r4, #944]	; 0x3b0
   15ec0:	bcs	15e60 <usage@@Base+0x1ee8>
   15ec4:	ldr	r2, [sp]
   15ec8:	ldr	r3, [r4, #952]	; 0x3b8
   15ecc:	ldrb	r1, [r2, #26]
   15ed0:	cmp	r6, r1
   15ed4:	beq	15f64 <usage@@Base+0x1fec>
   15ed8:	cmp	r3, #0
   15edc:	ldr	ip, [r4, #920]	; 0x398
   15ee0:	ldr	r2, [r4, #940]	; 0x3ac
   15ee4:	ldr	r0, [r4, #916]	; 0x394
   15ee8:	bne	15f08 <usage@@Base+0x1f90>
   15eec:	b	15f34 <usage@@Base+0x1fbc>
   15ef0:	ldr	r3, [r5, #952]	; 0x3b8
   15ef4:	sub	r3, r3, #1
   15ef8:	str	r3, [r5, #952]	; 0x3b8
   15efc:	cmp	r3, #0
   15f00:	beq	15f34 <usage@@Base+0x1fbc>
   15f04:	ldrb	r1, [fp, #26]
   15f08:	add	r3, r2, #1
   15f0c:	strb	r1, [ip, r2]
   15f10:	cmp	r3, r0
   15f14:	str	r3, [r9, #940]	; 0x3ac
   15f18:	mov	r2, r3
   15f1c:	bcc	15ef0 <usage@@Base+0x1f78>
   15f20:	bl	15be0 <usage@@Base+0x1c68>
   15f24:	ldr	ip, [r9, #920]	; 0x398
   15f28:	ldr	r2, [r9, #940]	; 0x3ac
   15f2c:	ldr	r0, [r9, #916]	; 0x394
   15f30:	b	15ef0 <usage@@Base+0x1f78>
   15f34:	add	r3, r2, #1
   15f38:	strb	r6, [ip, r2]
   15f3c:	ldr	r2, [sp, #4]
   15f40:	cmp	r3, r0
   15f44:	str	r3, [r2, #940]	; 0x3ac
   15f48:	bcc	15e9c <usage@@Base+0x1f24>
   15f4c:	add	sl, sl, #1
   15f50:	bl	15be0 <usage@@Base+0x1c68>
   15f54:	cmp	r8, sl
   15f58:	bhi	15ea8 <usage@@Base+0x1f30>
   15f5c:	add	sp, sp, #12
   15f60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15f64:	add	r3, r3, #1
   15f68:	str	r3, [r4, #952]	; 0x3b8
   15f6c:	b	15e9c <usage@@Base+0x1f24>
   15f70:	ldrdeq	sl, [r1], -r0
   15f74:	andeq	sl, r1, r8, asr r3
   15f78:	andeq	sl, r1, r0, asr #7
   15f7c:			; <UNDEFINED> instruction: 0x0001a3b8
   15f80:			; <UNDEFINED> instruction: 0x0001a3b0
   15f84:	andeq	sl, r1, r8, lsr r3
   15f88:	andeq	sl, r1, r0, lsr #6
   15f8c:	push	{r4, r5, r6, lr}
   15f90:	mov	r4, r0
   15f94:	bl	11570 <__fpending@plt>
   15f98:	mov	r6, r0
   15f9c:	mov	r0, r4
   15fa0:	ldr	r4, [r4]
   15fa4:	bl	19b34 <usage@@Base+0x5bbc>
   15fa8:	and	r4, r4, #32
   15fac:	adds	r5, r0, #0
   15fb0:	movne	r5, #1
   15fb4:	cmp	r4, #0
   15fb8:	bne	15fd8 <usage@@Base+0x2060>
   15fbc:	cmp	r5, #0
   15fc0:	beq	15fd0 <usage@@Base+0x2058>
   15fc4:	cmp	r6, #0
   15fc8:	beq	15ff4 <usage@@Base+0x207c>
   15fcc:	mvn	r4, #0
   15fd0:	mov	r0, r4
   15fd4:	pop	{r4, r5, r6, pc}
   15fd8:	cmp	r5, #0
   15fdc:	bne	15fcc <usage@@Base+0x2054>
   15fe0:	bl	1166c <__errno_location@plt>
   15fe4:	mvn	r4, #0
   15fe8:	str	r5, [r0]
   15fec:	mov	r0, r4
   15ff0:	pop	{r4, r5, r6, pc}
   15ff4:	bl	1166c <__errno_location@plt>
   15ff8:	ldr	r4, [r0]
   15ffc:	subs	r4, r4, #9
   16000:	mvnne	r4, #0
   16004:	mov	r0, r4
   16008:	pop	{r4, r5, r6, pc}
   1600c:	ldr	r3, [pc, #8]	; 1601c <usage@@Base+0x20a4>
   16010:	add	r3, pc, r3
   16014:	str	r0, [r3]
   16018:	bx	lr
   1601c:	andeq	sl, r1, r4, ror #13
   16020:	ldr	r3, [pc, #8]	; 16030 <usage@@Base+0x20b8>
   16024:	add	r3, pc, r3
   16028:	strb	r0, [r3, #4]
   1602c:	bx	lr
   16030:	ldrdeq	sl, [r1], -r0
   16034:	push	{r4, r5, r6, r7, lr}
   16038:	sub	sp, sp, #12
   1603c:	ldr	r4, [pc, #228]	; 16128 <usage@@Base+0x21b0>
   16040:	ldr	r3, [pc, #228]	; 1612c <usage@@Base+0x21b4>
   16044:	add	r4, pc, r4
   16048:	ldr	r3, [r4, r3]
   1604c:	ldr	r0, [r3]
   16050:	bl	15f8c <usage@@Base+0x2014>
   16054:	cmp	r0, #0
   16058:	beq	16080 <usage@@Base+0x2108>
   1605c:	ldr	r3, [pc, #204]	; 16130 <usage@@Base+0x21b8>
   16060:	add	r3, pc, r3
   16064:	ldrb	r3, [r3, #4]
   16068:	cmp	r3, #0
   1606c:	beq	160a0 <usage@@Base+0x2128>
   16070:	bl	1166c <__errno_location@plt>
   16074:	ldr	r3, [r0]
   16078:	cmp	r3, #32
   1607c:	bne	160a0 <usage@@Base+0x2128>
   16080:	ldr	r3, [pc, #172]	; 16134 <usage@@Base+0x21bc>
   16084:	ldr	r3, [r4, r3]
   16088:	ldr	r0, [r3]
   1608c:	bl	15f8c <usage@@Base+0x2014>
   16090:	cmp	r0, #0
   16094:	bne	160f4 <usage@@Base+0x217c>
   16098:	add	sp, sp, #12
   1609c:	pop	{r4, r5, r6, r7, pc}
   160a0:	ldr	r1, [pc, #144]	; 16138 <usage@@Base+0x21c0>
   160a4:	mov	r0, #0
   160a8:	mov	r2, #5
   160ac:	add	r1, pc, r1
   160b0:	bl	114b0 <dcgettext@plt>
   160b4:	ldr	r3, [pc, #128]	; 1613c <usage@@Base+0x21c4>
   160b8:	ldr	r5, [pc, r3]
   160bc:	cmp	r5, #0
   160c0:	mov	r6, r0
   160c4:	beq	16104 <usage@@Base+0x218c>
   160c8:	bl	1166c <__errno_location@plt>
   160cc:	ldr	r7, [r0]
   160d0:	mov	r0, r5
   160d4:	bl	18798 <usage@@Base+0x4820>
   160d8:	ldr	r2, [pc, #96]	; 16140 <usage@@Base+0x21c8>
   160dc:	str	r6, [sp]
   160e0:	mov	r1, r7
   160e4:	add	r2, pc, r2
   160e8:	mov	r3, r0
   160ec:	mov	r0, #0
   160f0:	bl	11588 <error@plt>
   160f4:	ldr	r3, [pc, #72]	; 16144 <usage@@Base+0x21cc>
   160f8:	ldr	r3, [r4, r3]
   160fc:	ldr	r0, [r3]
   16100:	bl	11468 <_exit@plt>
   16104:	bl	1166c <__errno_location@plt>
   16108:	ldr	r2, [pc, #56]	; 16148 <usage@@Base+0x21d0>
   1610c:	add	r2, pc, r2
   16110:	mov	r3, r0
   16114:	mov	r0, r5
   16118:	ldr	r1, [r3]
   1611c:	mov	r3, r6
   16120:	bl	11588 <error@plt>
   16124:	b	160f4 <usage@@Base+0x217c>
   16128:			; <UNDEFINED> instruction: 0x00019fb4
   1612c:	andeq	r0, r0, r0, ror r1
   16130:	muleq	r1, r4, r6
   16134:	andeq	r0, r0, r4, ror #2
   16138:	andeq	r8, r0, r8, lsr #26
   1613c:	andeq	sl, r1, ip, lsr r6
   16140:	andeq	r8, r0, r8, lsl #13
   16144:	andeq	r0, r0, r8, ror r1
   16148:	andeq	r8, r0, r4, ror #12
   1614c:	ldrb	r3, [r0]
   16150:	cmp	r3, #47	; 0x2f
   16154:	bne	16170 <usage@@Base+0x21f8>
   16158:	add	r2, r0, #1
   1615c:	mov	r0, r2
   16160:	add	r2, r2, #1
   16164:	ldrb	r3, [r0]
   16168:	cmp	r3, #47	; 0x2f
   1616c:	beq	1615c <usage@@Base+0x21e4>
   16170:	cmp	r3, #0
   16174:	bxeq	lr
   16178:	mov	r2, r0
   1617c:	mov	r1, #0
   16180:	cmp	r3, #47	; 0x2f
   16184:	moveq	r1, #1
   16188:	beq	16198 <usage@@Base+0x2220>
   1618c:	cmp	r1, #0
   16190:	movne	r0, r2
   16194:	movne	r1, #0
   16198:	ldrb	r3, [r2, #1]!
   1619c:	cmp	r3, #0
   161a0:	bne	16180 <usage@@Base+0x2208>
   161a4:	bx	lr
   161a8:	push	{r4, lr}
   161ac:	mov	r4, r0
   161b0:	bl	11630 <strlen@plt>
   161b4:	cmp	r0, #1
   161b8:	popls	{r4, pc}
   161bc:	sub	r3, r0, #1
   161c0:	ldrb	r2, [r4, r3]
   161c4:	cmp	r2, #47	; 0x2f
   161c8:	popne	{r4, pc}
   161cc:	mov	r0, r3
   161d0:	cmp	r0, #1
   161d4:	sub	r3, r3, #1
   161d8:	beq	161ec <usage@@Base+0x2274>
   161dc:	ldrb	r2, [r4, r3]
   161e0:	cmp	r2, #47	; 0x2f
   161e4:	popne	{r4, pc}
   161e8:	b	161cc <usage@@Base+0x2254>
   161ec:	pop	{r4, pc}
   161f0:	push	{r3, r4, r5, r6, r7, lr}
   161f4:	mov	r5, r0
   161f8:	mov	r0, r1
   161fc:	mov	r1, r2
   16200:	mov	r2, r3
   16204:	bl	11594 <open64@plt>
   16208:	subs	r2, r5, r0
   1620c:	mov	r4, r0
   16210:	rsbs	r3, r2, #0
   16214:	adcs	r3, r3, r2
   16218:	orrs	r3, r3, r0, lsr #31
   1621c:	bne	16248 <usage@@Base+0x22d0>
   16220:	mov	r1, r5
   16224:	bl	114c8 <dup2@plt>
   16228:	mov	r7, r0
   1622c:	bl	1166c <__errno_location@plt>
   16230:	ldr	r6, [r0]
   16234:	mov	r5, r0
   16238:	mov	r0, r4
   1623c:	mov	r4, r7
   16240:	bl	11774 <close@plt>
   16244:	str	r6, [r5]
   16248:	mov	r0, r4
   1624c:	pop	{r3, r4, r5, r6, r7, pc}
   16250:	ldr	r3, [pc, #136]	; 162e0 <usage@@Base+0x2368>
   16254:	mov	r0, #1
   16258:	ldr	r2, [pc, #132]	; 162e4 <usage@@Base+0x236c>
   1625c:	add	r3, pc, r3
   16260:	push	{r4, r5, lr}
   16264:	sub	sp, sp, #20
   16268:	ldr	r4, [r3, r2]
   1626c:	add	r5, sp, #4
   16270:	mov	r1, r5
   16274:	ldr	r3, [r4]
   16278:	str	r3, [sp, #12]
   1627c:	bl	1145c <clock_gettime@plt>
   16280:	cmp	r0, #0
   16284:	bne	162b8 <usage@@Base+0x2340>
   16288:	ldr	r0, [sp, #8]
   1628c:	mov	r3, #51712	; 0xca00
   16290:	ldr	r2, [sp, #4]
   16294:	movt	r3, #15258	; 0x3b9a
   16298:	asr	r1, r0, #31
   1629c:	smlal	r0, r1, r3, r2
   162a0:	ldr	r2, [sp, #12]
   162a4:	ldr	r3, [r4]
   162a8:	cmp	r2, r3
   162ac:	bne	162dc <usage@@Base+0x2364>
   162b0:	add	sp, sp, #20
   162b4:	pop	{r4, r5, pc}
   162b8:	mov	r0, r5
   162bc:	bl	162e8 <usage@@Base+0x2370>
   162c0:	ldr	r0, [sp, #8]
   162c4:	ldr	r2, [sp, #4]
   162c8:	mov	r3, #51712	; 0xca00
   162cc:	movt	r3, #15258	; 0x3b9a
   162d0:	asr	r1, r0, #31
   162d4:	smlal	r0, r1, r3, r2
   162d8:	b	162a0 <usage@@Base+0x2328>
   162dc:	bl	114bc <__stack_chk_fail@plt>
   162e0:	muleq	r1, ip, sp
   162e4:	andeq	r0, r0, r8, asr r1
   162e8:	ldr	r3, [pc, #108]	; 1635c <usage@@Base+0x23e4>
   162ec:	mov	r1, r0
   162f0:	ldr	r2, [pc, #104]	; 16360 <usage@@Base+0x23e8>
   162f4:	add	r3, pc, r3
   162f8:	push	{r4, r5, lr}
   162fc:	sub	sp, sp, #20
   16300:	ldr	r4, [r3, r2]
   16304:	mov	r5, r0
   16308:	mov	r0, #0
   1630c:	ldr	r3, [r4]
   16310:	str	r3, [sp, #12]
   16314:	bl	1145c <clock_gettime@plt>
   16318:	cmp	r0, #0
   1631c:	beq	16340 <usage@@Base+0x23c8>
   16320:	mov	r1, #0
   16324:	add	r0, sp, #4
   16328:	bl	11564 <gettimeofday@plt>
   1632c:	ldr	r3, [sp, #8]
   16330:	mov	r1, #1000	; 0x3e8
   16334:	ldr	r2, [sp, #4]
   16338:	mul	r3, r1, r3
   1633c:	stm	r5, {r2, r3}
   16340:	ldr	r2, [sp, #12]
   16344:	ldr	r3, [r4]
   16348:	cmp	r2, r3
   1634c:	bne	16358 <usage@@Base+0x23e0>
   16350:	add	sp, sp, #20
   16354:	pop	{r4, r5, pc}
   16358:	bl	114bc <__stack_chk_fail@plt>
   1635c:	andeq	r9, r1, r4, lsl #26
   16360:	andeq	r0, r0, r8, asr r1
   16364:	andeq	r0, r0, r0
   16368:	ldr	ip, [pc, #1192]	; 16818 <usage@@Base+0x28a0>
   1636c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16370:	vpush	{d8-d9}
   16374:	ands	r4, r3, #32
   16378:	ldr	lr, [pc, #1180]	; 1681c <usage@@Base+0x28a4>
   1637c:	sub	sp, sp, #140	; 0x8c
   16380:	add	ip, pc, ip
   16384:	moveq	r5, #1000	; 0x3e8
   16388:	movne	r5, #1024	; 0x400
   1638c:	str	r4, [sp, #56]	; 0x38
   16390:	mov	r8, r3
   16394:	str	r2, [sp, #28]
   16398:	mov	r3, ip
   1639c:	str	r5, [sp, #60]	; 0x3c
   163a0:	mov	r7, r1
   163a4:	ldr	lr, [ip, lr]
   163a8:	and	r4, r8, #3
   163ac:	mov	r6, r0
   163b0:	str	r4, [sp, #48]	; 0x30
   163b4:	ldr	r3, [lr]
   163b8:	str	lr, [sp, #44]	; 0x2c
   163bc:	str	r3, [sp, #132]	; 0x84
   163c0:	bl	11738 <localeconv@plt>
   163c4:	ldr	r5, [r0]
   163c8:	mov	r4, r0
   163cc:	mov	r0, r5
   163d0:	str	r5, [sp, #52]	; 0x34
   163d4:	bl	11630 <strlen@plt>
   163d8:	sub	r3, r0, #1
   163dc:	mov	fp, r0
   163e0:	cmp	r3, #15
   163e4:	ldrhi	r5, [pc, #1076]	; 16820 <usage@@Base+0x28a8>
   163e8:	movhi	fp, #1
   163ec:	addhi	r5, pc, r5
   163f0:	strhi	r5, [sp, #52]	; 0x34
   163f4:	ldr	r5, [r4, #4]
   163f8:	ldr	r9, [r4, #8]
   163fc:	mov	r0, r5
   16400:	str	r5, [sp, #40]	; 0x28
   16404:	bl	11630 <strlen@plt>
   16408:	cmp	r0, #16
   1640c:	ldrhi	r4, [pc, #1040]	; 16824 <usage@@Base+0x28ac>
   16410:	addhi	r4, pc, r4
   16414:	strhi	r4, [sp, #40]	; 0x28
   16418:	ldrd	r4, [sp, #200]	; 0xc8
   1641c:	ldrd	r0, [sp, #192]	; 0xc0
   16420:	cmp	r5, r1
   16424:	cmpeq	r4, r0
   16428:	ldr	r4, [sp, #28]
   1642c:	add	r4, r4, #648	; 0x288
   16430:	str	r4, [sp, #32]
   16434:	str	r4, [sp, #36]	; 0x24
   16438:	bhi	16670 <usage@@Base+0x26f8>
   1643c:	ldrd	r2, [sp, #200]	; 0xc8
   16440:	bl	1c884 <usage@@Base+0x890c>
   16444:	orrs	r5, r2, r3
   16448:	bne	16488 <usage@@Base+0x2510>
   1644c:	ldrd	r2, [sp, #200]	; 0xc8
   16450:	ldrd	r0, [sp, #192]	; 0xc0
   16454:	bl	1c884 <usage@@Base+0x890c>
   16458:	mul	r2, r0, r7
   1645c:	mov	r3, r1
   16460:	umull	r4, r5, r0, r6
   16464:	mla	r1, r6, r1, r2
   16468:	mov	r2, r0
   1646c:	add	r5, r1, r5
   16470:	mov	r0, r4
   16474:	mov	r1, r5
   16478:	bl	1c884 <usage@@Base+0x890c>
   1647c:	cmp	r1, r7
   16480:	cmpeq	r0, r6
   16484:	beq	16a98 <usage@@Base+0x2b20>
   16488:	mov	r0, r6
   1648c:	mov	r1, r7
   16490:	bl	1c7c8 <usage@@Base+0x8850>
   16494:	vmov	d9, r0, r1
   16498:	ldrd	r0, [sp, #192]	; 0xc0
   1649c:	bl	1c7c8 <usage@@Base+0x8850>
   164a0:	vmov	d8, r0, r1
   164a4:	ldrd	r0, [sp, #200]	; 0xc8
   164a8:	bl	1c7c8 <usage@@Base+0x8850>
   164ac:	tst	r8, #16
   164b0:	vmov	d7, r0, r1
   164b4:	vdiv.f64	d8, d8, d7
   164b8:	vmul.f64	d8, d9, d8
   164bc:	beq	16830 <usage@@Base+0x28b8>
   164c0:	vldr	s15, [sp, #60]	; 0x3c
   164c4:	mov	r6, #0
   164c8:	vcvt.f64.s32	d6, s15
   164cc:	vmov.f64	d7, d6
   164d0:	add	r6, r6, #1
   164d4:	vmov.f64	d5, d7
   164d8:	vmul.f64	d7, d7, d6
   164dc:	vcmpe.f64	d8, d7
   164e0:	vmrs	APSR_nzcv, fpscr
   164e4:	blt	164f0 <usage@@Base+0x2578>
   164e8:	cmp	r6, #8
   164ec:	bne	164d0 <usage@@Base+0x2558>
   164f0:	vdiv.f64	d8, d8, d5
   164f4:	ldr	r4, [sp, #48]	; 0x30
   164f8:	cmp	r4, #1
   164fc:	vmoveq	r0, r1, d8
   16500:	beq	16560 <usage@@Base+0x25e8>
   16504:	vldr	d7, [pc, #772]	; 16810 <usage@@Base+0x2898>
   16508:	vcmpe.f64	d8, d7
   1650c:	vmov	r0, r1, d8
   16510:	vmrs	APSR_nzcv, fpscr
   16514:	bpl	16560 <usage@@Base+0x25e8>
   16518:	bl	1c8d0 <usage@@Base+0x8958>
   1651c:	ldr	r2, [sp, #48]	; 0x30
   16520:	cmp	r2, #0
   16524:	mov	r4, r0
   16528:	mov	r5, r1
   1652c:	movne	r0, #0
   16530:	movne	r1, #0
   16534:	bne	16554 <usage@@Base+0x25dc>
   16538:	bl	1c7c8 <usage@@Base+0x8850>
   1653c:	vmov	d7, r0, r1
   16540:	ldr	r1, [sp, #48]	; 0x30
   16544:	vcmp.f64	d8, d7
   16548:	vmrs	APSR_nzcv, fpscr
   1654c:	moveq	r0, #0
   16550:	movne	r0, #1
   16554:	adds	r0, r0, r4
   16558:	adc	r1, r1, r5
   1655c:	bl	1c7c8 <usage@@Base+0x8850>
   16560:	ldr	r3, [pc, #704]	; 16828 <usage@@Base+0x28b0>
   16564:	mvn	r2, #0
   16568:	strd	r0, [sp]
   1656c:	mov	r1, #1
   16570:	add	r3, pc, r3
   16574:	ldr	r0, [sp, #28]
   16578:	add	r4, fp, r1
   1657c:	bl	11678 <__sprintf_chk@plt>
   16580:	ldr	r0, [sp, #28]
   16584:	bl	11630 <strlen@plt>
   16588:	ldr	r5, [sp, #56]	; 0x38
   1658c:	cmp	r5, #0
   16590:	movne	r3, #1
   16594:	moveq	r3, #2
   16598:	add	r3, r3, r4
   1659c:	mov	fp, r0
   165a0:	cmp	r0, r3
   165a4:	bhi	165c4 <usage@@Base+0x264c>
   165a8:	tst	r8, #8
   165ac:	beq	1687c <usage@@Base+0x2904>
   165b0:	ldr	r5, [sp, #28]
   165b4:	add	r3, r5, r0
   165b8:	ldrb	r3, [r3, #-1]
   165bc:	cmp	r3, #48	; 0x30
   165c0:	bne	1687c <usage@@Base+0x2904>
   165c4:	vmov.f64	d5, #36	; 0x41200000  10.0
   165c8:	ldr	r4, [sp, #48]	; 0x30
   165cc:	cmp	r4, #1
   165d0:	vmul.f64	d8, d8, d5
   165d4:	beq	16638 <usage@@Base+0x26c0>
   165d8:	vldr	d7, [pc, #560]	; 16810 <usage@@Base+0x2898>
   165dc:	vcmpe.f64	d8, d7
   165e0:	vmrs	APSR_nzcv, fpscr
   165e4:	bpl	16638 <usage@@Base+0x26c0>
   165e8:	vmov	r0, r1, d8
   165ec:	bl	1c8d0 <usage@@Base+0x8958>
   165f0:	ldr	r2, [sp, #48]	; 0x30
   165f4:	cmp	r2, #0
   165f8:	mov	r4, r0
   165fc:	mov	r5, r1
   16600:	movne	r0, #0
   16604:	movne	r1, #0
   16608:	bne	16628 <usage@@Base+0x26b0>
   1660c:	bl	1c7c8 <usage@@Base+0x8850>
   16610:	vmov	d7, r0, r1
   16614:	ldr	r1, [sp, #48]	; 0x30
   16618:	vcmp.f64	d8, d7
   1661c:	vmrs	APSR_nzcv, fpscr
   16620:	moveq	r0, #0
   16624:	movne	r0, #1
   16628:	adds	r0, r0, r4
   1662c:	adc	r1, r1, r5
   16630:	bl	1c7c8 <usage@@Base+0x8850>
   16634:	vmov	d8, r0, r1
   16638:	ldr	r3, [pc, #492]	; 1682c <usage@@Base+0x28b4>
   1663c:	mov	r1, #1
   16640:	vmov.f64	d7, #36	; 0x41200000  10.0
   16644:	mvn	r2, #0
   16648:	add	r3, pc, r3
   1664c:	ldr	r0, [sp, #28]
   16650:	mov	r4, #0
   16654:	vdiv.f64	d8, d8, d7
   16658:	vstr	d8, [sp]
   1665c:	bl	11678 <__sprintf_chk@plt>
   16660:	ldr	r0, [sp, #28]
   16664:	bl	11630 <strlen@plt>
   16668:	mov	fp, r0
   1666c:	b	1687c <usage@@Base+0x2904>
   16670:	ldrd	r4, [sp, #192]	; 0xc0
   16674:	orrs	r5, r4, r5
   16678:	beq	16488 <usage@@Base+0x2510>
   1667c:	ldrd	r0, [sp, #200]	; 0xc8
   16680:	ldrd	r2, [sp, #192]	; 0xc0
   16684:	bl	1c884 <usage@@Base+0x890c>
   16688:	orrs	r0, r2, r3
   1668c:	bne	16488 <usage@@Base+0x2510>
   16690:	ldrd	r2, [sp, #192]	; 0xc0
   16694:	ldrd	r0, [sp, #200]	; 0xc8
   16698:	bl	1c884 <usage@@Base+0x890c>
   1669c:	strd	r0, [sp, #16]
   166a0:	mov	r0, r6
   166a4:	mov	r1, r7
   166a8:	ldrd	r2, [sp, #16]
   166ac:	bl	1c884 <usage@@Base+0x890c>
   166b0:	mov	r1, #10
   166b4:	umull	r4, r5, r2, r1
   166b8:	mla	r1, r1, r3, r5
   166bc:	strd	r4, [sp, #64]	; 0x40
   166c0:	ldrd	r2, [sp, #16]
   166c4:	str	r1, [sp, #68]	; 0x44
   166c8:	ldrd	r0, [sp, #64]	; 0x40
   166cc:	bl	1c884 <usage@@Base+0x890c>
   166d0:	mov	r0, r6
   166d4:	mov	r1, r7
   166d8:	adds	r6, r2, r2
   166dc:	adc	r7, r3, r3
   166e0:	ldrd	r2, [sp, #16]
   166e4:	bl	1c884 <usage@@Base+0x890c>
   166e8:	ldrd	r2, [sp, #16]
   166ec:	mov	r4, r0
   166f0:	mov	r5, r1
   166f4:	ldrd	r0, [sp, #64]	; 0x40
   166f8:	bl	1c884 <usage@@Base+0x890c>
   166fc:	str	r0, [sp, #64]	; 0x40
   16700:	ldrd	r0, [sp, #16]
   16704:	cmp	r1, r7
   16708:	cmpeq	r0, r6
   1670c:	bls	16c04 <usage@@Base+0x2c8c>
   16710:	orrs	r1, r6, r7
   16714:	moveq	ip, #0
   16718:	movne	ip, #1
   1671c:	ands	r0, r8, #16
   16720:	str	r0, [sp, #72]	; 0x48
   16724:	beq	16af4 <usage@@Base+0x2b7c>
   16728:	ldr	r2, [sp, #60]	; 0x3c
   1672c:	mov	r3, #0
   16730:	cmp	r5, r3
   16734:	cmpeq	r4, r2
   16738:	strd	r2, [sp, #16]
   1673c:	bcc	16c5c <usage@@Base+0x2ce4>
   16740:	mov	r6, #0
   16744:	mov	sl, ip
   16748:	str	r9, [sp, #80]	; 0x50
   1674c:	mov	ip, r6
   16750:	str	r8, [sp, #84]	; 0x54
   16754:	mov	r9, r3
   16758:	ldr	r6, [sp, #64]	; 0x40
   1675c:	mov	r8, r2
   16760:	str	fp, [sp, #76]	; 0x4c
   16764:	ldr	r7, [sp, #60]	; 0x3c
   16768:	b	1678c <usage@@Base+0x2814>
   1676c:	adds	sl, sl, #0
   16770:	movne	sl, #1
   16774:	cmp	r9, r5
   16778:	cmpeq	r8, r4
   1677c:	add	ip, ip, #1
   16780:	bhi	16c90 <usage@@Base+0x2d18>
   16784:	cmp	ip, #8
   16788:	beq	16c6c <usage@@Base+0x2cf4>
   1678c:	mov	r0, r4
   16790:	mov	r1, r5
   16794:	mov	r2, r8
   16798:	mov	r3, r9
   1679c:	str	ip, [sp, #12]
   167a0:	bl	1c884 <usage@@Base+0x890c>
   167a4:	mov	r1, r7
   167a8:	asr	fp, sl, #1
   167ac:	add	r2, r2, r2, lsl #2
   167b0:	add	r6, r6, r2, lsl #1
   167b4:	mov	r0, r6
   167b8:	bl	1c464 <usage@@Base+0x84ec>
   167bc:	mov	r2, r8
   167c0:	mov	r3, r9
   167c4:	mov	r0, r4
   167c8:	add	fp, fp, r1, lsl #1
   167cc:	mov	r1, r5
   167d0:	bl	1c884 <usage@@Base+0x890c>
   167d4:	add	sl, fp, sl
   167d8:	mov	r4, r0
   167dc:	mov	r5, r1
   167e0:	mov	r0, r6
   167e4:	mov	r1, r7
   167e8:	bl	1c278 <usage@@Base+0x8300>
   167ec:	cmp	r7, fp
   167f0:	ldr	ip, [sp, #12]
   167f4:	mov	r6, r0
   167f8:	bhi	1676c <usage@@Base+0x27f4>
   167fc:	cmp	r7, sl
   16800:	movcs	sl, #2
   16804:	movcc	sl, #3
   16808:	b	16774 <usage@@Base+0x27fc>
   1680c:	nop	{0}
   16810:	andeq	r0, r0, r0
   16814:	mvnsmi	r0, #0
   16818:	andeq	r9, r1, r8, ror ip
   1681c:	andeq	r0, r0, r8, asr r1
   16820:	andeq	r8, r0, r8, lsl #20
   16824:			; <UNDEFINED> instruction: 0x000079b0
   16828:	muleq	r0, r0, r8
   1682c:			; <UNDEFINED> instruction: 0x000087b0
   16830:	ldr	r4, [sp, #48]	; 0x30
   16834:	cmp	r4, #1
   16838:	beq	1684c <usage@@Base+0x28d4>
   1683c:	vldr	d7, [pc, #972]	; 16c10 <usage@@Base+0x2c98>
   16840:	vcmpe.f64	d8, d7
   16844:	vmrs	APSR_nzcv, fpscr
   16848:	bmi	16a44 <usage@@Base+0x2acc>
   1684c:	ldr	r3, [pc, #964]	; 16c18 <usage@@Base+0x2ca0>
   16850:	mov	r1, #1
   16854:	mvn	r2, #0
   16858:	vstr	d8, [sp]
   1685c:	add	r3, pc, r3
   16860:	ldr	r0, [sp, #28]
   16864:	bl	11678 <__sprintf_chk@plt>
   16868:	ldr	r0, [sp, #28]
   1686c:	bl	11630 <strlen@plt>
   16870:	mov	r4, #0
   16874:	mvn	r6, #0
   16878:	mov	fp, r0
   1687c:	ldr	r5, [sp, #32]
   16880:	mov	r2, fp
   16884:	ldr	r1, [sp, #28]
   16888:	rsb	sl, fp, r5
   1688c:	rsb	fp, r4, fp
   16890:	add	fp, sl, fp
   16894:	mov	r0, sl
   16898:	bl	11444 <memmove@plt>
   1689c:	str	fp, [sp, #16]
   168a0:	tst	r8, #4
   168a4:	bne	16958 <usage@@Base+0x29e0>
   168a8:	tst	r8, #128	; 0x80
   168ac:	beq	16928 <usage@@Base+0x29b0>
   168b0:	cmn	r6, #1
   168b4:	beq	16aa4 <usage@@Base+0x2b2c>
   168b8:	and	r3, r8, #256	; 0x100
   168bc:	orrs	r5, r6, r3
   168c0:	beq	16928 <usage@@Base+0x29b0>
   168c4:	tst	r8, #64	; 0x40
   168c8:	bne	16a28 <usage@@Base+0x2ab0>
   168cc:	cmp	r6, #0
   168d0:	ldreq	r2, [sp, #36]	; 0x24
   168d4:	beq	16900 <usage@@Base+0x2988>
   168d8:	ldr	r4, [sp, #56]	; 0x38
   168dc:	ldr	r5, [sp, #36]	; 0x24
   168e0:	cmp	r4, #0
   168e4:	add	r2, r5, #1
   168e8:	beq	16a18 <usage@@Base+0x2aa0>
   168ec:	ldr	r1, [pc, #808]	; 16c1c <usage@@Base+0x2ca4>
   168f0:	add	r1, pc, r1
   168f4:	ldrb	r1, [r1, r6]
   168f8:	ldr	r4, [sp, #36]	; 0x24
   168fc:	strb	r1, [r4]
   16900:	cmp	r3, #0
   16904:	streq	r2, [sp, #36]	; 0x24
   16908:	beq	16928 <usage@@Base+0x29b0>
   1690c:	ldr	r5, [sp, #56]	; 0x38
   16910:	cmp	r5, #0
   16914:	bne	16a04 <usage@@Base+0x2a8c>
   16918:	mov	r3, #66	; 0x42
   1691c:	add	r4, r2, #1
   16920:	strb	r3, [r2]
   16924:	str	r4, [sp, #36]	; 0x24
   16928:	ldr	r5, [sp, #36]	; 0x24
   1692c:	mov	r3, #0
   16930:	ldr	r4, [sp, #44]	; 0x2c
   16934:	mov	r0, sl
   16938:	ldr	r2, [sp, #132]	; 0x84
   1693c:	strb	r3, [r5]
   16940:	ldr	r3, [r4]
   16944:	cmp	r2, r3
   16948:	bne	16db0 <usage@@Base+0x2e38>
   1694c:	add	sp, sp, #140	; 0x8c
   16950:	vpop	{d8-d9}
   16954:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16958:	ldr	r0, [sp, #40]	; 0x28
   1695c:	add	r5, sp, #88	; 0x58
   16960:	ldr	r4, [sp, #16]
   16964:	str	r5, [sp, #16]
   16968:	bl	11630 <strlen@plt>
   1696c:	rsb	fp, sl, r4
   16970:	mov	r1, sl
   16974:	add	r7, sl, fp
   16978:	mov	r3, #41	; 0x29
   1697c:	mov	r2, fp
   16980:	mvn	r5, #0
   16984:	mov	r4, r0
   16988:	add	r0, sp, #88	; 0x58
   1698c:	bl	1151c <__memcpy_chk@plt>
   16990:	mov	ip, r7
   16994:	ldr	sl, [sp, #40]	; 0x28
   16998:	add	r7, sp, #88	; 0x58
   1699c:	b	169b8 <usage@@Base+0x2a40>
   169a0:	rsb	ip, r4, r0
   169a4:	mov	r1, sl
   169a8:	mov	r2, r4
   169ac:	mov	r0, ip
   169b0:	bl	11474 <memcpy@plt>
   169b4:	mov	ip, r0
   169b8:	ldrb	r3, [r9]
   169bc:	cmp	r3, #0
   169c0:	beq	169d4 <usage@@Base+0x2a5c>
   169c4:	cmp	r3, #255	; 0xff
   169c8:	add	r9, r9, #1
   169cc:	movne	r5, r3
   169d0:	moveq	r5, fp
   169d4:	cmp	r5, fp
   169d8:	movcs	r5, fp
   169dc:	rsb	r3, r5, ip
   169e0:	rsb	fp, r5, fp
   169e4:	add	r1, r7, fp
   169e8:	mov	r2, r5
   169ec:	mov	r0, r3
   169f0:	bl	11474 <memcpy@plt>
   169f4:	cmp	fp, #0
   169f8:	bne	169a0 <usage@@Base+0x2a28>
   169fc:	mov	sl, r0
   16a00:	b	168a8 <usage@@Base+0x2930>
   16a04:	cmp	r6, #0
   16a08:	movne	r3, #105	; 0x69
   16a0c:	strbne	r3, [r2]
   16a10:	addne	r2, r2, #1
   16a14:	b	16918 <usage@@Base+0x29a0>
   16a18:	cmp	r6, #1
   16a1c:	moveq	r1, #107	; 0x6b
   16a20:	bne	168ec <usage@@Base+0x2974>
   16a24:	b	168f8 <usage@@Base+0x2980>
   16a28:	ldr	r5, [sp, #28]
   16a2c:	mov	r2, #32
   16a30:	ldr	r4, [sp, #32]
   16a34:	strb	r2, [r5, #648]	; 0x288
   16a38:	add	r4, r4, #1
   16a3c:	str	r4, [sp, #36]	; 0x24
   16a40:	b	168cc <usage@@Base+0x2954>
   16a44:	vmov	r0, r1, d8
   16a48:	bl	1c8d0 <usage@@Base+0x8958>
   16a4c:	ldr	r2, [sp, #48]	; 0x30
   16a50:	cmp	r2, #0
   16a54:	mov	r4, r0
   16a58:	mov	r5, r1
   16a5c:	movne	r0, #0
   16a60:	movne	r1, #0
   16a64:	bne	16a84 <usage@@Base+0x2b0c>
   16a68:	bl	1c7c8 <usage@@Base+0x8850>
   16a6c:	vmov	d7, r0, r1
   16a70:	ldr	r1, [sp, #48]	; 0x30
   16a74:	vcmp.f64	d8, d7
   16a78:	vmrs	APSR_nzcv, fpscr
   16a7c:	moveq	r0, #0
   16a80:	movne	r0, #1
   16a84:	adds	r0, r0, r4
   16a88:	adc	r1, r1, r5
   16a8c:	bl	1c7c8 <usage@@Base+0x8850>
   16a90:	vmov	d8, r0, r1
   16a94:	b	1684c <usage@@Base+0x28d4>
   16a98:	mov	ip, #0
   16a9c:	str	ip, [sp, #64]	; 0x40
   16aa0:	b	1671c <usage@@Base+0x27a4>
   16aa4:	ldrd	r4, [sp, #200]	; 0xc8
   16aa8:	cmp	r5, #0
   16aac:	cmpeq	r4, #1
   16ab0:	bls	16d50 <usage@@Base+0x2dd8>
   16ab4:	ldr	ip, [sp, #60]	; 0x3c
   16ab8:	mov	r6, #1
   16abc:	mov	r2, #1
   16ac0:	mov	r3, #0
   16ac4:	mov	r0, r4
   16ac8:	mov	r1, r5
   16acc:	mul	r4, ip, r3
   16ad0:	umull	r2, r3, r2, ip
   16ad4:	add	r3, r4, r3
   16ad8:	cmp	r1, r3
   16adc:	cmpeq	r0, r2
   16ae0:	bls	168b8 <usage@@Base+0x2940>
   16ae4:	add	r6, r6, #1
   16ae8:	cmp	r6, #8
   16aec:	bne	16acc <usage@@Base+0x2b54>
   16af0:	b	168b8 <usage@@Base+0x2940>
   16af4:	ldr	r0, [sp, #32]
   16af8:	mvn	r6, #0
   16afc:	str	r0, [sp, #16]
   16b00:	ldr	r0, [sp, #48]	; 0x30
   16b04:	cmp	r0, #1
   16b08:	beq	16c20 <usage@@Base+0x2ca8>
   16b0c:	ldr	r0, [sp, #48]	; 0x30
   16b10:	cmp	r0, #0
   16b14:	movne	ip, #0
   16b18:	bne	16b30 <usage@@Base+0x2bb8>
   16b1c:	ldr	r3, [sp, #64]	; 0x40
   16b20:	add	ip, r3, ip
   16b24:	cmp	ip, #0
   16b28:	movle	ip, #0
   16b2c:	movgt	ip, #1
   16b30:	cmp	ip, #0
   16b34:	beq	16bb4 <usage@@Base+0x2c3c>
   16b38:	ldr	r0, [sp, #72]	; 0x48
   16b3c:	adds	r4, r4, #1
   16b40:	adc	r5, r5, #0
   16b44:	cmp	r0, #0
   16b48:	beq	16bb4 <usage@@Base+0x2c3c>
   16b4c:	ldr	r0, [sp, #60]	; 0x3c
   16b50:	mov	r1, #0
   16b54:	mov	r3, r1
   16b58:	mov	r2, r0
   16b5c:	cmp	r3, r5
   16b60:	cmpeq	r2, r4
   16b64:	bne	16bb4 <usage@@Base+0x2c3c>
   16b68:	cmp	r6, #8
   16b6c:	beq	16bb4 <usage@@Base+0x2c3c>
   16b70:	tst	r8, #8
   16b74:	add	r6, r6, #1
   16b78:	movne	r4, #1
   16b7c:	movne	r5, #0
   16b80:	bne	16bb4 <usage@@Base+0x2c3c>
   16b84:	ldr	r4, [sp, #16]
   16b88:	mov	r2, #48	; 0x30
   16b8c:	ldr	r1, [sp, #52]	; 0x34
   16b90:	mov	r5, #0
   16b94:	sub	r3, r4, #1
   16b98:	rsb	r3, fp, r3
   16b9c:	strb	r2, [r4, #-1]
   16ba0:	mov	r2, fp
   16ba4:	str	r3, [sp, #16]
   16ba8:	mov	r0, r3
   16bac:	mov	r4, #1
   16bb0:	bl	11474 <memcpy@plt>
   16bb4:	ldr	r0, [sp, #16]
   16bb8:	sub	r7, r0, #1
   16bbc:	mov	r0, r4
   16bc0:	mov	r1, r5
   16bc4:	mov	r2, #10
   16bc8:	mov	r3, #0
   16bcc:	bl	1c884 <usage@@Base+0x890c>
   16bd0:	mov	sl, r7
   16bd4:	mov	r0, r4
   16bd8:	mov	r1, r5
   16bdc:	mov	r3, #0
   16be0:	add	r2, r2, #48	; 0x30
   16be4:	strb	r2, [r7], #-1
   16be8:	mov	r2, #10
   16bec:	bl	1c884 <usage@@Base+0x890c>
   16bf0:	mov	r4, r0
   16bf4:	mov	r5, r1
   16bf8:	orrs	r1, r4, r5
   16bfc:	bne	16bbc <usage@@Base+0x2c44>
   16c00:	b	168a0 <usage@@Base+0x2928>
   16c04:	movcc	ip, #3
   16c08:	movcs	ip, #2
   16c0c:	b	1671c <usage@@Base+0x27a4>
   16c10:	andeq	r0, r0, r0
   16c14:	mvnsmi	r0, #0
   16c18:	muleq	r0, ip, r5
   16c1c:	strdeq	r8, [r0], -r0
   16c20:	mov	r2, #1
   16c24:	mov	r3, #0
   16c28:	and	r2, r2, r4
   16c2c:	and	r3, r3, r5
   16c30:	adds	r2, r2, ip
   16c34:	adc	r3, r3, ip, asr #31
   16c38:	orr	ip, r2, r3
   16c3c:	ldr	r3, [sp, #64]	; 0x40
   16c40:	cmp	ip, #0
   16c44:	addne	r3, r3, #1
   16c48:	cmp	r3, #5
   16c4c:	mov	ip, r3
   16c50:	movle	ip, #0
   16c54:	movgt	ip, #1
   16c58:	b	16b30 <usage@@Base+0x2bb8>
   16c5c:	ldr	r1, [sp, #32]
   16c60:	mov	r6, #0
   16c64:	str	r1, [sp, #16]
   16c68:	b	16b00 <usage@@Base+0x2b88>
   16c6c:	ldr	r2, [sp, #32]
   16c70:	str	r6, [sp, #64]	; 0x40
   16c74:	mov	r6, ip
   16c78:	ldr	fp, [sp, #76]	; 0x4c
   16c7c:	mov	ip, sl
   16c80:	ldr	r9, [sp, #80]	; 0x50
   16c84:	ldr	r8, [sp, #84]	; 0x54
   16c88:	str	r2, [sp, #16]
   16c8c:	b	16b00 <usage@@Base+0x2b88>
   16c90:	cmp	r5, #0
   16c94:	cmpeq	r4, #9
   16c98:	str	r6, [sp, #64]	; 0x40
   16c9c:	ldr	fp, [sp, #76]	; 0x4c
   16ca0:	mov	r6, ip
   16ca4:	ldrhi	r3, [sp, #32]
   16ca8:	mov	ip, sl
   16cac:	ldr	r9, [sp, #80]	; 0x50
   16cb0:	ldr	r8, [sp, #84]	; 0x54
   16cb4:	strhi	r3, [sp, #16]
   16cb8:	bhi	16b00 <usage@@Base+0x2b88>
   16cbc:	ldr	r3, [sp, #48]	; 0x30
   16cc0:	cmp	r3, #1
   16cc4:	beq	16d58 <usage@@Base+0x2de0>
   16cc8:	adds	r3, sl, #0
   16ccc:	ldr	r1, [sp, #48]	; 0x30
   16cd0:	movne	r3, #1
   16cd4:	cmp	r1, #0
   16cd8:	movne	r3, #0
   16cdc:	cmp	r3, #0
   16ce0:	ldr	r3, [sp, #64]	; 0x40
   16ce4:	beq	16d38 <usage@@Base+0x2dc0>
   16ce8:	add	r3, r3, #1
   16cec:	str	r3, [sp, #64]	; 0x40
   16cf0:	cmp	r3, #10
   16cf4:	beq	16d88 <usage@@Base+0x2e10>
   16cf8:	ldr	r0, [sp, #28]
   16cfc:	ldr	r1, [sp, #64]	; 0x40
   16d00:	add	r2, r0, #644	; 0x284
   16d04:	add	r2, r2, #3
   16d08:	add	r3, r1, #48	; 0x30
   16d0c:	rsb	r2, fp, r2
   16d10:	str	r2, [sp, #16]
   16d14:	strb	r3, [r0, #647]	; 0x287
   16d18:	mov	r2, fp
   16d1c:	ldr	r1, [sp, #52]	; 0x34
   16d20:	mov	r3, #0
   16d24:	ldr	r0, [sp, #16]
   16d28:	str	r3, [sp, #64]	; 0x40
   16d2c:	bl	11474 <memcpy@plt>
   16d30:	ldr	ip, [sp, #64]	; 0x40
   16d34:	b	16b00 <usage@@Base+0x2b88>
   16d38:	cmp	r3, #0
   16d3c:	bne	16cf8 <usage@@Base+0x2d80>
   16d40:	ands	r3, r8, #8
   16d44:	bne	16d74 <usage@@Base+0x2dfc>
   16d48:	str	r3, [sp, #64]	; 0x40
   16d4c:	b	16cf8 <usage@@Base+0x2d80>
   16d50:	mov	r6, #0
   16d54:	b	168b8 <usage@@Base+0x2940>
   16d58:	ldr	r0, [sp, #64]	; 0x40
   16d5c:	and	r3, r0, #1
   16d60:	add	r3, sl, r3
   16d64:	cmp	r3, #2
   16d68:	movle	r3, #0
   16d6c:	movgt	r3, #1
   16d70:	b	16cdc <usage@@Base+0x2d64>
   16d74:	ldr	r1, [sp, #32]
   16d78:	mov	r3, #0
   16d7c:	str	r3, [sp, #64]	; 0x40
   16d80:	str	r1, [sp, #16]
   16d84:	b	16b00 <usage@@Base+0x2b88>
   16d88:	adds	r4, r4, #1
   16d8c:	mov	ip, #0
   16d90:	adc	r5, r5, #0
   16d94:	cmp	r5, #0
   16d98:	cmpeq	r4, #10
   16d9c:	bne	16d40 <usage@@Base+0x2dc8>
   16da0:	ldr	r0, [sp, #32]
   16da4:	str	ip, [sp, #64]	; 0x40
   16da8:	str	r0, [sp, #16]
   16dac:	b	16b00 <usage@@Base+0x2b88>
   16db0:	bl	114bc <__stack_chk_fail@plt>
   16db4:	ldr	r3, [pc, #432]	; 16f6c <usage@@Base+0x2ff4>
   16db8:	push	{r4, r5, r6, r7, r8, r9, lr}
   16dbc:	subs	r4, r0, #0
   16dc0:	ldr	r0, [pc, #424]	; 16f70 <usage@@Base+0x2ff8>
   16dc4:	add	r3, pc, r3
   16dc8:	sub	sp, sp, #20
   16dcc:	mov	r8, r1
   16dd0:	mov	r6, r2
   16dd4:	ldr	r7, [r3, r0]
   16dd8:	ldr	r3, [r7]
   16ddc:	str	r3, [sp, #12]
   16de0:	beq	16f04 <usage@@Base+0x2f8c>
   16de4:	ldrb	r3, [r4]
   16de8:	ldr	r5, [pc, #388]	; 16f74 <usage@@Base+0x2ffc>
   16dec:	cmp	r3, #39	; 0x27
   16df0:	ldr	r1, [pc, #384]	; 16f78 <usage@@Base+0x3000>
   16df4:	addeq	r4, r4, #1
   16df8:	add	r5, pc, r5
   16dfc:	add	r1, pc, r1
   16e00:	mov	r3, #4
   16e04:	mov	r0, r4
   16e08:	add	r2, r5, #12
   16e0c:	moveq	r9, #4
   16e10:	movne	r9, #0
   16e14:	bl	19ef0 <usage@@Base+0x5f78>
   16e18:	cmp	r0, #0
   16e1c:	blt	16e88 <usage@@Base+0x2f10>
   16e20:	add	r0, r5, r0, lsl #2
   16e24:	mov	r4, #1
   16e28:	mov	r5, #0
   16e2c:	strd	r4, [r6]
   16e30:	ldr	r3, [r0, #12]
   16e34:	orr	r9, r9, r3
   16e38:	mov	r0, #0
   16e3c:	str	r9, [r8]
   16e40:	ldrd	r4, [r6]
   16e44:	orrs	r3, r4, r5
   16e48:	bne	16e70 <usage@@Base+0x2ef8>
   16e4c:	ldr	r0, [pc, #296]	; 16f7c <usage@@Base+0x3004>
   16e50:	mov	r5, #0
   16e54:	add	r0, pc, r0
   16e58:	bl	115a0 <getenv@plt>
   16e5c:	cmp	r0, #0
   16e60:	mov	r0, #4
   16e64:	movne	r4, #512	; 0x200
   16e68:	moveq	r4, #1024	; 0x400
   16e6c:	strd	r4, [r6]
   16e70:	ldr	r2, [sp, #12]
   16e74:	ldr	r3, [r7]
   16e78:	cmp	r2, r3
   16e7c:	bne	16f68 <usage@@Base+0x2ff0>
   16e80:	add	sp, sp, #20
   16e84:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16e88:	ldr	ip, [pc, #240]	; 16f80 <usage@@Base+0x3008>
   16e8c:	mov	r3, r6
   16e90:	mov	r0, r4
   16e94:	add	r1, sp, #8
   16e98:	add	ip, pc, ip
   16e9c:	mov	r2, #0
   16ea0:	str	ip, [sp]
   16ea4:	bl	191f4 <usage@@Base+0x527c>
   16ea8:	cmp	r0, #0
   16eac:	movne	r3, #0
   16eb0:	strne	r3, [r8]
   16eb4:	bne	16e40 <usage@@Base+0x2ec8>
   16eb8:	ldrb	r3, [r4]
   16ebc:	sub	r3, r3, #48	; 0x30
   16ec0:	cmp	r3, #9
   16ec4:	bls	16e38 <usage@@Base+0x2ec0>
   16ec8:	ldr	r2, [sp, #8]
   16ecc:	cmp	r4, r2
   16ed0:	beq	16eec <usage@@Base+0x2f74>
   16ed4:	ldrb	r3, [r4, #1]!
   16ed8:	sub	r3, r3, #48	; 0x30
   16edc:	cmp	r3, #9
   16ee0:	bls	16e38 <usage@@Base+0x2ec0>
   16ee4:	cmp	r2, r4
   16ee8:	bne	16ed4 <usage@@Base+0x2f5c>
   16eec:	ldrb	r3, [r2, #-1]
   16ef0:	cmp	r3, #66	; 0x42
   16ef4:	orrne	r9, r9, #128	; 0x80
   16ef8:	beq	16f54 <usage@@Base+0x2fdc>
   16efc:	orr	r9, r9, #32
   16f00:	b	16e38 <usage@@Base+0x2ec0>
   16f04:	ldr	r0, [pc, #120]	; 16f84 <usage@@Base+0x300c>
   16f08:	add	r0, pc, r0
   16f0c:	bl	115a0 <getenv@plt>
   16f10:	subs	r4, r0, #0
   16f14:	bne	16de4 <usage@@Base+0x2e6c>
   16f18:	ldr	r0, [pc, #104]	; 16f88 <usage@@Base+0x3010>
   16f1c:	add	r0, pc, r0
   16f20:	bl	115a0 <getenv@plt>
   16f24:	subs	r4, r0, #0
   16f28:	bne	16de4 <usage@@Base+0x2e6c>
   16f2c:	ldr	r0, [pc, #88]	; 16f8c <usage@@Base+0x3014>
   16f30:	mov	r9, #0
   16f34:	add	r0, pc, r0
   16f38:	bl	115a0 <getenv@plt>
   16f3c:	mov	r3, #0
   16f40:	cmp	r0, #0
   16f44:	movne	r2, #512	; 0x200
   16f48:	moveq	r2, #1024	; 0x400
   16f4c:	strd	r2, [r6]
   16f50:	b	16e38 <usage@@Base+0x2ec0>
   16f54:	ldrb	r3, [r2, #-2]
   16f58:	orr	r9, r9, #384	; 0x180
   16f5c:	cmp	r3, #105	; 0x69
   16f60:	bne	16e38 <usage@@Base+0x2ec0>
   16f64:	b	16efc <usage@@Base+0x2f84>
   16f68:	bl	114bc <__stack_chk_fail@plt>
   16f6c:	andeq	r9, r1, r4, lsr r2
   16f70:	andeq	r0, r0, r8, asr r1
   16f74:	andeq	r7, r0, r8, ror #31
   16f78:	andeq	r9, r1, r4, lsr #1
   16f7c:	muleq	r0, r4, fp
   16f80:	andeq	r7, r0, r8, lsl #31
   16f84:	andeq	r7, r0, r0, lsl #30
   16f88:	strdeq	r7, [r0], -r8
   16f8c:			; <UNDEFINED> instruction: 0x00007ab4
   16f90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16f94:	mov	r9, r3
   16f98:	ldr	r4, [pc, #224]	; 17080 <usage@@Base+0x3108>
   16f9c:	sub	sp, sp, #28
   16fa0:	ldr	ip, [pc, #220]	; 17084 <usage@@Base+0x310c>
   16fa4:	cmp	r0, #2
   16fa8:	add	r4, pc, r4
   16fac:	ldr	r5, [pc, #212]	; 17088 <usage@@Base+0x3110>
   16fb0:	mov	r7, #0
   16fb4:	mov	sl, r2
   16fb8:	ldr	r6, [r4, ip]
   16fbc:	ldr	r8, [sp, #64]	; 0x40
   16fc0:	ldr	fp, [sp, #68]	; 0x44
   16fc4:	ldr	r3, [r6]
   16fc8:	str	r3, [sp, #20]
   16fcc:	ldr	r5, [r4, r5]
   16fd0:	ldr	ip, [r5]
   16fd4:	str	r7, [r5]
   16fd8:	beq	17008 <usage@@Base+0x3090>
   16fdc:	ldr	r3, [pc, #168]	; 1708c <usage@@Base+0x3114>
   16fe0:	mov	r2, #0
   16fe4:	ldr	r0, [sp, #20]
   16fe8:	ldr	r1, [r6]
   16fec:	str	ip, [r5]
   16ff0:	ldr	r3, [r4, r3]
   16ff4:	cmp	r0, r1
   16ff8:	str	r2, [r3]
   16ffc:	bne	1707c <usage@@Base+0x3104>
   17000:	add	sp, sp, #28
   17004:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17008:	ldr	r2, [pc, #128]	; 17090 <usage@@Base+0x3118>
   1700c:	ldr	r3, [pc, #128]	; 17094 <usage@@Base+0x311c>
   17010:	str	r7, [sp]
   17014:	add	r2, pc, r2
   17018:	add	r3, pc, r3
   1701c:	str	ip, [sp, #12]
   17020:	bl	1160c <getopt_long@plt>
   17024:	ldr	ip, [sp, #12]
   17028:	cmn	r0, #1
   1702c:	beq	16fdc <usage@@Base+0x3064>
   17030:	cmp	r0, #104	; 0x68
   17034:	beq	17070 <usage@@Base+0x30f8>
   17038:	cmp	r0, #118	; 0x76
   1703c:	bne	16fdc <usage@@Base+0x3064>
   17040:	ldr	ip, [pc, #80]	; 17098 <usage@@Base+0x3120>
   17044:	add	r0, sp, #72	; 0x48
   17048:	str	r0, [sp, #16]
   1704c:	mov	r1, sl
   17050:	mov	r2, r9
   17054:	mov	r3, r8
   17058:	ldr	ip, [r4, ip]
   1705c:	str	r0, [sp]
   17060:	ldr	r0, [ip]
   17064:	bl	18dfc <usage@@Base+0x4e84>
   17068:	mov	r0, #0
   1706c:	bl	11624 <exit@plt>
   17070:	mov	r0, r7
   17074:	blx	fp
   17078:	b	17040 <usage@@Base+0x30c8>
   1707c:	bl	114bc <__stack_chk_fail@plt>
   17080:	andeq	r9, r1, r0, asr r0
   17084:	andeq	r0, r0, r8, asr r1
   17088:	andeq	r0, r0, r8, lsl #3
   1708c:	andeq	r0, r0, ip, asr r1
   17090:	andeq	r7, r0, r4, lsr lr
   17094:	muleq	r1, r4, lr
   17098:	andeq	r0, r0, r0, ror r1
   1709c:	push	{r3, r4, r5, r6, r7, lr}
   170a0:	subs	r4, r0, #0
   170a4:	ldr	r5, [pc, #172]	; 17158 <usage@@Base+0x31e0>
   170a8:	add	r5, pc, r5
   170ac:	beq	17134 <usage@@Base+0x31bc>
   170b0:	mov	r1, #47	; 0x2f
   170b4:	bl	11720 <strrchr@plt>
   170b8:	subs	r6, r0, #0
   170bc:	beq	17118 <usage@@Base+0x31a0>
   170c0:	add	r7, r6, #1
   170c4:	rsb	r3, r4, r7
   170c8:	cmp	r3, #6
   170cc:	ble	17118 <usage@@Base+0x31a0>
   170d0:	ldr	r1, [pc, #132]	; 1715c <usage@@Base+0x31e4>
   170d4:	sub	r0, r6, #6
   170d8:	mov	r2, #7
   170dc:	add	r1, pc, r1
   170e0:	bl	11750 <strncmp@plt>
   170e4:	cmp	r0, #0
   170e8:	bne	17118 <usage@@Base+0x31a0>
   170ec:	ldr	r1, [pc, #108]	; 17160 <usage@@Base+0x31e8>
   170f0:	mov	r0, r7
   170f4:	mov	r2, #3
   170f8:	add	r1, pc, r1
   170fc:	bl	11750 <strncmp@plt>
   17100:	cmp	r0, #0
   17104:	movne	r4, r7
   17108:	ldreq	r3, [pc, #84]	; 17164 <usage@@Base+0x31ec>
   1710c:	addeq	r4, r6, #4
   17110:	ldreq	r3, [r5, r3]
   17114:	streq	r4, [r3]
   17118:	ldr	r2, [pc, #72]	; 17168 <usage@@Base+0x31f0>
   1711c:	ldr	r3, [pc, #72]	; 1716c <usage@@Base+0x31f4>
   17120:	ldr	r2, [r5, r2]
   17124:	str	r4, [r2]
   17128:	ldr	r3, [r5, r3]
   1712c:	str	r4, [r3]
   17130:	pop	{r3, r4, r5, r6, r7, pc}
   17134:	ldr	r3, [pc, #52]	; 17170 <usage@@Base+0x31f8>
   17138:	mov	r1, #1
   1713c:	ldr	r0, [pc, #48]	; 17174 <usage@@Base+0x31fc>
   17140:	mov	r2, #55	; 0x37
   17144:	ldr	r3, [r5, r3]
   17148:	add	r0, pc, r0
   1714c:	ldr	r3, [r3]
   17150:	bl	11528 <fwrite@plt>
   17154:	bl	11768 <abort@plt>
   17158:	andeq	r8, r1, r0, asr pc
   1715c:			; <UNDEFINED> instruction: 0x00007db8
   17160:	andeq	r7, r0, r4, lsr #27
   17164:	andeq	r0, r0, ip, lsl #3
   17168:	andeq	r0, r0, r0, lsl #3
   1716c:	andeq	r0, r0, ip, ror r1
   17170:	andeq	r0, r0, r4, ror #2
   17174:	andeq	r7, r0, r4, lsl sp
   17178:	push	{r3, lr}
   1717c:	mov	r3, r0
   17180:	mov	r2, #0
   17184:	cmp	r1, #8
   17188:	str	r2, [r3], #4
   1718c:	add	r3, r3, #4
   17190:	str	r2, [r0, #4]
   17194:	str	r2, [r3], #4
   17198:	str	r2, [r3], #4
   1719c:	str	r2, [r3], #4
   171a0:	str	r2, [r3], #4
   171a4:	str	r2, [r3], #4
   171a8:	str	r2, [r3], #4
   171ac:	str	r2, [r3], #4
   171b0:	str	r2, [r3], #4
   171b4:	str	r2, [r3], #4
   171b8:	str	r2, [r3]
   171bc:	beq	171c8 <usage@@Base+0x3250>
   171c0:	str	r1, [r0]
   171c4:	pop	{r3, pc}
   171c8:	bl	11768 <abort@plt>
   171cc:	push	{r4, r5, r6, lr}
   171d0:	mov	r4, r0
   171d4:	mov	r6, r1
   171d8:	mov	r0, #0
   171dc:	mov	r1, r4
   171e0:	mov	r2, #5
   171e4:	bl	114b0 <dcgettext@plt>
   171e8:	cmp	r0, r4
   171ec:	mov	r5, r0
   171f0:	beq	171f8 <usage@@Base+0x3280>
   171f4:	pop	{r4, r5, r6, pc}
   171f8:	bl	1a270 <usage@@Base+0x62f8>
   171fc:	ldrb	r3, [r0]
   17200:	bic	r3, r3, #32
   17204:	cmp	r3, #85	; 0x55
   17208:	bne	1727c <usage@@Base+0x3304>
   1720c:	ldrb	r3, [r0, #1]
   17210:	bic	r3, r3, #32
   17214:	cmp	r3, #84	; 0x54
   17218:	bne	17268 <usage@@Base+0x32f0>
   1721c:	ldrb	r3, [r0, #2]
   17220:	bic	r3, r3, #32
   17224:	cmp	r3, #70	; 0x46
   17228:	bne	17268 <usage@@Base+0x32f0>
   1722c:	ldrb	r3, [r0, #3]
   17230:	cmp	r3, #45	; 0x2d
   17234:	bne	17268 <usage@@Base+0x32f0>
   17238:	ldrb	r3, [r0, #4]
   1723c:	cmp	r3, #56	; 0x38
   17240:	bne	17268 <usage@@Base+0x32f0>
   17244:	ldrb	r3, [r0, #5]
   17248:	cmp	r3, #0
   1724c:	bne	17268 <usage@@Base+0x32f0>
   17250:	ldrb	r3, [r5]
   17254:	cmp	r3, #96	; 0x60
   17258:	beq	172f4 <usage@@Base+0x337c>
   1725c:	ldr	r0, [pc, #180]	; 17318 <usage@@Base+0x33a0>
   17260:	add	r0, pc, r0
   17264:	pop	{r4, r5, r6, pc}
   17268:	cmp	r6, #7
   1726c:	beq	17300 <usage@@Base+0x3388>
   17270:	ldr	r0, [pc, #164]	; 1731c <usage@@Base+0x33a4>
   17274:	add	r0, pc, r0
   17278:	pop	{r4, r5, r6, pc}
   1727c:	cmp	r3, #71	; 0x47
   17280:	bne	17268 <usage@@Base+0x32f0>
   17284:	ldrb	r3, [r0, #1]
   17288:	bic	r3, r3, #32
   1728c:	cmp	r3, #66	; 0x42
   17290:	bne	17268 <usage@@Base+0x32f0>
   17294:	ldrb	r3, [r0, #2]
   17298:	cmp	r3, #49	; 0x31
   1729c:	bne	17268 <usage@@Base+0x32f0>
   172a0:	ldrb	r3, [r0, #3]
   172a4:	cmp	r3, #56	; 0x38
   172a8:	bne	17268 <usage@@Base+0x32f0>
   172ac:	ldrb	r3, [r0, #4]
   172b0:	cmp	r3, #48	; 0x30
   172b4:	bne	17268 <usage@@Base+0x32f0>
   172b8:	ldrb	r3, [r0, #5]
   172bc:	cmp	r3, #51	; 0x33
   172c0:	bne	17268 <usage@@Base+0x32f0>
   172c4:	ldrb	r3, [r0, #6]
   172c8:	cmp	r3, #48	; 0x30
   172cc:	bne	17268 <usage@@Base+0x32f0>
   172d0:	ldrb	r3, [r0, #7]
   172d4:	cmp	r3, #0
   172d8:	bne	17268 <usage@@Base+0x32f0>
   172dc:	ldrb	r3, [r5]
   172e0:	cmp	r3, #96	; 0x60
   172e4:	beq	1730c <usage@@Base+0x3394>
   172e8:	ldr	r0, [pc, #48]	; 17320 <usage@@Base+0x33a8>
   172ec:	add	r0, pc, r0
   172f0:	pop	{r4, r5, r6, pc}
   172f4:	ldr	r0, [pc, #40]	; 17324 <usage@@Base+0x33ac>
   172f8:	add	r0, pc, r0
   172fc:	pop	{r4, r5, r6, pc}
   17300:	ldr	r0, [pc, #32]	; 17328 <usage@@Base+0x33b0>
   17304:	add	r0, pc, r0
   17308:	pop	{r4, r5, r6, pc}
   1730c:	ldr	r0, [pc, #24]	; 1732c <usage@@Base+0x33b4>
   17310:	add	r0, pc, r0
   17314:	pop	{r4, r5, r6, pc}
   17318:	andeq	r7, r0, r0, ror #24
   1731c:	andeq	r7, r0, r0, ror #14
   17320:	ldrdeq	r7, [r0], -r8
   17324:	ldrdeq	r7, [r0], -r8
   17328:	andeq	r7, r0, r4, asr #23
   1732c:			; <UNDEFINED> instruction: 0x00007bbc
   17330:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17334:	sub	sp, sp, #124	; 0x7c
   17338:	ldr	ip, [pc, #3304]	; 18028 <usage@@Base+0x40b0>
   1733c:	mov	sl, r1
   17340:	str	r0, [sp, #40]	; 0x28
   17344:	mov	r8, r3
   17348:	ldr	r0, [pc, #3292]	; 1802c <usage@@Base+0x40b4>
   1734c:	add	ip, pc, ip
   17350:	str	r2, [sp, #32]
   17354:	ldr	r1, [sp, #164]	; 0xa4
   17358:	mov	r3, ip
   1735c:	ldr	r0, [ip, r0]
   17360:	ldr	r2, [sp, #172]	; 0xac
   17364:	ubfx	r1, r1, #1, #1
   17368:	str	r1, [sp, #36]	; 0x24
   1736c:	str	r0, [sp, #56]	; 0x38
   17370:	ldr	r0, [sp, #168]	; 0xa8
   17374:	ldr	r1, [sp, #176]	; 0xb0
   17378:	str	r2, [sp, #72]	; 0x48
   1737c:	str	r0, [sp, #48]	; 0x30
   17380:	ldr	r0, [sp, #56]	; 0x38
   17384:	str	r1, [sp, #68]	; 0x44
   17388:	ldr	r3, [r0]
   1738c:	str	r3, [sp, #116]	; 0x74
   17390:	bl	1154c <__ctype_get_mb_cur_max@plt>
   17394:	ldr	r2, [sp, #160]	; 0xa0
   17398:	str	r0, [sp, #64]	; 0x40
   1739c:	cmp	r2, #8
   173a0:	addls	pc, pc, r2, lsl #2
   173a4:	b	17f04 <usage@@Base+0x3f8c>
   173a8:	b	173cc <usage@@Base+0x3454>
   173ac:	b	17c1c <usage@@Base+0x3ca4>
   173b0:	b	17c4c <usage@@Base+0x3cd4>
   173b4:	b	17afc <usage@@Base+0x3b84>
   173b8:	b	17b3c <usage@@Base+0x3bc4>
   173bc:	b	17b68 <usage@@Base+0x3bf0>
   173c0:	b	17b88 <usage@@Base+0x3c10>
   173c4:	b	17b88 <usage@@Base+0x3c10>
   173c8:	b	17b88 <usage@@Base+0x3c10>
   173cc:	mov	r2, #0
   173d0:	str	r2, [sp, #36]	; 0x24
   173d4:	mov	r9, r2
   173d8:	str	r2, [sp, #24]
   173dc:	str	r2, [sp, #28]
   173e0:	str	r2, [sp, #52]	; 0x34
   173e4:	ldr	r0, [sp, #36]	; 0x24
   173e8:	mov	fp, #0
   173ec:	ldr	r1, [sp, #24]
   173f0:	eor	r2, r0, #1
   173f4:	eor	r3, r1, #1
   173f8:	and	r3, r2, r3
   173fc:	and	r2, r1, r0
   17400:	str	r3, [sp, #44]	; 0x2c
   17404:	str	r2, [sp, #76]	; 0x4c
   17408:	cmn	r8, #1
   1740c:	beq	1778c <usage@@Base+0x3814>
   17410:	subs	r3, fp, r8
   17414:	movne	r3, #1
   17418:	cmp	r3, #0
   1741c:	beq	177a4 <usage@@Base+0x382c>
   17420:	ldr	r3, [sp, #28]
   17424:	ldr	r0, [sp, #24]
   17428:	adds	r7, r3, #0
   1742c:	movne	r7, #1
   17430:	ands	r6, r7, r0
   17434:	bne	17c90 <usage@@Base+0x3d18>
   17438:	ldr	r1, [sp, #32]
   1743c:	add	r5, r1, fp
   17440:	ldrb	r4, [r5]
   17444:	cmp	r4, #126	; 0x7e
   17448:	addls	pc, pc, r4, lsl #2
   1744c:	b	17a10 <usage@@Base+0x3a98>
   17450:	b	1791c <usage@@Base+0x39a4>
   17454:	b	17a10 <usage@@Base+0x3a98>
   17458:	b	17a10 <usage@@Base+0x3a98>
   1745c:	b	17a10 <usage@@Base+0x3a98>
   17460:	b	17a10 <usage@@Base+0x3a98>
   17464:	b	17a10 <usage@@Base+0x3a98>
   17468:	b	17a10 <usage@@Base+0x3a98>
   1746c:	b	17904 <usage@@Base+0x398c>
   17470:	b	178ec <usage@@Base+0x3974>
   17474:	b	17914 <usage@@Base+0x399c>
   17478:	b	1790c <usage@@Base+0x3994>
   1747c:	b	178fc <usage@@Base+0x3984>
   17480:	b	178f4 <usage@@Base+0x397c>
   17484:	b	178b8 <usage@@Base+0x3940>
   17488:	b	17a10 <usage@@Base+0x3a98>
   1748c:	b	17a10 <usage@@Base+0x3a98>
   17490:	b	17a10 <usage@@Base+0x3a98>
   17494:	b	17a10 <usage@@Base+0x3a98>
   17498:	b	17a10 <usage@@Base+0x3a98>
   1749c:	b	17a10 <usage@@Base+0x3a98>
   174a0:	b	17a10 <usage@@Base+0x3a98>
   174a4:	b	17a10 <usage@@Base+0x3a98>
   174a8:	b	17a10 <usage@@Base+0x3a98>
   174ac:	b	17a10 <usage@@Base+0x3a98>
   174b0:	b	17a10 <usage@@Base+0x3a98>
   174b4:	b	17a10 <usage@@Base+0x3a98>
   174b8:	b	17a10 <usage@@Base+0x3a98>
   174bc:	b	17a10 <usage@@Base+0x3a98>
   174c0:	b	17a10 <usage@@Base+0x3a98>
   174c4:	b	17a10 <usage@@Base+0x3a98>
   174c8:	b	17a10 <usage@@Base+0x3a98>
   174cc:	b	17a10 <usage@@Base+0x3a98>
   174d0:	b	17844 <usage@@Base+0x38cc>
   174d4:	b	17844 <usage@@Base+0x38cc>
   174d8:	b	17844 <usage@@Base+0x38cc>
   174dc:	b	1783c <usage@@Base+0x38c4>
   174e0:	b	17844 <usage@@Base+0x38cc>
   174e4:	b	17718 <usage@@Base+0x37a0>
   174e8:	b	17844 <usage@@Base+0x38cc>
   174ec:	b	179b8 <usage@@Base+0x3a40>
   174f0:	b	17844 <usage@@Base+0x38cc>
   174f4:	b	17844 <usage@@Base+0x38cc>
   174f8:	b	17844 <usage@@Base+0x38cc>
   174fc:	b	17718 <usage@@Base+0x37a0>
   17500:	b	17718 <usage@@Base+0x37a0>
   17504:	b	17718 <usage@@Base+0x37a0>
   17508:	b	17718 <usage@@Base+0x37a0>
   1750c:	b	17718 <usage@@Base+0x37a0>
   17510:	b	17718 <usage@@Base+0x37a0>
   17514:	b	17718 <usage@@Base+0x37a0>
   17518:	b	17718 <usage@@Base+0x37a0>
   1751c:	b	17718 <usage@@Base+0x37a0>
   17520:	b	17718 <usage@@Base+0x37a0>
   17524:	b	17718 <usage@@Base+0x37a0>
   17528:	b	17718 <usage@@Base+0x37a0>
   1752c:	b	17718 <usage@@Base+0x37a0>
   17530:	b	17718 <usage@@Base+0x37a0>
   17534:	b	17718 <usage@@Base+0x37a0>
   17538:	b	17718 <usage@@Base+0x37a0>
   1753c:	b	17844 <usage@@Base+0x38cc>
   17540:	b	17844 <usage@@Base+0x38cc>
   17544:	b	17844 <usage@@Base+0x38cc>
   17548:	b	17844 <usage@@Base+0x38cc>
   1754c:	b	1764c <usage@@Base+0x36d4>
   17550:	b	17a10 <usage@@Base+0x3a98>
   17554:	b	17718 <usage@@Base+0x37a0>
   17558:	b	17718 <usage@@Base+0x37a0>
   1755c:	b	17718 <usage@@Base+0x37a0>
   17560:	b	17718 <usage@@Base+0x37a0>
   17564:	b	17718 <usage@@Base+0x37a0>
   17568:	b	17718 <usage@@Base+0x37a0>
   1756c:	b	17718 <usage@@Base+0x37a0>
   17570:	b	17718 <usage@@Base+0x37a0>
   17574:	b	17718 <usage@@Base+0x37a0>
   17578:	b	17718 <usage@@Base+0x37a0>
   1757c:	b	17718 <usage@@Base+0x37a0>
   17580:	b	17718 <usage@@Base+0x37a0>
   17584:	b	17718 <usage@@Base+0x37a0>
   17588:	b	17718 <usage@@Base+0x37a0>
   1758c:	b	17718 <usage@@Base+0x37a0>
   17590:	b	17718 <usage@@Base+0x37a0>
   17594:	b	17718 <usage@@Base+0x37a0>
   17598:	b	17718 <usage@@Base+0x37a0>
   1759c:	b	17718 <usage@@Base+0x37a0>
   175a0:	b	17718 <usage@@Base+0x37a0>
   175a4:	b	17718 <usage@@Base+0x37a0>
   175a8:	b	17718 <usage@@Base+0x37a0>
   175ac:	b	17718 <usage@@Base+0x37a0>
   175b0:	b	17718 <usage@@Base+0x37a0>
   175b4:	b	17718 <usage@@Base+0x37a0>
   175b8:	b	17718 <usage@@Base+0x37a0>
   175bc:	b	17844 <usage@@Base+0x38cc>
   175c0:	b	1799c <usage@@Base+0x3a24>
   175c4:	b	17718 <usage@@Base+0x37a0>
   175c8:	b	17844 <usage@@Base+0x38cc>
   175cc:	b	17718 <usage@@Base+0x37a0>
   175d0:	b	17844 <usage@@Base+0x38cc>
   175d4:	b	17718 <usage@@Base+0x37a0>
   175d8:	b	17718 <usage@@Base+0x37a0>
   175dc:	b	17718 <usage@@Base+0x37a0>
   175e0:	b	17718 <usage@@Base+0x37a0>
   175e4:	b	17718 <usage@@Base+0x37a0>
   175e8:	b	17718 <usage@@Base+0x37a0>
   175ec:	b	17718 <usage@@Base+0x37a0>
   175f0:	b	17718 <usage@@Base+0x37a0>
   175f4:	b	17718 <usage@@Base+0x37a0>
   175f8:	b	17718 <usage@@Base+0x37a0>
   175fc:	b	17718 <usage@@Base+0x37a0>
   17600:	b	17718 <usage@@Base+0x37a0>
   17604:	b	17718 <usage@@Base+0x37a0>
   17608:	b	17718 <usage@@Base+0x37a0>
   1760c:	b	17718 <usage@@Base+0x37a0>
   17610:	b	17718 <usage@@Base+0x37a0>
   17614:	b	17718 <usage@@Base+0x37a0>
   17618:	b	17718 <usage@@Base+0x37a0>
   1761c:	b	17718 <usage@@Base+0x37a0>
   17620:	b	17718 <usage@@Base+0x37a0>
   17624:	b	17718 <usage@@Base+0x37a0>
   17628:	b	17718 <usage@@Base+0x37a0>
   1762c:	b	17718 <usage@@Base+0x37a0>
   17630:	b	17718 <usage@@Base+0x37a0>
   17634:	b	17718 <usage@@Base+0x37a0>
   17638:	b	17718 <usage@@Base+0x37a0>
   1763c:	b	17824 <usage@@Base+0x38ac>
   17640:	b	17844 <usage@@Base+0x38cc>
   17644:	b	17824 <usage@@Base+0x38ac>
   17648:	b	1783c <usage@@Base+0x38c4>
   1764c:	ldr	r3, [sp, #160]	; 0xa0
   17650:	cmp	r3, #2
   17654:	beq	17ee0 <usage@@Base+0x3f68>
   17658:	cmp	r3, #3
   1765c:	bne	17718 <usage@@Base+0x37a0>
   17660:	ldr	r1, [sp, #164]	; 0xa4
   17664:	tst	r1, #4
   17668:	beq	17718 <usage@@Base+0x37a0>
   1766c:	add	r3, fp, #2
   17670:	cmp	r8, r3
   17674:	bls	17718 <usage@@Base+0x37a0>
   17678:	ldrb	r2, [r5, #1]
   1767c:	mov	r1, #1
   17680:	cmp	r2, #63	; 0x3f
   17684:	bne	17718 <usage@@Base+0x37a0>
   17688:	ldr	r0, [sp, #32]
   1768c:	ldrb	ip, [r0, r3]
   17690:	sub	r0, ip, #33	; 0x21
   17694:	uxtb	r0, r0
   17698:	cmp	r0, #29
   1769c:	bhi	17718 <usage@@Base+0x37a0>
   176a0:	lsl	r1, r1, r0
   176a4:	movw	r0, #20929	; 0x51c1
   176a8:	movt	r0, #14336	; 0x3800
   176ac:	and	r0, r1, r0
   176b0:	cmp	r0, #0
   176b4:	beq	17718 <usage@@Base+0x37a0>
   176b8:	ldr	r1, [sp, #36]	; 0x24
   176bc:	cmp	r1, #0
   176c0:	bne	17860 <usage@@Base+0x38e8>
   176c4:	cmp	r9, sl
   176c8:	mov	r4, ip
   176cc:	mov	fp, r3
   176d0:	ldrcc	r0, [sp, #40]	; 0x28
   176d4:	strbcc	r2, [r0, r9]
   176d8:	add	r2, r9, #1
   176dc:	cmp	sl, r2
   176e0:	ldrhi	r0, [sp, #40]	; 0x28
   176e4:	movhi	r1, #34	; 0x22
   176e8:	strbhi	r1, [r0, r2]
   176ec:	add	r2, r9, #2
   176f0:	cmp	sl, r2
   176f4:	ldrhi	r0, [sp, #40]	; 0x28
   176f8:	movhi	r1, #34	; 0x22
   176fc:	strbhi	r1, [r0, r2]
   17700:	add	r2, r9, #3
   17704:	cmp	sl, r2
   17708:	add	r9, r9, #4
   1770c:	ldrhi	r0, [sp, #40]	; 0x28
   17710:	movhi	r1, #63	; 0x3f
   17714:	strbhi	r1, [r0, r2]
   17718:	ldr	r0, [sp, #44]	; 0x2c
   1771c:	cmp	r0, #0
   17720:	bne	17748 <usage@@Base+0x37d0>
   17724:	ldr	r1, [sp, #48]	; 0x30
   17728:	cmp	r1, #0
   1772c:	beq	17748 <usage@@Base+0x37d0>
   17730:	ubfx	r2, r4, #5, #8
   17734:	and	r3, r4, #31
   17738:	ldr	r2, [r1, r2, lsl #2]
   1773c:	lsr	r3, r2, r3
   17740:	tst	r3, #1
   17744:	bne	17750 <usage@@Base+0x37d8>
   17748:	cmp	r6, #0
   1774c:	beq	17770 <usage@@Base+0x37f8>
   17750:	ldr	r2, [sp, #36]	; 0x24
   17754:	cmp	r2, #0
   17758:	bne	17860 <usage@@Base+0x38e8>
   1775c:	cmp	r9, sl
   17760:	ldrcc	r0, [sp, #40]	; 0x28
   17764:	movcc	r3, #92	; 0x5c
   17768:	strbcc	r3, [r0, r9]
   1776c:	add	r9, r9, #1
   17770:	add	fp, fp, #1
   17774:	cmp	r9, sl
   17778:	ldrcc	r1, [sp, #40]	; 0x28
   1777c:	strbcc	r4, [r1, r9]
   17780:	cmn	r8, #1
   17784:	add	r9, r9, #1
   17788:	bne	17410 <usage@@Base+0x3498>
   1778c:	ldr	r2, [sp, #32]
   17790:	ldrb	r3, [r2, fp]
   17794:	adds	r3, r3, #0
   17798:	movne	r3, #1
   1779c:	cmp	r3, #0
   177a0:	bne	17420 <usage@@Base+0x34a8>
   177a4:	ldr	r3, [sp, #160]	; 0xa0
   177a8:	cmp	r9, #0
   177ac:	cmpeq	r3, #2
   177b0:	bne	177c0 <usage@@Base+0x3848>
   177b4:	ldr	r0, [sp, #36]	; 0x24
   177b8:	cmp	r0, #0
   177bc:	bne	17860 <usage@@Base+0x38e8>
   177c0:	ldr	r1, [sp, #36]	; 0x24
   177c4:	ldr	r2, [sp, #52]	; 0x34
   177c8:	eor	r3, r1, #1
   177cc:	cmp	r2, #0
   177d0:	moveq	r3, #0
   177d4:	andne	r3, r3, #1
   177d8:	cmp	r3, #0
   177dc:	beq	17808 <usage@@Base+0x3890>
   177e0:	ldrb	r3, [r2]
   177e4:	cmp	r3, #0
   177e8:	beq	17808 <usage@@Base+0x3890>
   177ec:	ldr	r1, [sp, #40]	; 0x28
   177f0:	cmp	sl, r9
   177f4:	strbhi	r3, [r1, r9]
   177f8:	ldrb	r3, [r2, #1]!
   177fc:	add	r9, r9, #1
   17800:	cmp	r3, #0
   17804:	bne	177f0 <usage@@Base+0x3878>
   17808:	cmp	r9, sl
   1780c:	movcs	r0, r9
   17810:	ldrcc	r1, [sp, #40]	; 0x28
   17814:	movcc	r3, #0
   17818:	movcc	r0, r9
   1781c:	strbcc	r3, [r1, r9]
   17820:	b	1789c <usage@@Base+0x3924>
   17824:	cmn	r8, #1
   17828:	beq	17ef0 <usage@@Base+0x3f78>
   1782c:	subs	r3, r8, #1
   17830:	movne	r3, #1
   17834:	cmp	r3, #0
   17838:	bne	17718 <usage@@Base+0x37a0>
   1783c:	cmp	fp, #0
   17840:	bne	17718 <usage@@Base+0x37a0>
   17844:	ldr	r3, [sp, #36]	; 0x24
   17848:	ldr	r0, [sp, #160]	; 0xa0
   1784c:	cmp	r0, #2
   17850:	movne	r3, #0
   17854:	andeq	r3, r3, #1
   17858:	cmp	r3, #0
   1785c:	beq	17718 <usage@@Base+0x37a0>
   17860:	ldr	r2, [sp, #164]	; 0xa4
   17864:	mov	ip, #0
   17868:	ldr	r0, [sp, #160]	; 0xa0
   1786c:	bic	r3, r2, #2
   17870:	ldr	r1, [sp, #72]	; 0x48
   17874:	ldr	r2, [sp, #68]	; 0x44
   17878:	stm	sp, {r0, r3}
   1787c:	mov	r3, r8
   17880:	str	r1, [sp, #12]
   17884:	mov	r1, sl
   17888:	str	r2, [sp, #16]
   1788c:	ldr	r0, [sp, #40]	; 0x28
   17890:	ldr	r2, [sp, #32]
   17894:	str	ip, [sp, #8]
   17898:	bl	17330 <usage@@Base+0x33b8>
   1789c:	ldr	r1, [sp, #56]	; 0x38
   178a0:	ldr	r2, [sp, #116]	; 0x74
   178a4:	ldr	r3, [r1]
   178a8:	cmp	r2, r3
   178ac:	bne	17fe0 <usage@@Base+0x4068>
   178b0:	add	sp, sp, #124	; 0x7c
   178b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   178b8:	mov	r3, #114	; 0x72
   178bc:	ldr	r2, [sp, #36]	; 0x24
   178c0:	ldr	r0, [sp, #160]	; 0xa0
   178c4:	cmp	r0, #2
   178c8:	movne	r2, #0
   178cc:	andeq	r2, r2, #1
   178d0:	cmp	r2, #0
   178d4:	bne	17860 <usage@@Base+0x38e8>
   178d8:	ldr	r1, [sp, #24]
   178dc:	cmp	r1, #0
   178e0:	beq	17718 <usage@@Base+0x37a0>
   178e4:	mov	r4, r3
   178e8:	b	17750 <usage@@Base+0x37d8>
   178ec:	mov	r3, #98	; 0x62
   178f0:	b	178d8 <usage@@Base+0x3960>
   178f4:	mov	r3, #102	; 0x66
   178f8:	b	178d8 <usage@@Base+0x3960>
   178fc:	mov	r3, #118	; 0x76
   17900:	b	178d8 <usage@@Base+0x3960>
   17904:	mov	r3, #97	; 0x61
   17908:	b	178d8 <usage@@Base+0x3960>
   1790c:	mov	r3, #110	; 0x6e
   17910:	b	178bc <usage@@Base+0x3944>
   17914:	mov	r3, #116	; 0x74
   17918:	b	178bc <usage@@Base+0x3944>
   1791c:	ldr	r2, [sp, #24]
   17920:	cmp	r2, #0
   17924:	beq	17ecc <usage@@Base+0x3f54>
   17928:	ldr	r3, [sp, #36]	; 0x24
   1792c:	cmp	r3, #0
   17930:	bne	17860 <usage@@Base+0x38e8>
   17934:	cmp	r9, sl
   17938:	add	r2, r9, #1
   1793c:	ldrcc	r0, [sp, #40]	; 0x28
   17940:	movcc	r3, #92	; 0x5c
   17944:	strbcc	r3, [r0, r9]
   17948:	add	r3, fp, #1
   1794c:	cmp	r8, r3
   17950:	bls	17990 <usage@@Base+0x3a18>
   17954:	ldr	r1, [sp, #32]
   17958:	ldrb	r3, [r1, r3]
   1795c:	sub	r3, r3, #48	; 0x30
   17960:	cmp	r3, #9
   17964:	bhi	17990 <usage@@Base+0x3a18>
   17968:	cmp	sl, r2
   1796c:	ldrhi	r0, [sp, #40]	; 0x28
   17970:	movhi	r3, #48	; 0x30
   17974:	strbhi	r3, [r0, r2]
   17978:	add	r3, r9, #2
   1797c:	cmp	sl, r3
   17980:	ldrhi	r1, [sp, #40]	; 0x28
   17984:	movhi	r2, #48	; 0x30
   17988:	strbhi	r2, [r1, r3]
   1798c:	add	r2, r9, #3
   17990:	mov	r9, r2
   17994:	mov	r4, #48	; 0x30
   17998:	b	17724 <usage@@Base+0x37ac>
   1799c:	ldr	r1, [sp, #76]	; 0x4c
   179a0:	cmp	r1, #0
   179a4:	beq	179b0 <usage@@Base+0x3a38>
   179a8:	cmp	r7, #0
   179ac:	bne	17770 <usage@@Base+0x37f8>
   179b0:	mov	r3, r4
   179b4:	b	178bc <usage@@Base+0x3944>
   179b8:	ldr	r1, [sp, #160]	; 0xa0
   179bc:	cmp	r1, #2
   179c0:	bne	17718 <usage@@Base+0x37a0>
   179c4:	ldr	r2, [sp, #36]	; 0x24
   179c8:	cmp	r2, #0
   179cc:	bne	17860 <usage@@Base+0x38e8>
   179d0:	cmp	r9, sl
   179d4:	ldrcc	r0, [sp, #40]	; 0x28
   179d8:	movcc	r3, #39	; 0x27
   179dc:	strbcc	r3, [r0, r9]
   179e0:	add	r3, r9, #1
   179e4:	cmp	sl, r3
   179e8:	ldrhi	r1, [sp, #40]	; 0x28
   179ec:	movhi	r2, #92	; 0x5c
   179f0:	strbhi	r2, [r1, r3]
   179f4:	add	r3, r9, #2
   179f8:	cmp	sl, r3
   179fc:	add	r9, r9, #3
   17a00:	ldrhi	r0, [sp, #40]	; 0x28
   17a04:	movhi	r2, #39	; 0x27
   17a08:	strbhi	r2, [r0, r3]
   17a0c:	b	17718 <usage@@Base+0x37a0>
   17a10:	ldr	r1, [sp, #64]	; 0x40
   17a14:	cmp	r1, #1
   17a18:	bne	17d10 <usage@@Base+0x3d98>
   17a1c:	bl	11618 <__ctype_b_loc@plt>
   17a20:	ldr	r2, [sp, #64]	; 0x40
   17a24:	sxth	r3, r4
   17a28:	str	r2, [sp, #60]	; 0x3c
   17a2c:	lsl	r3, r3, #1
   17a30:	ldr	r2, [r0]
   17a34:	ldrh	r2, [r2, r3]
   17a38:	eor	r2, r2, #16384	; 0x4000
   17a3c:	ubfx	r2, r2, #14, #1
   17a40:	ldr	r1, [sp, #24]
   17a44:	ands	r2, r2, r1
   17a48:	beq	17718 <usage@@Base+0x37a0>
   17a4c:	ldr	r3, [sp, #60]	; 0x3c
   17a50:	mov	r0, #92	; 0x5c
   17a54:	ldr	r7, [sp, #36]	; 0x24
   17a58:	add	r1, r3, fp
   17a5c:	str	r8, [sp, #60]	; 0x3c
   17a60:	ldr	r3, [sp, #40]	; 0x28
   17a64:	b	17ac8 <usage@@Base+0x3b50>
   17a68:	cmp	r7, #0
   17a6c:	bne	17f08 <usage@@Base+0x3f90>
   17a70:	add	ip, r9, #1
   17a74:	cmp	r9, sl
   17a78:	strbcc	r0, [r3, r9]
   17a7c:	cmp	sl, ip
   17a80:	lsrhi	r8, r4, #6
   17a84:	addhi	r8, r8, #48	; 0x30
   17a88:	strbhi	r8, [r3, ip]
   17a8c:	add	ip, r9, #2
   17a90:	add	r9, r9, #3
   17a94:	cmp	sl, ip
   17a98:	ubfxhi	r8, r4, #3, #3
   17a9c:	and	r4, r4, #7
   17aa0:	add	r4, r4, #48	; 0x30
   17aa4:	addhi	r8, r8, #48	; 0x30
   17aa8:	strbhi	r8, [r3, ip]
   17aac:	add	fp, fp, #1
   17ab0:	cmp	r1, fp
   17ab4:	bls	17af4 <usage@@Base+0x3b7c>
   17ab8:	cmp	r9, sl
   17abc:	strbcc	r4, [r3, r9]
   17ac0:	ldrb	r4, [r5, #1]!
   17ac4:	add	r9, r9, #1
   17ac8:	cmp	r2, #0
   17acc:	bne	17a68 <usage@@Base+0x3af0>
   17ad0:	cmp	r6, #0
   17ad4:	beq	17aac <usage@@Base+0x3b34>
   17ad8:	add	fp, fp, #1
   17adc:	cmp	r9, sl
   17ae0:	strbcc	r0, [r3, r9]
   17ae4:	cmp	r1, fp
   17ae8:	add	r9, r9, #1
   17aec:	mov	r6, #0
   17af0:	bhi	17ab8 <usage@@Base+0x3b40>
   17af4:	ldr	r8, [sp, #60]	; 0x3c
   17af8:	b	17774 <usage@@Base+0x37fc>
   17afc:	ldr	r3, [sp, #36]	; 0x24
   17b00:	cmp	r3, #0
   17b04:	bne	18008 <usage@@Base+0x4090>
   17b08:	cmp	sl, #0
   17b0c:	beq	17f20 <usage@@Base+0x3fa8>
   17b10:	ldr	r1, [sp, #40]	; 0x28
   17b14:	mov	r0, #1
   17b18:	ldr	r2, [pc, #1296]	; 18030 <usage@@Base+0x40b8>
   17b1c:	mov	r3, #34	; 0x22
   17b20:	str	r0, [sp, #24]
   17b24:	mov	r9, r0
   17b28:	add	r2, pc, r2
   17b2c:	str	r0, [sp, #28]
   17b30:	strb	r3, [r1]
   17b34:	str	r2, [sp, #52]	; 0x34
   17b38:	b	173e4 <usage@@Base+0x346c>
   17b3c:	ldr	r3, [pc, #1264]	; 18034 <usage@@Base+0x40bc>
   17b40:	mov	r2, #1
   17b44:	mov	r0, #3
   17b48:	str	r2, [sp, #36]	; 0x24
   17b4c:	add	r3, pc, r3
   17b50:	str	r2, [sp, #24]
   17b54:	str	r3, [sp, #52]	; 0x34
   17b58:	mov	r9, #0
   17b5c:	str	r2, [sp, #28]
   17b60:	str	r0, [sp, #160]	; 0xa0
   17b64:	b	173e4 <usage@@Base+0x346c>
   17b68:	mov	r0, #0
   17b6c:	mov	r1, #1
   17b70:	str	r0, [sp, #36]	; 0x24
   17b74:	mov	r9, r0
   17b78:	str	r1, [sp, #24]
   17b7c:	str	r0, [sp, #28]
   17b80:	str	r0, [sp, #52]	; 0x34
   17b84:	b	173e4 <usage@@Base+0x346c>
   17b88:	ldr	r3, [sp, #160]	; 0xa0
   17b8c:	cmp	r3, #8
   17b90:	beq	17bbc <usage@@Base+0x3c44>
   17b94:	ldr	r0, [pc, #1180]	; 18038 <usage@@Base+0x40c0>
   17b98:	mov	r1, r3
   17b9c:	add	r0, pc, r0
   17ba0:	bl	171cc <usage@@Base+0x3254>
   17ba4:	ldr	r1, [sp, #160]	; 0xa0
   17ba8:	str	r0, [sp, #72]	; 0x48
   17bac:	ldr	r0, [pc, #1160]	; 1803c <usage@@Base+0x40c4>
   17bb0:	add	r0, pc, r0
   17bb4:	bl	171cc <usage@@Base+0x3254>
   17bb8:	str	r0, [sp, #68]	; 0x44
   17bbc:	ldr	r0, [sp, #36]	; 0x24
   17bc0:	cmp	r0, #0
   17bc4:	movne	r9, #0
   17bc8:	bne	17c00 <usage@@Base+0x3c88>
   17bcc:	ldr	r1, [sp, #72]	; 0x48
   17bd0:	ldrb	r3, [r1]
   17bd4:	cmp	r3, #0
   17bd8:	beq	17fd8 <usage@@Base+0x4060>
   17bdc:	mov	r2, r1
   17be0:	ldr	r1, [sp, #40]	; 0x28
   17be4:	mov	r9, r0
   17be8:	cmp	r9, sl
   17bec:	strbcc	r3, [r1, r9]
   17bf0:	ldrb	r3, [r2, #1]!
   17bf4:	add	r9, r9, #1
   17bf8:	cmp	r3, #0
   17bfc:	bne	17be8 <usage@@Base+0x3c70>
   17c00:	ldr	r0, [sp, #68]	; 0x44
   17c04:	str	r0, [sp, #52]	; 0x34
   17c08:	bl	11630 <strlen@plt>
   17c0c:	mov	r2, #1
   17c10:	str	r2, [sp, #24]
   17c14:	str	r0, [sp, #28]
   17c18:	b	173e4 <usage@@Base+0x346c>
   17c1c:	ldr	r3, [pc, #1052]	; 18040 <usage@@Base+0x40c8>
   17c20:	mov	r2, #0
   17c24:	mov	r1, #1
   17c28:	mov	r0, #2
   17c2c:	add	r3, pc, r3
   17c30:	str	r1, [sp, #36]	; 0x24
   17c34:	str	r2, [sp, #24]
   17c38:	mov	r9, r2
   17c3c:	str	r1, [sp, #28]
   17c40:	str	r3, [sp, #52]	; 0x34
   17c44:	str	r0, [sp, #160]	; 0xa0
   17c48:	b	173e4 <usage@@Base+0x346c>
   17c4c:	ldr	r3, [sp, #36]	; 0x24
   17c50:	cmp	r3, #0
   17c54:	bne	17fe4 <usage@@Base+0x406c>
   17c58:	cmp	sl, #0
   17c5c:	beq	17f40 <usage@@Base+0x3fc8>
   17c60:	ldr	r1, [sp, #40]	; 0x28
   17c64:	mov	r3, #39	; 0x27
   17c68:	ldr	r2, [sp, #36]	; 0x24
   17c6c:	mov	r0, #1
   17c70:	mov	r9, r0
   17c74:	str	r0, [sp, #28]
   17c78:	strb	r3, [r1]
   17c7c:	ldr	r3, [pc, #960]	; 18044 <usage@@Base+0x40cc>
   17c80:	str	r2, [sp, #24]
   17c84:	add	r3, pc, r3
   17c88:	str	r3, [sp, #52]	; 0x34
   17c8c:	b	173e4 <usage@@Base+0x346c>
   17c90:	ldr	r2, [sp, #28]
   17c94:	cmp	r2, #1
   17c98:	add	r4, fp, r2
   17c9c:	movls	r3, #0
   17ca0:	movhi	r3, #1
   17ca4:	cmn	r8, #1
   17ca8:	movne	r3, #0
   17cac:	cmp	r3, #0
   17cb0:	beq	17cc0 <usage@@Base+0x3d48>
   17cb4:	ldr	r0, [sp, #32]
   17cb8:	bl	11630 <strlen@plt>
   17cbc:	mov	r8, r0
   17cc0:	cmp	r8, r4
   17cc4:	ldrcc	r3, [sp, #32]
   17cc8:	movcc	r6, #0
   17ccc:	addcc	r5, r3, fp
   17cd0:	bcc	17440 <usage@@Base+0x34c8>
   17cd4:	ldr	r0, [sp, #32]
   17cd8:	ldr	r1, [sp, #52]	; 0x34
   17cdc:	add	r5, r0, fp
   17ce0:	ldr	r2, [sp, #28]
   17ce4:	mov	r0, r5
   17ce8:	bl	114a4 <memcmp@plt>
   17cec:	cmp	r0, #0
   17cf0:	bne	17d08 <usage@@Base+0x3d90>
   17cf4:	ldr	r1, [sp, #36]	; 0x24
   17cf8:	cmp	r1, #0
   17cfc:	bne	17860 <usage@@Base+0x38e8>
   17d00:	mov	r6, #1
   17d04:	b	17440 <usage@@Base+0x34c8>
   17d08:	mov	r6, #0
   17d0c:	b	17440 <usage@@Base+0x34c8>
   17d10:	add	r7, sp, #108	; 0x6c
   17d14:	cmn	r8, #1
   17d18:	mov	r3, #0
   17d1c:	str	r3, [sp, #108]	; 0x6c
   17d20:	str	r3, [r7, #4]
   17d24:	beq	17f10 <usage@@Base+0x3f98>
   17d28:	mov	r1, #0
   17d2c:	ldr	r0, [sp, #32]
   17d30:	mov	ip, #1
   17d34:	str	r9, [sp, #88]	; 0x58
   17d38:	str	r6, [sp, #96]	; 0x60
   17d3c:	mov	r9, r1
   17d40:	str	r5, [sp, #100]	; 0x64
   17d44:	mov	r6, ip
   17d48:	mov	r5, r7
   17d4c:	add	r3, sp, #104	; 0x68
   17d50:	sub	r0, r0, #1
   17d54:	str	r3, [sp, #80]	; 0x50
   17d58:	str	r0, [sp, #84]	; 0x54
   17d5c:	str	r1, [sp, #60]	; 0x3c
   17d60:	str	r4, [sp, #92]	; 0x5c
   17d64:	ldr	r2, [sp, #32]
   17d68:	add	r7, r9, fp
   17d6c:	add	r0, sp, #104	; 0x68
   17d70:	mov	r3, r5
   17d74:	add	r4, r2, r7
   17d78:	rsb	r2, r7, r8
   17d7c:	mov	r1, r4
   17d80:	bl	1157c <mbrtowc@plt>
   17d84:	subs	r2, r0, #0
   17d88:	beq	17e94 <usage@@Base+0x3f1c>
   17d8c:	cmn	r2, #1
   17d90:	beq	17fbc <usage@@Base+0x4044>
   17d94:	cmn	r2, #2
   17d98:	beq	17f60 <usage@@Base+0x3fe8>
   17d9c:	ldr	r3, [sp, #36]	; 0x24
   17da0:	ldr	r0, [sp, #160]	; 0xa0
   17da4:	cmp	r0, #2
   17da8:	movne	r3, #0
   17dac:	andeq	r3, r3, #1
   17db0:	cmp	r3, #0
   17db4:	beq	17e70 <usage@@Base+0x3ef8>
   17db8:	cmp	r2, #1
   17dbc:	beq	17e70 <usage@@Base+0x3ef8>
   17dc0:	ldr	r1, [sp, #84]	; 0x54
   17dc4:	add	r3, r1, r2
   17dc8:	add	r7, r3, r7
   17dcc:	ldrb	r3, [r4, #1]!
   17dd0:	sub	r3, r3, #91	; 0x5b
   17dd4:	cmp	r3, #33	; 0x21
   17dd8:	addls	pc, pc, r3, lsl #2
   17ddc:	b	17e68 <usage@@Base+0x3ef0>
   17de0:	b	17860 <usage@@Base+0x38e8>
   17de4:	b	17860 <usage@@Base+0x38e8>
   17de8:	b	17e68 <usage@@Base+0x3ef0>
   17dec:	b	17860 <usage@@Base+0x38e8>
   17df0:	b	17e68 <usage@@Base+0x3ef0>
   17df4:	b	17860 <usage@@Base+0x38e8>
   17df8:	b	17e68 <usage@@Base+0x3ef0>
   17dfc:	b	17e68 <usage@@Base+0x3ef0>
   17e00:	b	17e68 <usage@@Base+0x3ef0>
   17e04:	b	17e68 <usage@@Base+0x3ef0>
   17e08:	b	17e68 <usage@@Base+0x3ef0>
   17e0c:	b	17e68 <usage@@Base+0x3ef0>
   17e10:	b	17e68 <usage@@Base+0x3ef0>
   17e14:	b	17e68 <usage@@Base+0x3ef0>
   17e18:	b	17e68 <usage@@Base+0x3ef0>
   17e1c:	b	17e68 <usage@@Base+0x3ef0>
   17e20:	b	17e68 <usage@@Base+0x3ef0>
   17e24:	b	17e68 <usage@@Base+0x3ef0>
   17e28:	b	17e68 <usage@@Base+0x3ef0>
   17e2c:	b	17e68 <usage@@Base+0x3ef0>
   17e30:	b	17e68 <usage@@Base+0x3ef0>
   17e34:	b	17e68 <usage@@Base+0x3ef0>
   17e38:	b	17e68 <usage@@Base+0x3ef0>
   17e3c:	b	17e68 <usage@@Base+0x3ef0>
   17e40:	b	17e68 <usage@@Base+0x3ef0>
   17e44:	b	17e68 <usage@@Base+0x3ef0>
   17e48:	b	17e68 <usage@@Base+0x3ef0>
   17e4c:	b	17e68 <usage@@Base+0x3ef0>
   17e50:	b	17e68 <usage@@Base+0x3ef0>
   17e54:	b	17e68 <usage@@Base+0x3ef0>
   17e58:	b	17e68 <usage@@Base+0x3ef0>
   17e5c:	b	17e68 <usage@@Base+0x3ef0>
   17e60:	b	17e68 <usage@@Base+0x3ef0>
   17e64:	b	17860 <usage@@Base+0x38e8>
   17e68:	cmp	r4, r7
   17e6c:	bne	17dcc <usage@@Base+0x3e54>
   17e70:	ldr	r0, [sp, #104]	; 0x68
   17e74:	add	r9, r9, r2
   17e78:	bl	114f8 <iswprint@plt>
   17e7c:	cmp	r0, #0
   17e80:	mov	r0, r5
   17e84:	moveq	r6, #0
   17e88:	bl	1148c <mbsinit@plt>
   17e8c:	cmp	r0, #0
   17e90:	beq	17d64 <usage@@Base+0x3dec>
   17e94:	mov	ip, r6
   17e98:	eor	r2, ip, #1
   17e9c:	str	r9, [sp, #60]	; 0x3c
   17ea0:	ldr	r4, [sp, #92]	; 0x5c
   17ea4:	uxtb	r2, r2
   17ea8:	ldr	r9, [sp, #88]	; 0x58
   17eac:	ldr	r6, [sp, #96]	; 0x60
   17eb0:	ldr	r5, [sp, #100]	; 0x64
   17eb4:	ldr	r3, [sp, #60]	; 0x3c
   17eb8:	cmp	r3, #1
   17ebc:	bls	17a40 <usage@@Base+0x3ac8>
   17ec0:	ldr	r0, [sp, #24]
   17ec4:	and	r2, r2, r0
   17ec8:	b	17a4c <usage@@Base+0x3ad4>
   17ecc:	ldr	r2, [sp, #164]	; 0xa4
   17ed0:	tst	r2, #1
   17ed4:	addne	fp, fp, #1
   17ed8:	bne	17408 <usage@@Base+0x3490>
   17edc:	b	17718 <usage@@Base+0x37a0>
   17ee0:	ldr	r0, [sp, #36]	; 0x24
   17ee4:	cmp	r0, #0
   17ee8:	beq	17718 <usage@@Base+0x37a0>
   17eec:	b	17860 <usage@@Base+0x38e8>
   17ef0:	ldr	r2, [sp, #32]
   17ef4:	ldrb	r3, [r2, #1]
   17ef8:	adds	r3, r3, #0
   17efc:	movne	r3, #1
   17f00:	b	17834 <usage@@Base+0x38bc>
   17f04:	bl	11768 <abort@plt>
   17f08:	ldr	r8, [sp, #60]	; 0x3c
   17f0c:	b	17860 <usage@@Base+0x38e8>
   17f10:	ldr	r0, [sp, #32]
   17f14:	bl	11630 <strlen@plt>
   17f18:	mov	r8, r0
   17f1c:	b	17d28 <usage@@Base+0x3db0>
   17f20:	ldr	r2, [pc, #288]	; 18048 <usage@@Base+0x40d0>
   17f24:	mov	r1, #1
   17f28:	mov	r9, r1
   17f2c:	str	r1, [sp, #24]
   17f30:	add	r2, pc, r2
   17f34:	str	r1, [sp, #28]
   17f38:	str	r2, [sp, #52]	; 0x34
   17f3c:	b	173e4 <usage@@Base+0x346c>
   17f40:	ldr	r2, [pc, #260]	; 1804c <usage@@Base+0x40d4>
   17f44:	mov	r3, #1
   17f48:	mov	r9, r3
   17f4c:	str	r3, [sp, #28]
   17f50:	add	r2, pc, r2
   17f54:	str	sl, [sp, #24]
   17f58:	str	r2, [sp, #52]	; 0x34
   17f5c:	b	173e4 <usage@@Base+0x346c>
   17f60:	cmp	r8, r7
   17f64:	str	r9, [sp, #60]	; 0x3c
   17f68:	mov	ip, r4
   17f6c:	ldr	r6, [sp, #96]	; 0x60
   17f70:	ldr	r9, [sp, #88]	; 0x58
   17f74:	ldr	r4, [sp, #92]	; 0x5c
   17f78:	ldr	r5, [sp, #100]	; 0x64
   17f7c:	bls	17fb4 <usage@@Base+0x403c>
   17f80:	ldrb	r3, [ip]
   17f84:	cmp	r3, #0
   17f88:	beq	17fb4 <usage@@Base+0x403c>
   17f8c:	ldr	r3, [sp, #60]	; 0x3c
   17f90:	b	17fa0 <usage@@Base+0x4028>
   17f94:	ldrb	r2, [r5, r3]
   17f98:	cmp	r2, #0
   17f9c:	beq	17fb0 <usage@@Base+0x4038>
   17fa0:	add	r3, r3, #1
   17fa4:	add	r2, fp, r3
   17fa8:	cmp	r8, r2
   17fac:	bhi	17f94 <usage@@Base+0x401c>
   17fb0:	str	r3, [sp, #60]	; 0x3c
   17fb4:	mov	r2, #1
   17fb8:	b	17eb4 <usage@@Base+0x3f3c>
   17fbc:	str	r9, [sp, #60]	; 0x3c
   17fc0:	mov	r2, #1
   17fc4:	ldr	r4, [sp, #92]	; 0x5c
   17fc8:	ldr	r6, [sp, #96]	; 0x60
   17fcc:	ldr	r9, [sp, #88]	; 0x58
   17fd0:	ldr	r5, [sp, #100]	; 0x64
   17fd4:	b	17eb4 <usage@@Base+0x3f3c>
   17fd8:	ldr	r9, [sp, #36]	; 0x24
   17fdc:	b	17c00 <usage@@Base+0x3c88>
   17fe0:	bl	114bc <__stack_chk_fail@plt>
   17fe4:	ldr	r1, [pc, #100]	; 18050 <usage@@Base+0x40d8>
   17fe8:	mov	r3, #0
   17fec:	mov	r0, #1
   17ff0:	str	r3, [sp, #24]
   17ff4:	add	r1, pc, r1
   17ff8:	str	r0, [sp, #28]
   17ffc:	mov	r9, r3
   18000:	str	r1, [sp, #52]	; 0x34
   18004:	b	173e4 <usage@@Base+0x346c>
   18008:	ldr	r0, [pc, #68]	; 18054 <usage@@Base+0x40dc>
   1800c:	mov	r3, #1
   18010:	mov	r9, #0
   18014:	str	r3, [sp, #24]
   18018:	add	r0, pc, r0
   1801c:	str	r3, [sp, #28]
   18020:	str	r0, [sp, #52]	; 0x34
   18024:	b	173e4 <usage@@Base+0x346c>
   18028:	andeq	r8, r1, ip, lsr #25
   1802c:	andeq	r0, r0, r8, asr r1
   18030:	andeq	r7, r0, r0, lsr #7
   18034:	andeq	r7, r0, ip, ror r3
   18038:	andeq	r7, r0, r8, lsr r3
   1803c:	andeq	r6, r0, r4, lsr #28
   18040:	andeq	r6, r0, r8, lsr #27
   18044:	andeq	r6, r0, r0, asr sp
   18048:	muleq	r0, r8, pc	; <UNPREDICTABLE>
   1804c:	andeq	r6, r0, r4, lsl #21
   18050:	andeq	r6, r0, r0, ror #19
   18054:			; <UNDEFINED> instruction: 0x00006eb0
   18058:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1805c:	sub	sp, sp, #44	; 0x2c
   18060:	mov	r6, r0
   18064:	mov	r9, r1
   18068:	mov	sl, r2
   1806c:	mov	r4, r3
   18070:	bl	1166c <__errno_location@plt>
   18074:	ldr	fp, [pc, #412]	; 18218 <usage@@Base+0x42a0>
   18078:	cmp	r6, #0
   1807c:	add	fp, pc, fp
   18080:	ldr	r5, [fp]
   18084:	ldr	r1, [r0]
   18088:	mov	r8, r0
   1808c:	str	r1, [sp, #36]	; 0x24
   18090:	blt	18210 <usage@@Base+0x4298>
   18094:	ldr	r3, [pc, #384]	; 1821c <usage@@Base+0x42a4>
   18098:	add	r3, pc, r3
   1809c:	ldr	r3, [r3]
   180a0:	cmp	r6, r3
   180a4:	bcc	180f8 <usage@@Base+0x4180>
   180a8:	add	r7, r6, #1
   180ac:	cmn	r7, #-536870911	; 0xe0000001
   180b0:	bhi	18214 <usage@@Base+0x429c>
   180b4:	add	r3, fp, #4
   180b8:	cmp	r5, r3
   180bc:	beq	181e8 <usage@@Base+0x4270>
   180c0:	mov	r0, r5
   180c4:	lsl	r1, r7, #3
   180c8:	bl	18fe0 <usage@@Base+0x5068>
   180cc:	mov	r5, r0
   180d0:	str	r0, [fp]
   180d4:	ldr	fp, [pc, #324]	; 18220 <usage@@Base+0x42a8>
   180d8:	mov	r1, #0
   180dc:	add	fp, pc, fp
   180e0:	ldr	r0, [fp]
   180e4:	rsb	r2, r0, r7
   180e8:	add	r0, r5, r0, lsl #3
   180ec:	lsl	r2, r2, #3
   180f0:	bl	11690 <memset@plt>
   180f4:	str	r7, [fp]
   180f8:	add	r2, r4, #8
   180fc:	str	r2, [sp, #32]
   18100:	ldr	r1, [r4]
   18104:	add	fp, r5, r6, lsl #3
   18108:	ldr	lr, [sp, #32]
   1810c:	mov	r2, r9
   18110:	ldr	r3, [r4, #4]
   18114:	ldr	ip, [r5, r6, lsl #3]
   18118:	ldr	r7, [fp, #4]
   1811c:	orr	r3, r3, #1
   18120:	str	r1, [sp]
   18124:	str	r3, [sp, #4]
   18128:	mov	r1, ip
   1812c:	str	lr, [sp, #8]
   18130:	mov	r0, r7
   18134:	ldr	lr, [r4, #40]	; 0x28
   18138:	str	r3, [sp, #28]
   1813c:	mov	r3, sl
   18140:	str	lr, [sp, #12]
   18144:	ldr	lr, [r4, #44]	; 0x2c
   18148:	str	ip, [sp, #24]
   1814c:	str	lr, [sp, #16]
   18150:	bl	17330 <usage@@Base+0x33b8>
   18154:	ldr	ip, [sp, #24]
   18158:	cmp	ip, r0
   1815c:	bhi	181d4 <usage@@Base+0x425c>
   18160:	ldr	r3, [pc, #188]	; 18224 <usage@@Base+0x42ac>
   18164:	add	r1, r0, #1
   18168:	str	r1, [r5, r6, lsl #3]
   1816c:	add	r3, pc, r3
   18170:	cmp	r7, r3
   18174:	beq	18188 <usage@@Base+0x4210>
   18178:	mov	r0, r7
   1817c:	str	r1, [sp, #24]
   18180:	bl	11450 <free@plt>
   18184:	ldr	r1, [sp, #24]
   18188:	mov	r0, r1
   1818c:	str	r1, [sp, #24]
   18190:	bl	18f88 <usage@@Base+0x5010>
   18194:	ldr	r3, [sp, #28]
   18198:	ldr	lr, [sp, #32]
   1819c:	mov	r2, r9
   181a0:	str	r0, [fp, #4]
   181a4:	mov	r7, r0
   181a8:	ldr	ip, [r4]
   181ac:	str	r3, [sp, #4]
   181b0:	mov	r3, sl
   181b4:	str	lr, [sp, #8]
   181b8:	str	ip, [sp]
   181bc:	ldr	ip, [r4, #40]	; 0x28
   181c0:	ldr	r1, [sp, #24]
   181c4:	str	ip, [sp, #12]
   181c8:	ldr	ip, [r4, #44]	; 0x2c
   181cc:	str	ip, [sp, #16]
   181d0:	bl	17330 <usage@@Base+0x33b8>
   181d4:	ldr	r1, [sp, #36]	; 0x24
   181d8:	mov	r0, r7
   181dc:	str	r1, [r8]
   181e0:	add	sp, sp, #44	; 0x2c
   181e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   181e8:	lsl	r1, r7, #3
   181ec:	mov	r0, #0
   181f0:	str	r3, [sp, #24]
   181f4:	bl	18fe0 <usage@@Base+0x5068>
   181f8:	ldr	r3, [sp, #24]
   181fc:	mov	r5, r0
   18200:	ldm	r3, {r0, r1}
   18204:	str	r5, [fp]
   18208:	stm	r5, {r0, r1}
   1820c:	b	180d4 <usage@@Base+0x415c>
   18210:	bl	11768 <abort@plt>
   18214:	bl	1919c <usage@@Base+0x5224>
   18218:	andeq	r8, r1, ip, ror #2
   1821c:	andeq	r8, r1, ip, lsl r1
   18220:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   18224:	muleq	r1, r4, r5
   18228:	push	{r4, r5, r6, lr}
   1822c:	mov	r5, r0
   18230:	bl	1166c <__errno_location@plt>
   18234:	cmp	r5, #0
   18238:	mov	r1, #48	; 0x30
   1823c:	mov	r4, r0
   18240:	ldr	r0, [pc, #24]	; 18260 <usage@@Base+0x42e8>
   18244:	ldr	r6, [r4]
   18248:	add	r0, pc, r0
   1824c:	add	r0, r0, #256	; 0x100
   18250:	movne	r0, r5
   18254:	bl	1915c <usage@@Base+0x51e4>
   18258:	str	r6, [r4]
   1825c:	pop	{r4, r5, r6, pc}
   18260:			; <UNDEFINED> instruction: 0x000184b8
   18264:	cmp	r0, #0
   18268:	beq	18274 <usage@@Base+0x42fc>
   1826c:	ldr	r0, [r0]
   18270:	bx	lr
   18274:	ldr	r0, [pc, #12]	; 18288 <usage@@Base+0x4310>
   18278:	add	r0, pc, r0
   1827c:	add	r0, r0, #256	; 0x100
   18280:	ldr	r0, [r0]
   18284:	bx	lr
   18288:	andeq	r8, r1, r8, lsl #9
   1828c:	cmp	r0, #0
   18290:	beq	1829c <usage@@Base+0x4324>
   18294:	str	r1, [r0]
   18298:	bx	lr
   1829c:	ldr	r0, [pc, #12]	; 182b0 <usage@@Base+0x4338>
   182a0:	add	r0, pc, r0
   182a4:	add	r0, r0, #256	; 0x100
   182a8:	str	r1, [r0]
   182ac:	bx	lr
   182b0:	andeq	r8, r1, r0, ror #8
   182b4:	cmp	r0, #0
   182b8:	movne	r3, r0
   182bc:	beq	182ec <usage@@Base+0x4374>
   182c0:	lsr	ip, r1, #5
   182c4:	and	r1, r1, #31
   182c8:	add	r3, r3, ip, lsl #2
   182cc:	ldr	ip, [r3, #8]
   182d0:	lsr	r0, ip, r1
   182d4:	eor	r2, r0, r2
   182d8:	and	r0, r0, #1
   182dc:	and	r2, r2, #1
   182e0:	eor	ip, ip, r2, lsl r1
   182e4:	str	ip, [r3, #8]
   182e8:	bx	lr
   182ec:	ldr	r3, [pc, #8]	; 182fc <usage@@Base+0x4384>
   182f0:	add	r3, pc, r3
   182f4:	add	r3, r3, #256	; 0x100
   182f8:	b	182c0 <usage@@Base+0x4348>
   182fc:	andeq	r8, r1, r0, lsl r4
   18300:	subs	r3, r0, #0
   18304:	beq	18314 <usage@@Base+0x439c>
   18308:	ldr	r0, [r3, #4]
   1830c:	str	r1, [r3, #4]
   18310:	bx	lr
   18314:	ldr	r3, [pc, #8]	; 18324 <usage@@Base+0x43ac>
   18318:	add	r3, pc, r3
   1831c:	add	r3, r3, #256	; 0x100
   18320:	b	18308 <usage@@Base+0x4390>
   18324:	andeq	r8, r1, r8, ror #7
   18328:	cmp	r0, #0
   1832c:	push	{r3, lr}
   18330:	beq	18354 <usage@@Base+0x43dc>
   18334:	cmp	r2, #0
   18338:	cmpne	r1, #0
   1833c:	mov	r3, #8
   18340:	strne	r1, [r0, #40]	; 0x28
   18344:	str	r3, [r0]
   18348:	strne	r2, [r0, #44]	; 0x2c
   1834c:	popne	{r3, pc}
   18350:	bl	11768 <abort@plt>
   18354:	ldr	r0, [pc, #8]	; 18364 <usage@@Base+0x43ec>
   18358:	add	r0, pc, r0
   1835c:	add	r0, r0, #256	; 0x100
   18360:	b	18334 <usage@@Base+0x43bc>
   18364:	andeq	r8, r1, r8, lsr #7
   18368:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1836c:	sub	sp, sp, #24
   18370:	mov	r7, r0
   18374:	mov	sl, r1
   18378:	ldr	r4, [sp, #56]	; 0x38
   1837c:	mov	r9, r2
   18380:	mov	r8, r3
   18384:	cmp	r4, #0
   18388:	beq	183dc <usage@@Base+0x4464>
   1838c:	bl	1166c <__errno_location@plt>
   18390:	ldr	r3, [r4]
   18394:	add	lr, r4, #8
   18398:	mov	r1, sl
   1839c:	mov	r2, r9
   183a0:	ldr	r6, [r0]
   183a4:	mov	r5, r0
   183a8:	str	r3, [sp]
   183ac:	mov	r0, r7
   183b0:	ldr	ip, [r4, #4]
   183b4:	mov	r3, r8
   183b8:	stmib	sp, {ip, lr}
   183bc:	ldr	ip, [r4, #40]	; 0x28
   183c0:	str	ip, [sp, #12]
   183c4:	ldr	ip, [r4, #44]	; 0x2c
   183c8:	str	ip, [sp, #16]
   183cc:	bl	17330 <usage@@Base+0x33b8>
   183d0:	str	r6, [r5]
   183d4:	add	sp, sp, #24
   183d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   183dc:	ldr	r4, [pc, #8]	; 183ec <usage@@Base+0x4474>
   183e0:	add	r4, pc, r4
   183e4:	add	r4, r4, #256	; 0x100
   183e8:	b	1838c <usage@@Base+0x4414>
   183ec:	andeq	r8, r1, r0, lsr #6
   183f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   183f4:	subs	r4, r3, #0
   183f8:	sub	sp, sp, #36	; 0x24
   183fc:	mov	r7, r0
   18400:	mov	r6, r1
   18404:	mov	r5, r2
   18408:	beq	184c4 <usage@@Base+0x454c>
   1840c:	bl	1166c <__errno_location@plt>
   18410:	ldr	r3, [r4]
   18414:	ldr	sl, [r4, #4]
   18418:	add	r9, r4, #8
   1841c:	mov	r8, r0
   18420:	mov	r0, #0
   18424:	ldr	r2, [r8]
   18428:	cmp	r5, r0
   1842c:	orreq	sl, sl, #1
   18430:	str	r9, [sp, #8]
   18434:	mov	r1, r0
   18438:	stm	sp, {r3, sl}
   1843c:	mov	r3, r6
   18440:	ldr	ip, [r4, #40]	; 0x28
   18444:	str	r2, [sp, #28]
   18448:	mov	r2, r7
   1844c:	str	ip, [sp, #12]
   18450:	ldr	ip, [r4, #44]	; 0x2c
   18454:	str	ip, [sp, #16]
   18458:	bl	17330 <usage@@Base+0x33b8>
   1845c:	add	r1, r0, #1
   18460:	mov	fp, r0
   18464:	str	r1, [sp, #24]
   18468:	mov	r0, r1
   1846c:	bl	18f88 <usage@@Base+0x5010>
   18470:	ldr	lr, [r4]
   18474:	str	sl, [sp, #4]
   18478:	mov	r3, r6
   1847c:	str	r9, [sp, #8]
   18480:	mov	r2, r7
   18484:	str	lr, [sp]
   18488:	ldr	lr, [r4, #40]	; 0x28
   1848c:	ldr	r1, [sp, #24]
   18490:	str	lr, [sp, #12]
   18494:	ldr	lr, [r4, #44]	; 0x2c
   18498:	str	lr, [sp, #16]
   1849c:	str	r0, [sp, #24]
   184a0:	bl	17330 <usage@@Base+0x33b8>
   184a4:	ldr	r3, [sp, #28]
   184a8:	cmp	r5, #0
   184ac:	str	r3, [r8]
   184b0:	ldr	ip, [sp, #24]
   184b4:	strne	fp, [r5]
   184b8:	mov	r0, ip
   184bc:	add	sp, sp, #36	; 0x24
   184c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   184c4:	ldr	r4, [pc, #8]	; 184d4 <usage@@Base+0x455c>
   184c8:	add	r4, pc, r4
   184cc:	add	r4, r4, #256	; 0x100
   184d0:	b	1840c <usage@@Base+0x4494>
   184d4:	andeq	r8, r1, r8, lsr r2
   184d8:	mov	r3, r2
   184dc:	mov	r2, #0
   184e0:	b	183f0 <usage@@Base+0x4478>
   184e4:	ldr	r2, [pc, #152]	; 18584 <usage@@Base+0x460c>
   184e8:	push	{r3, r4, r5, r6, r7, lr}
   184ec:	add	r2, pc, r2
   184f0:	ldr	r3, [pc, #144]	; 18588 <usage@@Base+0x4610>
   184f4:	ldr	r6, [r2]
   184f8:	add	r3, pc, r3
   184fc:	cmp	r6, #1
   18500:	ldr	r7, [r3]
   18504:	movhi	r4, #1
   18508:	movhi	r5, r7
   1850c:	bls	18528 <usage@@Base+0x45b0>
   18510:	ldr	r0, [r5, #12]
   18514:	add	r4, r4, #1
   18518:	bl	11450 <free@plt>
   1851c:	cmp	r4, r6
   18520:	add	r5, r5, #8
   18524:	bne	18510 <usage@@Base+0x4598>
   18528:	ldr	r4, [pc, #92]	; 1858c <usage@@Base+0x4614>
   1852c:	ldr	r0, [r7, #4]
   18530:	add	r4, pc, r4
   18534:	cmp	r0, r4
   18538:	beq	18550 <usage@@Base+0x45d8>
   1853c:	bl	11450 <free@plt>
   18540:	ldr	r3, [pc, #72]	; 18590 <usage@@Base+0x4618>
   18544:	mov	r2, #256	; 0x100
   18548:	add	r3, pc, r3
   1854c:	stmib	r3, {r2, r4}
   18550:	ldr	r4, [pc, #60]	; 18594 <usage@@Base+0x461c>
   18554:	add	r4, pc, r4
   18558:	add	r5, r4, #4
   1855c:	cmp	r7, r5
   18560:	beq	18570 <usage@@Base+0x45f8>
   18564:	mov	r0, r7
   18568:	bl	11450 <free@plt>
   1856c:	str	r5, [r4]
   18570:	ldr	r3, [pc, #32]	; 18598 <usage@@Base+0x4620>
   18574:	mov	r2, #1
   18578:	add	r3, pc, r3
   1857c:	str	r2, [r3]
   18580:	pop	{r3, r4, r5, r6, r7, pc}
   18584:	andeq	r7, r1, r8, asr #25
   18588:	strdeq	r7, [r1], -r0
   1858c:	ldrdeq	r8, [r1], -r0
   18590:	andeq	r7, r1, r0, lsr #25
   18594:	muleq	r1, r4, ip
   18598:	andeq	r7, r1, ip, lsr ip
   1859c:	ldr	r3, [pc, #12]	; 185b0 <usage@@Base+0x4638>
   185a0:	mvn	r2, #0
   185a4:	add	r3, pc, r3
   185a8:	add	r3, r3, #256	; 0x100
   185ac:	b	18058 <usage@@Base+0x40e0>
   185b0:	andeq	r8, r1, ip, asr r1
   185b4:	ldr	r3, [pc, #8]	; 185c4 <usage@@Base+0x464c>
   185b8:	add	r3, pc, r3
   185bc:	add	r3, r3, #256	; 0x100
   185c0:	b	18058 <usage@@Base+0x40e0>
   185c4:	andeq	r8, r1, r8, asr #2
   185c8:	mov	r1, r0
   185cc:	mov	r0, #0
   185d0:	b	1859c <usage@@Base+0x4624>
   185d4:	mov	r2, r1
   185d8:	mov	r1, r0
   185dc:	mov	r0, #0
   185e0:	b	185b4 <usage@@Base+0x463c>
   185e4:	ldr	r3, [pc, #92]	; 18648 <usage@@Base+0x46d0>
   185e8:	ldr	ip, [pc, #92]	; 1864c <usage@@Base+0x46d4>
   185ec:	add	r3, pc, r3
   185f0:	push	{r4, r5, r6, r7, lr}
   185f4:	sub	sp, sp, #60	; 0x3c
   185f8:	ldr	r4, [r3, ip]
   185fc:	add	r5, sp, #4
   18600:	mov	r7, r2
   18604:	mov	r6, r0
   18608:	mov	r0, r5
   1860c:	ldr	r3, [r4]
   18610:	str	r3, [sp, #52]	; 0x34
   18614:	bl	17178 <usage@@Base+0x3200>
   18618:	mov	r3, r5
   1861c:	mvn	r2, #0
   18620:	mov	r0, r6
   18624:	mov	r1, r7
   18628:	bl	18058 <usage@@Base+0x40e0>
   1862c:	ldr	r2, [sp, #52]	; 0x34
   18630:	ldr	r3, [r4]
   18634:	cmp	r2, r3
   18638:	bne	18644 <usage@@Base+0x46cc>
   1863c:	add	sp, sp, #60	; 0x3c
   18640:	pop	{r4, r5, r6, r7, pc}
   18644:	bl	114bc <__stack_chk_fail@plt>
   18648:	andeq	r7, r1, ip, lsl #20
   1864c:	andeq	r0, r0, r8, asr r1
   18650:	ldr	ip, [pc, #96]	; 186b8 <usage@@Base+0x4740>
   18654:	push	{r4, r5, r6, r7, r8, lr}
   18658:	add	ip, pc, ip
   1865c:	ldr	lr, [pc, #88]	; 186bc <usage@@Base+0x4744>
   18660:	sub	sp, sp, #56	; 0x38
   18664:	mov	r8, r3
   18668:	add	r5, sp, #4
   1866c:	mov	r7, r2
   18670:	mov	r6, r0
   18674:	ldr	r4, [ip, lr]
   18678:	mov	r0, r5
   1867c:	ldr	r3, [r4]
   18680:	str	r3, [sp, #52]	; 0x34
   18684:	bl	17178 <usage@@Base+0x3200>
   18688:	mov	r2, r8
   1868c:	mov	r3, r5
   18690:	mov	r0, r6
   18694:	mov	r1, r7
   18698:	bl	18058 <usage@@Base+0x40e0>
   1869c:	ldr	r2, [sp, #52]	; 0x34
   186a0:	ldr	r3, [r4]
   186a4:	cmp	r2, r3
   186a8:	bne	186b4 <usage@@Base+0x473c>
   186ac:	add	sp, sp, #56	; 0x38
   186b0:	pop	{r4, r5, r6, r7, r8, pc}
   186b4:	bl	114bc <__stack_chk_fail@plt>
   186b8:	andeq	r7, r1, r0, lsr #19
   186bc:	andeq	r0, r0, r8, asr r1
   186c0:	mov	r2, r1
   186c4:	mov	r1, r0
   186c8:	mov	r0, #0
   186cc:	b	185e4 <usage@@Base+0x466c>
   186d0:	mov	ip, r1
   186d4:	mov	r3, r2
   186d8:	mov	r1, r0
   186dc:	mov	r2, ip
   186e0:	mov	r0, #0
   186e4:	b	18650 <usage@@Base+0x46d8>
   186e8:	push	{r4, r5, r6, r7, r8, lr}
   186ec:	mov	r5, r2
   186f0:	ldr	lr, [pc, #136]	; 18780 <usage@@Base+0x4808>
   186f4:	mov	r7, r0
   186f8:	mov	r6, r1
   186fc:	ldr	r4, [pc, #128]	; 18784 <usage@@Base+0x480c>
   18700:	add	lr, pc, lr
   18704:	sub	sp, sp, #56	; 0x38
   18708:	add	lr, lr, #256	; 0x100
   1870c:	ldr	r8, [pc, #116]	; 18788 <usage@@Base+0x4810>
   18710:	add	r4, pc, r4
   18714:	add	ip, sp, #4
   18718:	ldm	lr!, {r0, r1, r2, r3}
   1871c:	ldr	r4, [r4, r8]
   18720:	stmia	ip!, {r0, r1, r2, r3}
   18724:	ldm	lr!, {r0, r1, r2, r3}
   18728:	ldr	r8, [r4]
   1872c:	stmia	ip!, {r0, r1, r2, r3}
   18730:	ldm	lr, {r0, r1, r2, r3}
   18734:	str	r8, [sp, #52]	; 0x34
   18738:	stm	ip, {r0, r1, r2, r3}
   1873c:	mov	r1, r5
   18740:	add	r5, sp, #4
   18744:	mov	r2, #1
   18748:	mov	r0, r5
   1874c:	bl	182b4 <usage@@Base+0x433c>
   18750:	mov	r2, r6
   18754:	mov	r3, r5
   18758:	mov	r1, r7
   1875c:	mov	r0, #0
   18760:	bl	18058 <usage@@Base+0x40e0>
   18764:	ldr	r2, [sp, #52]	; 0x34
   18768:	ldr	r3, [r4]
   1876c:	cmp	r2, r3
   18770:	bne	1877c <usage@@Base+0x4804>
   18774:	add	sp, sp, #56	; 0x38
   18778:	pop	{r4, r5, r6, r7, r8, pc}
   1877c:	bl	114bc <__stack_chk_fail@plt>
   18780:	andeq	r8, r1, r0
   18784:	andeq	r7, r1, r8, ror #17
   18788:	andeq	r0, r0, r8, asr r1
   1878c:	mov	r2, r1
   18790:	mvn	r1, #0
   18794:	b	186e8 <usage@@Base+0x4770>
   18798:	mov	r1, #58	; 0x3a
   1879c:	b	1878c <usage@@Base+0x4814>
   187a0:	mov	r2, #58	; 0x3a
   187a4:	b	186e8 <usage@@Base+0x4770>
   187a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   187ac:	mov	r5, r2
   187b0:	ldr	lr, [pc, #144]	; 18848 <usage@@Base+0x48d0>
   187b4:	mov	r8, r0
   187b8:	mov	r9, r1
   187bc:	mov	r7, r3
   187c0:	add	lr, pc, lr
   187c4:	ldr	r4, [pc, #128]	; 1884c <usage@@Base+0x48d4>
   187c8:	add	lr, lr, #256	; 0x100
   187cc:	sub	sp, sp, #56	; 0x38
   187d0:	ldr	sl, [pc, #120]	; 18850 <usage@@Base+0x48d8>
   187d4:	add	r4, pc, r4
   187d8:	ldm	lr!, {r0, r1, r2, r3}
   187dc:	add	ip, sp, #4
   187e0:	ldr	r4, [r4, sl]
   187e4:	ldr	r6, [sp, #88]	; 0x58
   187e8:	stmia	ip!, {r0, r1, r2, r3}
   187ec:	ldm	lr!, {r0, r1, r2, r3}
   187f0:	ldr	sl, [r4]
   187f4:	stmia	ip!, {r0, r1, r2, r3}
   187f8:	ldm	lr, {r0, r1, r2, r3}
   187fc:	str	sl, [sp, #52]	; 0x34
   18800:	stm	ip, {r0, r1, r2, r3}
   18804:	mov	r2, r5
   18808:	add	r5, sp, #4
   1880c:	mov	r1, r9
   18810:	mov	r0, r5
   18814:	bl	18328 <usage@@Base+0x43b0>
   18818:	mov	r2, r6
   1881c:	mov	r3, r5
   18820:	mov	r0, r8
   18824:	mov	r1, r7
   18828:	bl	18058 <usage@@Base+0x40e0>
   1882c:	ldr	r2, [sp, #52]	; 0x34
   18830:	ldr	r3, [r4]
   18834:	cmp	r2, r3
   18838:	bne	18844 <usage@@Base+0x48cc>
   1883c:	add	sp, sp, #56	; 0x38
   18840:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18844:	bl	114bc <__stack_chk_fail@plt>
   18848:	andeq	r7, r1, r0, asr #30
   1884c:	andeq	r7, r1, r4, lsr #16
   18850:	andeq	r0, r0, r8, asr r1
   18854:	push	{lr}		; (str lr, [sp, #-4]!)
   18858:	sub	sp, sp, #12
   1885c:	mvn	ip, #0
   18860:	str	ip, [sp]
   18864:	bl	187a8 <usage@@Base+0x4830>
   18868:	add	sp, sp, #12
   1886c:	pop	{pc}		; (ldr pc, [sp], #4)
   18870:	mov	ip, r1
   18874:	mov	r3, r2
   18878:	mov	r1, r0
   1887c:	mov	r2, ip
   18880:	mov	r0, #0
   18884:	b	18854 <usage@@Base+0x48dc>
   18888:	push	{lr}		; (str lr, [sp, #-4]!)
   1888c:	sub	sp, sp, #12
   18890:	mov	lr, r1
   18894:	mov	ip, r2
   18898:	mov	r1, r0
   1889c:	str	r3, [sp]
   188a0:	mov	r2, lr
   188a4:	mov	r3, ip
   188a8:	mov	r0, #0
   188ac:	bl	187a8 <usage@@Base+0x4830>
   188b0:	add	sp, sp, #12
   188b4:	pop	{pc}		; (ldr pc, [sp], #4)
   188b8:	ldr	r3, [pc, #12]	; 188cc <usage@@Base+0x4954>
   188bc:	ldr	ip, [pc, #12]	; 188d0 <usage@@Base+0x4958>
   188c0:	add	r3, pc, r3
   188c4:	ldr	r3, [r3, ip]
   188c8:	b	18058 <usage@@Base+0x40e0>
   188cc:	andeq	r7, r1, r8, lsr r7
   188d0:	andeq	r0, r0, r4, asr r1
   188d4:	mov	r2, r1
   188d8:	mov	r1, r0
   188dc:	mov	r0, #0
   188e0:	b	188b8 <usage@@Base+0x4940>
   188e4:	mvn	r2, #0
   188e8:	b	188b8 <usage@@Base+0x4940>
   188ec:	mov	r1, r0
   188f0:	mov	r0, #0
   188f4:	b	188e4 <usage@@Base+0x496c>
   188f8:	push	{r4, r5, r6, r7, r8, lr}
   188fc:	sub	sp, sp, #8
   18900:	mov	r7, r0
   18904:	mov	r6, r1
   18908:	ldr	r0, [sp, #32]
   1890c:	mov	r5, r2
   18910:	ldr	r1, [sp, #36]	; 0x24
   18914:	mov	r8, r3
   18918:	bl	19a5c <usage@@Base+0x5ae4>
   1891c:	subs	r4, r0, #0
   18920:	beq	18988 <usage@@Base+0x4a10>
   18924:	cmp	r5, #0
   18928:	beq	18960 <usage@@Base+0x49e8>
   1892c:	ldr	ip, [pc, #132]	; 189b8 <usage@@Base+0x4a40>
   18930:	mov	r0, r7
   18934:	str	r4, [sp, #4]
   18938:	mov	r1, r6
   1893c:	add	ip, pc, ip
   18940:	mov	r2, r5
   18944:	mov	r3, r8
   18948:	str	ip, [sp]
   1894c:	bl	115b8 <error_at_line@plt>
   18950:	mov	r0, r4
   18954:	add	sp, sp, #8
   18958:	pop	{r4, r5, r6, r7, r8, lr}
   1895c:	b	11450 <free@plt>
   18960:	ldr	r2, [pc, #84]	; 189bc <usage@@Base+0x4a44>
   18964:	mov	r0, r7
   18968:	mov	r1, r6
   1896c:	mov	r3, r4
   18970:	add	r2, pc, r2
   18974:	bl	11588 <error@plt>
   18978:	mov	r0, r4
   1897c:	add	sp, sp, #8
   18980:	pop	{r4, r5, r6, r7, r8, lr}
   18984:	b	11450 <free@plt>
   18988:	bl	1166c <__errno_location@plt>
   1898c:	ldr	r1, [pc, #44]	; 189c0 <usage@@Base+0x4a48>
   18990:	mov	r2, #5
   18994:	add	r1, pc, r1
   18998:	ldr	r5, [r0]
   1899c:	mov	r0, r4
   189a0:	bl	114b0 <dcgettext@plt>
   189a4:	mov	r1, r5
   189a8:	mov	r2, r0
   189ac:	mov	r0, r4
   189b0:	bl	11588 <error@plt>
   189b4:	bl	11768 <abort@plt>
   189b8:	andeq	r5, r0, r4, lsr lr
   189bc:	andeq	r5, r0, r0, lsl #28
   189c0:	andeq	r6, r0, r4, lsl #11
   189c4:	push	{lr}		; (str lr, [sp, #-4]!)
   189c8:	sub	sp, sp, #12
   189cc:	str	r2, [sp]
   189d0:	mov	r2, #0
   189d4:	str	r3, [sp, #4]
   189d8:	mov	r3, r2
   189dc:	bl	188f8 <usage@@Base+0x4980>
   189e0:	add	sp, sp, #12
   189e4:	pop	{pc}		; (ldr pc, [sp], #4)
   189e8:	push	{r4, r5, r6, r7, lr}
   189ec:	cmp	r1, #0
   189f0:	sub	sp, sp, #36	; 0x24
   189f4:	ldr	r7, [pc, #896]	; 18d7c <usage@@Base+0x4e04>
   189f8:	mov	ip, r3
   189fc:	mov	r5, r0
   18a00:	add	r7, pc, r7
   18a04:	ldr	r4, [sp, #56]	; 0x38
   18a08:	ldr	r6, [sp, #60]	; 0x3c
   18a0c:	beq	18d50 <usage@@Base+0x4dd8>
   18a10:	str	r2, [sp]
   18a14:	mov	r3, r1
   18a18:	ldr	r2, [pc, #864]	; 18d80 <usage@@Base+0x4e08>
   18a1c:	mov	r1, #1
   18a20:	str	ip, [sp, #4]
   18a24:	add	r2, pc, r2
   18a28:	bl	116cc <__fprintf_chk@plt>
   18a2c:	ldr	r1, [pc, #848]	; 18d84 <usage@@Base+0x4e0c>
   18a30:	mov	r2, #5
   18a34:	mov	r0, #0
   18a38:	add	r1, pc, r1
   18a3c:	bl	114b0 <dcgettext@plt>
   18a40:	ldr	r2, [pc, #832]	; 18d88 <usage@@Base+0x4e10>
   18a44:	movw	ip, #2013	; 0x7dd
   18a48:	mov	r1, #1
   18a4c:	ldr	r2, [r7, r2]
   18a50:	str	ip, [sp]
   18a54:	mov	r3, r0
   18a58:	mov	r0, r5
   18a5c:	bl	116cc <__fprintf_chk@plt>
   18a60:	ldr	r1, [pc, #804]	; 18d8c <usage@@Base+0x4e14>
   18a64:	mov	r0, #0
   18a68:	mov	r2, #5
   18a6c:	add	r1, pc, r1
   18a70:	bl	114b0 <dcgettext@plt>
   18a74:	mov	r1, r5
   18a78:	bl	113e4 <fputs_unlocked@plt>
   18a7c:	cmp	r6, #9
   18a80:	addls	pc, pc, r6, lsl #2
   18a84:	b	18d6c <usage@@Base+0x4df4>
   18a88:	b	18b1c <usage@@Base+0x4ba4>
   18a8c:	b	18b20 <usage@@Base+0x4ba8>
   18a90:	b	18b50 <usage@@Base+0x4bd8>
   18a94:	b	18b84 <usage@@Base+0x4c0c>
   18a98:	b	18bc0 <usage@@Base+0x4c48>
   18a9c:	b	18c00 <usage@@Base+0x4c88>
   18aa0:	b	18c48 <usage@@Base+0x4cd0>
   18aa4:	b	18c98 <usage@@Base+0x4d20>
   18aa8:	b	18cf0 <usage@@Base+0x4d78>
   18aac:	b	18ab0 <usage@@Base+0x4b38>
   18ab0:	ldr	r1, [pc, #728]	; 18d90 <usage@@Base+0x4e18>
   18ab4:	mov	r0, #0
   18ab8:	add	r1, pc, r1
   18abc:	mov	r2, #5
   18ac0:	bl	114b0 <dcgettext@plt>
   18ac4:	ldm	r4, {r3, ip}
   18ac8:	mov	r1, #1
   18acc:	str	ip, [sp]
   18ad0:	ldr	ip, [r4, #8]
   18ad4:	str	ip, [sp, #4]
   18ad8:	ldr	ip, [r4, #12]
   18adc:	str	ip, [sp, #8]
   18ae0:	ldr	ip, [r4, #16]
   18ae4:	str	ip, [sp, #12]
   18ae8:	ldr	ip, [r4, #20]
   18aec:	str	ip, [sp, #16]
   18af0:	ldr	ip, [r4, #24]
   18af4:	str	ip, [sp, #20]
   18af8:	ldr	ip, [r4, #28]
   18afc:	str	ip, [sp, #24]
   18b00:	ldr	ip, [r4, #32]
   18b04:	str	ip, [sp, #28]
   18b08:	mov	r2, r0
   18b0c:	mov	r0, r5
   18b10:	bl	116cc <__fprintf_chk@plt>
   18b14:	add	sp, sp, #36	; 0x24
   18b18:	pop	{r4, r5, r6, r7, pc}
   18b1c:	bl	11768 <abort@plt>
   18b20:	ldr	r1, [pc, #620]	; 18d94 <usage@@Base+0x4e1c>
   18b24:	mov	r2, #5
   18b28:	mov	r0, #0
   18b2c:	add	r1, pc, r1
   18b30:	bl	114b0 <dcgettext@plt>
   18b34:	ldr	r3, [r4]
   18b38:	mov	r1, #1
   18b3c:	mov	r2, r0
   18b40:	mov	r0, r5
   18b44:	add	sp, sp, #36	; 0x24
   18b48:	pop	{r4, r5, r6, r7, lr}
   18b4c:	b	116cc <__fprintf_chk@plt>
   18b50:	ldr	r1, [pc, #576]	; 18d98 <usage@@Base+0x4e20>
   18b54:	mov	r2, #5
   18b58:	mov	r0, #0
   18b5c:	add	r1, pc, r1
   18b60:	bl	114b0 <dcgettext@plt>
   18b64:	ldm	r4, {r3, ip}
   18b68:	mov	r1, #1
   18b6c:	str	ip, [sp, #56]	; 0x38
   18b70:	mov	r2, r0
   18b74:	mov	r0, r5
   18b78:	add	sp, sp, #36	; 0x24
   18b7c:	pop	{r4, r5, r6, r7, lr}
   18b80:	b	116cc <__fprintf_chk@plt>
   18b84:	ldr	r1, [pc, #528]	; 18d9c <usage@@Base+0x4e24>
   18b88:	mov	r2, #5
   18b8c:	mov	r0, #0
   18b90:	add	r1, pc, r1
   18b94:	bl	114b0 <dcgettext@plt>
   18b98:	ldm	r4, {r3, ip}
   18b9c:	mov	r1, #1
   18ba0:	str	ip, [sp, #56]	; 0x38
   18ba4:	ldr	ip, [r4, #8]
   18ba8:	str	ip, [sp, #60]	; 0x3c
   18bac:	mov	r2, r0
   18bb0:	mov	r0, r5
   18bb4:	add	sp, sp, #36	; 0x24
   18bb8:	pop	{r4, r5, r6, r7, lr}
   18bbc:	b	116cc <__fprintf_chk@plt>
   18bc0:	ldr	r1, [pc, #472]	; 18da0 <usage@@Base+0x4e28>
   18bc4:	mov	r2, #5
   18bc8:	mov	r0, #0
   18bcc:	add	r1, pc, r1
   18bd0:	bl	114b0 <dcgettext@plt>
   18bd4:	ldm	r4, {r3, ip}
   18bd8:	mov	r1, #1
   18bdc:	str	ip, [sp]
   18be0:	ldr	ip, [r4, #8]
   18be4:	str	ip, [sp, #4]
   18be8:	ldr	ip, [r4, #12]
   18bec:	str	ip, [sp, #8]
   18bf0:	mov	r2, r0
   18bf4:	mov	r0, r5
   18bf8:	bl	116cc <__fprintf_chk@plt>
   18bfc:	b	18b14 <usage@@Base+0x4b9c>
   18c00:	ldr	r1, [pc, #412]	; 18da4 <usage@@Base+0x4e2c>
   18c04:	mov	r2, #5
   18c08:	mov	r0, #0
   18c0c:	add	r1, pc, r1
   18c10:	bl	114b0 <dcgettext@plt>
   18c14:	ldm	r4, {r3, ip}
   18c18:	mov	r1, #1
   18c1c:	str	ip, [sp]
   18c20:	ldr	ip, [r4, #8]
   18c24:	str	ip, [sp, #4]
   18c28:	ldr	ip, [r4, #12]
   18c2c:	str	ip, [sp, #8]
   18c30:	ldr	ip, [r4, #16]
   18c34:	str	ip, [sp, #12]
   18c38:	mov	r2, r0
   18c3c:	mov	r0, r5
   18c40:	bl	116cc <__fprintf_chk@plt>
   18c44:	b	18b14 <usage@@Base+0x4b9c>
   18c48:	ldr	r1, [pc, #344]	; 18da8 <usage@@Base+0x4e30>
   18c4c:	mov	r2, #5
   18c50:	mov	r0, #0
   18c54:	add	r1, pc, r1
   18c58:	bl	114b0 <dcgettext@plt>
   18c5c:	ldm	r4, {r3, ip}
   18c60:	mov	r1, #1
   18c64:	str	ip, [sp]
   18c68:	ldr	ip, [r4, #8]
   18c6c:	str	ip, [sp, #4]
   18c70:	ldr	ip, [r4, #12]
   18c74:	str	ip, [sp, #8]
   18c78:	ldr	ip, [r4, #16]
   18c7c:	str	ip, [sp, #12]
   18c80:	ldr	ip, [r4, #20]
   18c84:	str	ip, [sp, #16]
   18c88:	mov	r2, r0
   18c8c:	mov	r0, r5
   18c90:	bl	116cc <__fprintf_chk@plt>
   18c94:	b	18b14 <usage@@Base+0x4b9c>
   18c98:	ldr	r1, [pc, #268]	; 18dac <usage@@Base+0x4e34>
   18c9c:	mov	r2, #5
   18ca0:	mov	r0, #0
   18ca4:	add	r1, pc, r1
   18ca8:	bl	114b0 <dcgettext@plt>
   18cac:	ldm	r4, {r3, ip}
   18cb0:	mov	r1, #1
   18cb4:	str	ip, [sp]
   18cb8:	ldr	ip, [r4, #8]
   18cbc:	str	ip, [sp, #4]
   18cc0:	ldr	ip, [r4, #12]
   18cc4:	str	ip, [sp, #8]
   18cc8:	ldr	ip, [r4, #16]
   18ccc:	str	ip, [sp, #12]
   18cd0:	ldr	ip, [r4, #20]
   18cd4:	str	ip, [sp, #16]
   18cd8:	ldr	ip, [r4, #24]
   18cdc:	str	ip, [sp, #20]
   18ce0:	mov	r2, r0
   18ce4:	mov	r0, r5
   18ce8:	bl	116cc <__fprintf_chk@plt>
   18cec:	b	18b14 <usage@@Base+0x4b9c>
   18cf0:	ldr	r1, [pc, #184]	; 18db0 <usage@@Base+0x4e38>
   18cf4:	mov	r2, #5
   18cf8:	mov	r0, #0
   18cfc:	add	r1, pc, r1
   18d00:	bl	114b0 <dcgettext@plt>
   18d04:	ldm	r4, {r3, ip}
   18d08:	mov	r1, #1
   18d0c:	str	ip, [sp]
   18d10:	ldr	ip, [r4, #8]
   18d14:	str	ip, [sp, #4]
   18d18:	ldr	ip, [r4, #12]
   18d1c:	str	ip, [sp, #8]
   18d20:	ldr	ip, [r4, #16]
   18d24:	str	ip, [sp, #12]
   18d28:	ldr	ip, [r4, #20]
   18d2c:	str	ip, [sp, #16]
   18d30:	ldr	ip, [r4, #24]
   18d34:	str	ip, [sp, #20]
   18d38:	ldr	ip, [r4, #28]
   18d3c:	str	ip, [sp, #24]
   18d40:	mov	r2, r0
   18d44:	mov	r0, r5
   18d48:	bl	116cc <__fprintf_chk@plt>
   18d4c:	b	18b14 <usage@@Base+0x4b9c>
   18d50:	str	r3, [sp]
   18d54:	mov	r3, r2
   18d58:	ldr	r2, [pc, #84]	; 18db4 <usage@@Base+0x4e3c>
   18d5c:	mov	r1, #1
   18d60:	add	r2, pc, r2
   18d64:	bl	116cc <__fprintf_chk@plt>
   18d68:	b	18a2c <usage@@Base+0x4ab4>
   18d6c:	ldr	r1, [pc, #68]	; 18db8 <usage@@Base+0x4e40>
   18d70:	mov	r0, #0
   18d74:	add	r1, pc, r1
   18d78:	b	18abc <usage@@Base+0x4b44>
   18d7c:	strdeq	r7, [r1], -r8
   18d80:	andeq	r6, r0, r4, lsl r5
   18d84:	andeq	r6, r0, r4, lsl r5
   18d88:	andeq	r0, r0, r4, lsl #3
   18d8c:	andeq	r6, r0, r4, ror #9
   18d90:	andeq	r6, r0, r0, ror r6
   18d94:	strdeq	r6, [r0], -r0
   18d98:	ldrdeq	r6, [r0], -r0
   18d9c:			; <UNDEFINED> instruction: 0x000064b4
   18da0:	muleq	r0, r4, r4
   18da4:	andeq	r6, r0, r4, ror r4
   18da8:	andeq	r6, r0, r0, asr r4
   18dac:	andeq	r6, r0, r8, lsr #8
   18db0:	strdeq	r6, [r0], -ip
   18db4:	andeq	r6, r0, r4, ror #3
   18db8:	andeq	r6, r0, r8, ror #7
   18dbc:	push	{r4, r5, lr}
   18dc0:	sub	sp, sp, #12
   18dc4:	ldr	r5, [sp, #24]
   18dc8:	ldr	ip, [r5]
   18dcc:	cmp	ip, #0
   18dd0:	beq	18dec <usage@@Base+0x4e74>
   18dd4:	mov	lr, r5
   18dd8:	mov	ip, #0
   18ddc:	ldr	r4, [lr, #4]!
   18de0:	add	ip, ip, #1
   18de4:	cmp	r4, #0
   18de8:	bne	18ddc <usage@@Base+0x4e64>
   18dec:	stm	sp, {r5, ip}
   18df0:	bl	189e8 <usage@@Base+0x4a70>
   18df4:	add	sp, sp, #12
   18df8:	pop	{r4, r5, pc}
   18dfc:	push	{r4, r5, r6, r7, lr}
   18e00:	sub	sp, sp, #60	; 0x3c
   18e04:	ldr	r4, [pc, #100]	; 18e70 <usage@@Base+0x4ef8>
   18e08:	mov	ip, #0
   18e0c:	ldr	r5, [pc, #96]	; 18e74 <usage@@Base+0x4efc>
   18e10:	mov	lr, ip
   18e14:	add	r4, pc, r4
   18e18:	ldr	r6, [sp, #80]	; 0x50
   18e1c:	ldr	r7, [r4, r5]
   18e20:	add	r5, sp, #12
   18e24:	ldr	r4, [r7]
   18e28:	str	r4, [sp, #52]	; 0x34
   18e2c:	ldr	r4, [r6, ip]
   18e30:	cmp	r4, #0
   18e34:	str	r4, [r5, ip]
   18e38:	beq	18e4c <usage@@Base+0x4ed4>
   18e3c:	add	lr, lr, #1
   18e40:	add	ip, ip, #4
   18e44:	cmp	lr, #10
   18e48:	bne	18e2c <usage@@Base+0x4eb4>
   18e4c:	stm	sp, {r5, lr}
   18e50:	bl	189e8 <usage@@Base+0x4a70>
   18e54:	ldr	r2, [sp, #52]	; 0x34
   18e58:	ldr	r3, [r7]
   18e5c:	cmp	r2, r3
   18e60:	bne	18e6c <usage@@Base+0x4ef4>
   18e64:	add	sp, sp, #60	; 0x3c
   18e68:	pop	{r4, r5, r6, r7, pc}
   18e6c:	bl	114bc <__stack_chk_fail@plt>
   18e70:	andeq	r7, r1, r4, ror #3
   18e74:	andeq	r0, r0, r8, asr r1
   18e78:	push	{r3}		; (str r3, [sp, #-4]!)
   18e7c:	push	{r4, lr}
   18e80:	sub	sp, sp, #20
   18e84:	ldr	lr, [pc, #72]	; 18ed4 <usage@@Base+0x4f5c>
   18e88:	add	ip, sp, #32
   18e8c:	ldr	r4, [pc, #68]	; 18ed8 <usage@@Base+0x4f60>
   18e90:	add	lr, pc, lr
   18e94:	ldr	r3, [sp, #28]
   18e98:	ldr	r4, [lr, r4]
   18e9c:	str	ip, [sp]
   18ea0:	str	ip, [sp, #8]
   18ea4:	ldr	ip, [r4]
   18ea8:	str	ip, [sp, #12]
   18eac:	bl	18dfc <usage@@Base+0x4e84>
   18eb0:	ldr	r2, [sp, #12]
   18eb4:	ldr	r3, [r4]
   18eb8:	cmp	r2, r3
   18ebc:	bne	18ed0 <usage@@Base+0x4f58>
   18ec0:	add	sp, sp, #20
   18ec4:	pop	{r4, lr}
   18ec8:	add	sp, sp, #4
   18ecc:	bx	lr
   18ed0:	bl	114bc <__stack_chk_fail@plt>
   18ed4:	andeq	r7, r1, r8, ror #2
   18ed8:	andeq	r0, r0, r8, asr r1
   18edc:	ldr	r1, [pc, #132]	; 18f68 <usage@@Base+0x4ff0>
   18ee0:	mov	r2, #5
   18ee4:	push	{r4, lr}
   18ee8:	add	r1, pc, r1
   18eec:	mov	r0, #0
   18ef0:	ldr	r4, [pc, #116]	; 18f6c <usage@@Base+0x4ff4>
   18ef4:	bl	114b0 <dcgettext@plt>
   18ef8:	ldr	r2, [pc, #112]	; 18f70 <usage@@Base+0x4ff8>
   18efc:	add	r4, pc, r4
   18f00:	add	r2, pc, r2
   18f04:	mov	r1, r0
   18f08:	mov	r0, #1
   18f0c:	bl	116a8 <__printf_chk@plt>
   18f10:	ldr	r1, [pc, #92]	; 18f74 <usage@@Base+0x4ffc>
   18f14:	mov	r2, #5
   18f18:	mov	r0, #0
   18f1c:	add	r1, pc, r1
   18f20:	bl	114b0 <dcgettext@plt>
   18f24:	ldr	r2, [pc, #76]	; 18f78 <usage@@Base+0x5000>
   18f28:	ldr	r3, [pc, #76]	; 18f7c <usage@@Base+0x5004>
   18f2c:	add	r2, pc, r2
   18f30:	add	r3, pc, r3
   18f34:	mov	r1, r0
   18f38:	mov	r0, #1
   18f3c:	bl	116a8 <__printf_chk@plt>
   18f40:	ldr	r1, [pc, #56]	; 18f80 <usage@@Base+0x5008>
   18f44:	mov	r0, #0
   18f48:	mov	r2, #5
   18f4c:	add	r1, pc, r1
   18f50:	bl	114b0 <dcgettext@plt>
   18f54:	ldr	r3, [pc, #40]	; 18f84 <usage@@Base+0x500c>
   18f58:	ldr	r3, [r4, r3]
   18f5c:	pop	{r4, lr}
   18f60:	ldr	r1, [r3]
   18f64:	b	113e4 <fputs_unlocked@plt>
   18f68:			; <UNDEFINED> instruction: 0x000062b0
   18f6c:	strdeq	r7, [r1], -ip
   18f70:			; <UNDEFINED> instruction: 0x000062b0
   18f74:	andeq	r6, r0, ip, lsr #5
   18f78:			; <UNDEFINED> instruction: 0x000056b0
   18f7c:			; <UNDEFINED> instruction: 0x000056bc
   18f80:	muleq	r0, r0, r2
   18f84:	andeq	r0, r0, r0, ror r1
   18f88:	push	{r4, lr}
   18f8c:	mov	r4, r0
   18f90:	bl	115ac <malloc@plt>
   18f94:	rsbs	r3, r0, #1
   18f98:	movcc	r3, #0
   18f9c:	cmp	r4, #0
   18fa0:	moveq	r3, #0
   18fa4:	cmp	r3, #0
   18fa8:	popeq	{r4, pc}
   18fac:	bl	1919c <usage@@Base+0x5224>
   18fb0:	push	{r3, r4, r5, lr}
   18fb4:	mov	r4, r0
   18fb8:	mvn	r0, #0
   18fbc:	mov	r5, r1
   18fc0:	bl	1c278 <usage@@Base+0x8300>
   18fc4:	cmp	r0, r4
   18fc8:	bcc	18fd8 <usage@@Base+0x5060>
   18fcc:	mul	r0, r4, r5
   18fd0:	pop	{r3, r4, r5, lr}
   18fd4:	b	18f88 <usage@@Base+0x5010>
   18fd8:	bl	1919c <usage@@Base+0x5224>
   18fdc:	b	18f88 <usage@@Base+0x5010>
   18fe0:	rsbs	r3, r1, #1
   18fe4:	push	{r4, lr}
   18fe8:	movcc	r3, #0
   18fec:	cmp	r0, #0
   18ff0:	mov	r4, r1
   18ff4:	moveq	r3, #0
   18ff8:	cmp	r3, #0
   18ffc:	bne	19020 <usage@@Base+0x50a8>
   19000:	bl	114d4 <realloc@plt>
   19004:	rsbs	r3, r0, #1
   19008:	movcc	r3, #0
   1900c:	cmp	r4, #0
   19010:	moveq	r3, #0
   19014:	cmp	r3, #0
   19018:	popeq	{r4, pc}
   1901c:	bl	1919c <usage@@Base+0x5224>
   19020:	bl	11450 <free@plt>
   19024:	mov	r0, #0
   19028:	pop	{r4, pc}
   1902c:	push	{r4, r5, r6, lr}
   19030:	mov	r5, r1
   19034:	mov	r6, r0
   19038:	mov	r1, r2
   1903c:	mvn	r0, #0
   19040:	mov	r4, r2
   19044:	bl	1c278 <usage@@Base+0x8300>
   19048:	cmp	r0, r5
   1904c:	bcc	19060 <usage@@Base+0x50e8>
   19050:	mov	r0, r6
   19054:	mul	r1, r5, r4
   19058:	pop	{r4, r5, r6, lr}
   1905c:	b	18fe0 <usage@@Base+0x5068>
   19060:	bl	1919c <usage@@Base+0x5224>
   19064:	push	{r3, r4, r5, r6, r7, lr}
   19068:	subs	r7, r0, #0
   1906c:	mov	r5, r1
   19070:	mov	r6, r2
   19074:	ldr	r4, [r1]
   19078:	beq	190b0 <usage@@Base+0x5138>
   1907c:	movw	r0, #43690	; 0xaaaa
   19080:	mov	r1, r2
   19084:	bfi	r0, r0, #16, #16
   19088:	bl	1c278 <usage@@Base+0x8300>
   1908c:	cmp	r4, r0
   19090:	addcc	r3, r4, #1
   19094:	addcc	r4, r4, r3, lsr #1
   19098:	bcs	190d4 <usage@@Base+0x515c>
   1909c:	str	r4, [r5]
   190a0:	mov	r0, r7
   190a4:	mul	r1, r6, r4
   190a8:	pop	{r3, r4, r5, r6, r7, lr}
   190ac:	b	18fe0 <usage@@Base+0x5068>
   190b0:	cmp	r4, #0
   190b4:	bne	1909c <usage@@Base+0x5124>
   190b8:	mov	r0, #64	; 0x40
   190bc:	mov	r1, r2
   190c0:	bl	1c278 <usage@@Base+0x8300>
   190c4:	cmp	r0, #0
   190c8:	movne	r4, r0
   190cc:	addeq	r4, r0, #1
   190d0:	b	1909c <usage@@Base+0x5124>
   190d4:	bl	1919c <usage@@Base+0x5224>
   190d8:	cmp	r0, #0
   190dc:	push	{r3, lr}
   190e0:	ldr	r3, [r1]
   190e4:	beq	19110 <usage@@Base+0x5198>
   190e8:	movw	r2, #43689	; 0xaaa9
   190ec:	movt	r2, #43690	; 0xaaaa
   190f0:	cmp	r3, r2
   190f4:	addls	r2, r3, #1
   190f8:	addls	r3, r3, r2, lsr #1
   190fc:	bhi	19128 <usage@@Base+0x51b0>
   19100:	str	r3, [r1]
   19104:	mov	r1, r3
   19108:	pop	{r3, lr}
   1910c:	b	18fe0 <usage@@Base+0x5068>
   19110:	cmp	r3, #0
   19114:	moveq	r3, #64	; 0x40
   19118:	str	r3, [r1]
   1911c:	mov	r1, r3
   19120:	pop	{r3, lr}
   19124:	b	18fe0 <usage@@Base+0x5068>
   19128:	bl	1919c <usage@@Base+0x5224>
   1912c:	push	{r4, lr}
   19130:	mov	r4, r0
   19134:	bl	18f88 <usage@@Base+0x5010>
   19138:	mov	r2, r4
   1913c:	mov	r1, #0
   19140:	pop	{r4, lr}
   19144:	b	11690 <memset@plt>
   19148:	push	{r3, lr}
   1914c:	bl	113d8 <calloc@plt>
   19150:	cmp	r0, #0
   19154:	popne	{r3, pc}
   19158:	bl	1919c <usage@@Base+0x5224>
   1915c:	push	{r3, r4, r5, lr}
   19160:	mov	r4, r1
   19164:	mov	r5, r0
   19168:	mov	r0, r1
   1916c:	bl	18f88 <usage@@Base+0x5010>
   19170:	mov	r1, r5
   19174:	mov	r2, r4
   19178:	pop	{r3, r4, r5, lr}
   1917c:	b	11474 <memcpy@plt>
   19180:	push	{r4, lr}
   19184:	mov	r4, r0
   19188:	bl	11630 <strlen@plt>
   1918c:	add	r1, r0, #1
   19190:	mov	r0, r4
   19194:	pop	{r4, lr}
   19198:	b	1915c <usage@@Base+0x51e4>
   1919c:	ldr	r3, [pc, #64]	; 191e4 <usage@@Base+0x526c>
   191a0:	mov	r2, #5
   191a4:	ldr	ip, [pc, #60]	; 191e8 <usage@@Base+0x5270>
   191a8:	mov	r0, #0
   191ac:	add	r3, pc, r3
   191b0:	ldr	r1, [pc, #52]	; 191ec <usage@@Base+0x5274>
   191b4:	push	{r4, lr}
   191b8:	add	r1, pc, r1
   191bc:	ldr	r3, [r3, ip]
   191c0:	ldr	r4, [r3]
   191c4:	bl	114b0 <dcgettext@plt>
   191c8:	ldr	r2, [pc, #32]	; 191f0 <usage@@Base+0x5278>
   191cc:	mov	r1, #0
   191d0:	add	r2, pc, r2
   191d4:	mov	r3, r0
   191d8:	mov	r0, r4
   191dc:	bl	11588 <error@plt>
   191e0:	bl	11768 <abort@plt>
   191e4:	andeq	r6, r1, ip, asr #28
   191e8:	andeq	r0, r0, r8, ror r1
   191ec:	muleq	r0, r4, r0
   191f0:	andeq	r5, r0, r0, lsr #11
   191f4:	ldr	ip, [pc, #1852]	; 19938 <usage@@Base+0x59c0>
   191f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   191fc:	mov	fp, r2
   19200:	ldr	r2, [pc, #1844]	; 1993c <usage@@Base+0x59c4>
   19204:	add	ip, pc, ip
   19208:	mov	r9, r3
   1920c:	sub	sp, sp, #36	; 0x24
   19210:	mov	r3, ip
   19214:	cmp	fp, #36	; 0x24
   19218:	ldr	sl, [ip, r2]
   1921c:	mov	r5, r0
   19220:	mov	r8, r1
   19224:	ldr	r6, [sp, #72]	; 0x48
   19228:	ldr	r3, [sl]
   1922c:	str	r3, [sp, #28]
   19230:	bhi	19918 <usage@@Base+0x59a0>
   19234:	cmp	r1, #0
   19238:	addeq	r8, sp, #24
   1923c:	bl	11618 <__ctype_b_loc@plt>
   19240:	ldrb	r3, [r5]
   19244:	mov	r1, r5
   19248:	ldr	r0, [r0]
   1924c:	b	19254 <usage@@Base+0x52dc>
   19250:	ldrb	r3, [r1, #1]!
   19254:	lsl	r2, r3, #1
   19258:	ldrh	r4, [r0, r2]
   1925c:	and	r4, r4, #8192	; 0x2000
   19260:	uxth	r4, r4
   19264:	cmp	r4, #0
   19268:	bne	19250 <usage@@Base+0x52d8>
   1926c:	cmp	r3, #45	; 0x2d
   19270:	bne	19290 <usage@@Base+0x5318>
   19274:	mov	r0, #4
   19278:	ldr	r2, [sp, #28]
   1927c:	ldr	r3, [sl]
   19280:	cmp	r2, r3
   19284:	bne	19914 <usage@@Base+0x599c>
   19288:	add	sp, sp, #36	; 0x24
   1928c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19290:	bl	1166c <__errno_location@plt>
   19294:	mov	r2, fp
   19298:	mov	r1, r8
   1929c:	mov	r3, r4
   192a0:	str	r4, [r0]
   192a4:	mov	r7, r0
   192a8:	mov	r0, r5
   192ac:	bl	11480 <__strtoull_internal@plt>
   192b0:	ldr	fp, [r8]
   192b4:	cmp	fp, r5
   192b8:	strd	r0, [sp]
   192bc:	beq	19438 <usage@@Base+0x54c0>
   192c0:	ldr	ip, [r7]
   192c4:	cmp	ip, #0
   192c8:	bne	192f4 <usage@@Base+0x537c>
   192cc:	mov	r7, ip
   192d0:	cmp	r6, #0
   192d4:	beq	198a4 <usage@@Base+0x592c>
   192d8:	ldrb	r5, [fp]
   192dc:	cmp	r5, #0
   192e0:	bne	19304 <usage@@Base+0x538c>
   192e4:	ldrd	r2, [sp]
   192e8:	mov	r0, r7
   192ec:	strd	r2, [r9]
   192f0:	b	19278 <usage@@Base+0x5300>
   192f4:	cmp	ip, #34	; 0x22
   192f8:	moveq	r7, #1
   192fc:	bne	19274 <usage@@Base+0x52fc>
   19300:	b	192d0 <usage@@Base+0x5358>
   19304:	mov	r0, r6
   19308:	mov	r1, r5
   1930c:	bl	1163c <strchr@plt>
   19310:	cmp	r0, #0
   19314:	beq	19474 <usage@@Base+0x54fc>
   19318:	mov	r0, r6
   1931c:	mov	r1, #48	; 0x30
   19320:	bl	1163c <strchr@plt>
   19324:	cmp	r0, #0
   19328:	beq	19348 <usage@@Base+0x53d0>
   1932c:	ldrb	r3, [fp, #1]
   19330:	cmp	r3, #68	; 0x44
   19334:	beq	198cc <usage@@Base+0x5954>
   19338:	cmp	r3, #105	; 0x69
   1933c:	beq	198b4 <usage@@Base+0x593c>
   19340:	cmp	r3, #66	; 0x42
   19344:	beq	198cc <usage@@Base+0x5954>
   19348:	mov	r6, #1
   1934c:	mov	r4, #1024	; 0x400
   19350:	sub	r5, r5, #66	; 0x42
   19354:	cmp	r5, #53	; 0x35
   19358:	addls	pc, pc, r5, lsl #2
   1935c:	b	19474 <usage@@Base+0x54fc>
   19360:	b	1971c <usage@@Base+0x57a4>
   19364:	b	19474 <usage@@Base+0x54fc>
   19368:	b	19474 <usage@@Base+0x54fc>
   1936c:	b	196b0 <usage@@Base+0x5738>
   19370:	b	19474 <usage@@Base+0x54fc>
   19374:	b	19644 <usage@@Base+0x56cc>
   19378:	b	19474 <usage@@Base+0x54fc>
   1937c:	b	19474 <usage@@Base+0x54fc>
   19380:	b	19474 <usage@@Base+0x54fc>
   19384:	b	195ec <usage@@Base+0x5674>
   19388:	b	19474 <usage@@Base+0x54fc>
   1938c:	b	197c4 <usage@@Base+0x584c>
   19390:	b	19474 <usage@@Base+0x54fc>
   19394:	b	19474 <usage@@Base+0x54fc>
   19398:	b	19758 <usage@@Base+0x57e0>
   1939c:	b	19474 <usage@@Base+0x54fc>
   193a0:	b	19474 <usage@@Base+0x54fc>
   193a4:	b	19474 <usage@@Base+0x54fc>
   193a8:	b	19838 <usage@@Base+0x58c0>
   193ac:	b	19474 <usage@@Base+0x54fc>
   193b0:	b	19474 <usage@@Base+0x54fc>
   193b4:	b	19474 <usage@@Base+0x54fc>
   193b8:	b	19474 <usage@@Base+0x54fc>
   193bc:	b	19580 <usage@@Base+0x5608>
   193c0:	b	19508 <usage@@Base+0x5590>
   193c4:	b	19474 <usage@@Base+0x54fc>
   193c8:	b	19474 <usage@@Base+0x54fc>
   193cc:	b	19474 <usage@@Base+0x54fc>
   193d0:	b	19474 <usage@@Base+0x54fc>
   193d4:	b	19474 <usage@@Base+0x54fc>
   193d8:	b	19474 <usage@@Base+0x54fc>
   193dc:	b	19474 <usage@@Base+0x54fc>
   193e0:	b	194cc <usage@@Base+0x5554>
   193e4:	b	19484 <usage@@Base+0x550c>
   193e8:	b	19474 <usage@@Base+0x54fc>
   193ec:	b	19474 <usage@@Base+0x54fc>
   193f0:	b	19474 <usage@@Base+0x54fc>
   193f4:	b	19644 <usage@@Base+0x56cc>
   193f8:	b	19474 <usage@@Base+0x54fc>
   193fc:	b	19474 <usage@@Base+0x54fc>
   19400:	b	19474 <usage@@Base+0x54fc>
   19404:	b	195ec <usage@@Base+0x5674>
   19408:	b	19474 <usage@@Base+0x54fc>
   1940c:	b	197c4 <usage@@Base+0x584c>
   19410:	b	19474 <usage@@Base+0x54fc>
   19414:	b	19474 <usage@@Base+0x54fc>
   19418:	b	19474 <usage@@Base+0x54fc>
   1941c:	b	19474 <usage@@Base+0x54fc>
   19420:	b	19474 <usage@@Base+0x54fc>
   19424:	b	19474 <usage@@Base+0x54fc>
   19428:	b	19838 <usage@@Base+0x58c0>
   1942c:	b	19474 <usage@@Base+0x54fc>
   19430:	b	19474 <usage@@Base+0x54fc>
   19434:	b	194a4 <usage@@Base+0x552c>
   19438:	cmp	r6, #0
   1943c:	beq	19274 <usage@@Base+0x52fc>
   19440:	ldrb	r5, [r5]
   19444:	cmp	r5, #0
   19448:	beq	19274 <usage@@Base+0x52fc>
   1944c:	mov	r0, r6
   19450:	mov	r1, r5
   19454:	bl	1163c <strchr@plt>
   19458:	cmp	r0, #0
   1945c:	beq	19274 <usage@@Base+0x52fc>
   19460:	mov	r0, #1
   19464:	mov	r1, #0
   19468:	mov	r7, r4
   1946c:	strd	r0, [sp]
   19470:	b	19318 <usage@@Base+0x53a0>
   19474:	ldrd	r2, [sp]
   19478:	orr	r0, r7, #2
   1947c:	strd	r2, [r9]
   19480:	b	19278 <usage@@Base+0x5300>
   19484:	mov	r3, #0
   19488:	add	r2, fp, r6
   1948c:	str	r2, [r8]
   19490:	ldrb	r2, [fp, r6]
   19494:	orr	r7, r7, r3
   19498:	cmp	r2, #0
   1949c:	orrne	r7, r7, #2
   194a0:	b	192e4 <usage@@Base+0x536c>
   194a4:	ldrd	r2, [sp]
   194a8:	cmp	r2, #0
   194ac:	sbcs	r3, r3, #0
   194b0:	blt	198ec <usage@@Base+0x5974>
   194b4:	ldrd	r0, [sp]
   194b8:	mov	r3, #0
   194bc:	adds	r0, r0, r0
   194c0:	adc	r1, r1, r1
   194c4:	strd	r0, [sp]
   194c8:	b	19488 <usage@@Base+0x5510>
   194cc:	ldrd	r0, [sp]
   194d0:	movw	r3, #65535	; 0xffff
   194d4:	movt	r3, #127	; 0x7f
   194d8:	mvn	r2, #0
   194dc:	cmp	r1, r3
   194e0:	cmpeq	r0, r2
   194e4:	bhi	198ec <usage@@Base+0x5974>
   194e8:	lsl	r2, r1, #9
   194ec:	ldr	r1, [sp]
   194f0:	lsl	r3, r0, #9
   194f4:	str	r3, [sp]
   194f8:	mov	r3, #0
   194fc:	orr	r2, r2, r1, lsr #23
   19500:	str	r2, [sp, #4]
   19504:	b	19488 <usage@@Base+0x5510>
   19508:	asr	r5, r4, #31
   1950c:	mov	r2, r4
   19510:	mvn	r0, #0
   19514:	mvn	r1, #0
   19518:	mov	r3, r5
   1951c:	bl	1c884 <usage@@Base+0x890c>
   19520:	mov	ip, r7
   19524:	str	r6, [sp, #20]
   19528:	mov	r2, #7
   1952c:	ldrd	r6, [sp]
   19530:	mov	r3, #0
   19534:	strd	r0, [sp, #8]
   19538:	ldrd	r0, [sp, #8]
   1953c:	cmp	r1, r7
   19540:	cmpeq	r0, r6
   19544:	mulcs	r0, r6, r5
   19548:	movcs	r1, #0
   1954c:	mlacs	r0, r4, r7, r0
   19550:	movcc	r1, #1
   19554:	umullcs	r6, r7, r6, r4
   19558:	mvncc	r6, #0
   1955c:	mvncc	r7, #0
   19560:	orr	r3, r3, r1
   19564:	addcs	r7, r0, r7
   19568:	subs	r2, r2, #1
   1956c:	bne	19538 <usage@@Base+0x55c0>
   19570:	strd	r6, [sp]
   19574:	mov	r7, ip
   19578:	ldr	r6, [sp, #20]
   1957c:	b	19488 <usage@@Base+0x5510>
   19580:	asr	r5, r4, #31
   19584:	mov	r2, r4
   19588:	mvn	r0, #0
   1958c:	mvn	r1, #0
   19590:	mov	r3, r5
   19594:	bl	1c884 <usage@@Base+0x890c>
   19598:	mov	ip, r7
   1959c:	str	r6, [sp, #20]
   195a0:	mov	r2, #8
   195a4:	ldrd	r6, [sp]
   195a8:	mov	r3, #0
   195ac:	strd	r0, [sp, #8]
   195b0:	ldrd	r0, [sp, #8]
   195b4:	cmp	r1, r7
   195b8:	cmpeq	r0, r6
   195bc:	mulcs	r0, r6, r5
   195c0:	movcs	r1, #0
   195c4:	mlacs	r0, r4, r7, r0
   195c8:	movcc	r1, #1
   195cc:	umullcs	r6, r7, r6, r4
   195d0:	mvncc	r6, #0
   195d4:	mvncc	r7, #0
   195d8:	orr	r3, r3, r1
   195dc:	addcs	r7, r0, r7
   195e0:	subs	r2, r2, #1
   195e4:	bne	195b0 <usage@@Base+0x5638>
   195e8:	b	19570 <usage@@Base+0x55f8>
   195ec:	mov	r2, r4
   195f0:	asr	r3, r4, #31
   195f4:	mvn	r0, #0
   195f8:	mvn	r1, #0
   195fc:	strd	r2, [sp, #8]
   19600:	bl	1c884 <usage@@Base+0x890c>
   19604:	ldrd	r2, [sp]
   19608:	cmp	r3, r1
   1960c:	cmpeq	r2, r0
   19610:	bhi	198d8 <usage@@Base+0x5960>
   19614:	ldr	r3, [sp]
   19618:	ldr	ip, [sp, #12]
   1961c:	ldr	r0, [sp, #4]
   19620:	ldr	r1, [sp]
   19624:	mul	r2, r3, ip
   19628:	mov	r3, #0
   1962c:	mla	r2, r4, r0, r2
   19630:	umull	r0, r1, r1, r4
   19634:	add	r2, r2, r1
   19638:	strd	r0, [sp]
   1963c:	str	r2, [sp, #4]
   19640:	b	19488 <usage@@Base+0x5510>
   19644:	asr	r5, r4, #31
   19648:	mov	r2, r4
   1964c:	mvn	r0, #0
   19650:	mvn	r1, #0
   19654:	mov	r3, r5
   19658:	bl	1c884 <usage@@Base+0x890c>
   1965c:	mov	ip, r7
   19660:	str	r6, [sp, #20]
   19664:	mov	r2, #3
   19668:	ldrd	r6, [sp]
   1966c:	mov	r3, #0
   19670:	strd	r0, [sp, #8]
   19674:	ldrd	r0, [sp, #8]
   19678:	cmp	r1, r7
   1967c:	cmpeq	r0, r6
   19680:	mulcs	r0, r6, r5
   19684:	movcs	r1, #0
   19688:	mlacs	r0, r4, r7, r0
   1968c:	movcc	r1, #1
   19690:	umullcs	r6, r7, r6, r4
   19694:	mvncc	r6, #0
   19698:	mvncc	r7, #0
   1969c:	orr	r3, r3, r1
   196a0:	addcs	r7, r0, r7
   196a4:	subs	r2, r2, #1
   196a8:	bne	19674 <usage@@Base+0x56fc>
   196ac:	b	19570 <usage@@Base+0x55f8>
   196b0:	asr	r5, r4, #31
   196b4:	mov	r2, r4
   196b8:	mvn	r0, #0
   196bc:	mvn	r1, #0
   196c0:	mov	r3, r5
   196c4:	bl	1c884 <usage@@Base+0x890c>
   196c8:	mov	ip, r7
   196cc:	str	r6, [sp, #20]
   196d0:	mov	r2, #6
   196d4:	ldrd	r6, [sp]
   196d8:	mov	r3, #0
   196dc:	strd	r0, [sp, #8]
   196e0:	ldrd	r0, [sp, #8]
   196e4:	cmp	r1, r7
   196e8:	cmpeq	r0, r6
   196ec:	mulcs	r0, r6, r5
   196f0:	movcs	r1, #0
   196f4:	mlacs	r0, r4, r7, r0
   196f8:	movcc	r1, #1
   196fc:	umullcs	r6, r7, r6, r4
   19700:	mvncc	r6, #0
   19704:	mvncc	r7, #0
   19708:	orr	r3, r3, r1
   1970c:	addcs	r7, r0, r7
   19710:	subs	r2, r2, #1
   19714:	bne	196e0 <usage@@Base+0x5768>
   19718:	b	19570 <usage@@Base+0x55f8>
   1971c:	ldrd	r0, [sp]
   19720:	movw	r3, #65535	; 0xffff
   19724:	movt	r3, #63	; 0x3f
   19728:	mvn	r2, #0
   1972c:	cmp	r1, r3
   19730:	cmpeq	r0, r2
   19734:	bhi	198d8 <usage@@Base+0x5960>
   19738:	lsl	r2, r1, #10
   1973c:	ldr	r1, [sp]
   19740:	lsl	r3, r0, #10
   19744:	str	r3, [sp]
   19748:	mov	r3, #0
   1974c:	orr	r2, r2, r1, lsr #22
   19750:	str	r2, [sp, #4]
   19754:	b	19488 <usage@@Base+0x5510>
   19758:	asr	r5, r4, #31
   1975c:	mov	r2, r4
   19760:	mvn	r0, #0
   19764:	mvn	r1, #0
   19768:	mov	r3, r5
   1976c:	bl	1c884 <usage@@Base+0x890c>
   19770:	mov	ip, r7
   19774:	str	r6, [sp, #20]
   19778:	mov	r2, #5
   1977c:	ldrd	r6, [sp]
   19780:	mov	r3, #0
   19784:	strd	r0, [sp, #8]
   19788:	ldrd	r0, [sp, #8]
   1978c:	cmp	r1, r7
   19790:	cmpeq	r0, r6
   19794:	mulcs	r0, r6, r5
   19798:	movcs	r1, #0
   1979c:	mlacs	r0, r4, r7, r0
   197a0:	movcc	r1, #1
   197a4:	umullcs	r6, r7, r6, r4
   197a8:	mvncc	r6, #0
   197ac:	mvncc	r7, #0
   197b0:	orr	r3, r3, r1
   197b4:	addcs	r7, r0, r7
   197b8:	subs	r2, r2, #1
   197bc:	bne	19788 <usage@@Base+0x5810>
   197c0:	b	19570 <usage@@Base+0x55f8>
   197c4:	mov	r2, r4
   197c8:	asr	r3, r4, #31
   197cc:	mvn	r0, #0
   197d0:	mvn	r1, #0
   197d4:	strd	r2, [sp, #8]
   197d8:	bl	1c884 <usage@@Base+0x890c>
   197dc:	ldrd	r2, [sp]
   197e0:	cmp	r3, r1
   197e4:	cmpeq	r2, r0
   197e8:	bhi	19900 <usage@@Base+0x5988>
   197ec:	ldr	ip, [sp, #4]
   197f0:	mul	r3, r4, ip
   197f4:	ldr	ip, [sp, #12]
   197f8:	mla	r3, r2, ip, r3
   197fc:	ldr	r2, [sp]
   19800:	umull	r4, r5, r4, r2
   19804:	add	r5, r3, r5
   19808:	cmp	r1, r5
   1980c:	cmpeq	r0, r4
   19810:	bcc	19900 <usage@@Base+0x5988>
   19814:	mul	r2, r4, ip
   19818:	ldr	ip, [sp, #8]
   1981c:	mov	r3, #0
   19820:	umull	r0, r1, r4, ip
   19824:	mla	r2, ip, r5, r2
   19828:	strd	r0, [sp]
   1982c:	add	r2, r2, r1
   19830:	str	r2, [sp, #4]
   19834:	b	19488 <usage@@Base+0x5510>
   19838:	asr	r5, r4, #31
   1983c:	mov	r2, r4
   19840:	mvn	r0, #0
   19844:	mvn	r1, #0
   19848:	mov	r3, r5
   1984c:	bl	1c884 <usage@@Base+0x890c>
   19850:	mov	ip, r7
   19854:	str	r6, [sp, #20]
   19858:	mov	r2, #4
   1985c:	ldrd	r6, [sp]
   19860:	mov	r3, #0
   19864:	strd	r0, [sp, #8]
   19868:	ldrd	r0, [sp, #8]
   1986c:	cmp	r1, r7
   19870:	cmpeq	r0, r6
   19874:	mulcs	r0, r6, r5
   19878:	movcs	r1, #0
   1987c:	mlacs	r0, r4, r7, r0
   19880:	movcc	r1, #1
   19884:	umullcs	r6, r7, r6, r4
   19888:	mvncc	r6, #0
   1988c:	mvncc	r7, #0
   19890:	orr	r3, r3, r1
   19894:	addcs	r7, r0, r7
   19898:	subs	r2, r2, #1
   1989c:	bne	19868 <usage@@Base+0x58f0>
   198a0:	b	19570 <usage@@Base+0x55f8>
   198a4:	ldrd	r0, [sp]
   198a8:	strd	r0, [r9]
   198ac:	mov	r0, r7
   198b0:	b	19278 <usage@@Base+0x5300>
   198b4:	ldrb	r3, [fp, #2]
   198b8:	mov	r4, #1024	; 0x400
   198bc:	cmp	r3, #66	; 0x42
   198c0:	moveq	r6, #3
   198c4:	movne	r6, #1
   198c8:	b	19350 <usage@@Base+0x53d8>
   198cc:	mov	r6, #2
   198d0:	mov	r4, #1000	; 0x3e8
   198d4:	b	19350 <usage@@Base+0x53d8>
   198d8:	mvn	r3, #0
   198dc:	mvn	r2, #0
   198e0:	strd	r2, [sp]
   198e4:	mov	r3, #1
   198e8:	b	19488 <usage@@Base+0x5510>
   198ec:	mvn	r0, #0
   198f0:	mvn	r1, #0
   198f4:	mov	r3, #1
   198f8:	strd	r0, [sp]
   198fc:	b	19488 <usage@@Base+0x5510>
   19900:	mvn	r0, #0
   19904:	mvn	r1, #0
   19908:	mov	r3, #1
   1990c:	strd	r0, [sp]
   19910:	b	19488 <usage@@Base+0x5510>
   19914:	bl	114bc <__stack_chk_fail@plt>
   19918:	ldr	r0, [pc, #32]	; 19940 <usage@@Base+0x59c8>
   1991c:	mov	r2, #96	; 0x60
   19920:	ldr	r1, [pc, #28]	; 19944 <usage@@Base+0x59cc>
   19924:	ldr	r3, [pc, #28]	; 19948 <usage@@Base+0x59d0>
   19928:	add	r0, pc, r0
   1992c:	add	r1, pc, r1
   19930:	add	r3, pc, r3
   19934:	bl	11798 <__assert_fail@plt>
   19938:	strdeq	r6, [r1], -r4
   1993c:	andeq	r0, r0, r8, asr r1
   19940:	andeq	r5, r0, r4, asr #18
   19944:	andeq	r5, r0, r8, ror #18
   19948:	andeq	r5, r0, r0, lsr r9
   1994c:	ldr	r3, [pc, #256]	; 19a54 <usage@@Base+0x5adc>
   19950:	ldr	r2, [pc, #256]	; 19a58 <usage@@Base+0x5ae0>
   19954:	add	r3, pc, r3
   19958:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1995c:	subs	r6, r0, #0
   19960:	ldr	r9, [r3, r2]
   19964:	sub	sp, sp, #8
   19968:	mov	sl, r1
   1996c:	str	r1, [sp]
   19970:	ldr	r3, [r9]
   19974:	str	r3, [sp, #4]
   19978:	beq	19a3c <usage@@Base+0x5ac4>
   1997c:	ldr	r0, [r1]
   19980:	add	r3, r1, #4
   19984:	str	r3, [sp]
   19988:	bl	11630 <strlen@plt>
   1998c:	mov	r4, r6
   19990:	mov	r5, r0
   19994:	b	199b8 <usage@@Base+0x5a40>
   19998:	ldr	r3, [sp]
   1999c:	add	r2, r3, #4
   199a0:	str	r2, [sp]
   199a4:	ldr	r0, [r3]
   199a8:	bl	11630 <strlen@plt>
   199ac:	adds	r0, r0, r5
   199b0:	movcc	r5, r0
   199b4:	mvncs	r5, #0
   199b8:	subs	r4, r4, #1
   199bc:	bne	19998 <usage@@Base+0x5a20>
   199c0:	cmp	r5, #0
   199c4:	blt	19a2c <usage@@Base+0x5ab4>
   199c8:	add	r0, r5, #1
   199cc:	sub	sl, sl, #4
   199d0:	bl	18f88 <usage@@Base+0x5010>
   199d4:	mov	r4, r0
   199d8:	mov	r5, r0
   199dc:	ldr	r8, [sl, #4]!
   199e0:	mov	r0, r8
   199e4:	bl	11630 <strlen@plt>
   199e8:	mov	r1, r8
   199ec:	mov	r7, r0
   199f0:	mov	r0, r5
   199f4:	mov	r2, r7
   199f8:	add	r5, r5, r7
   199fc:	bl	11474 <memcpy@plt>
   19a00:	subs	r6, r6, #1
   19a04:	bne	199dc <usage@@Base+0x5a64>
   19a08:	mov	r3, #0
   19a0c:	strb	r3, [r5]
   19a10:	ldr	r2, [sp, #4]
   19a14:	mov	r0, r4
   19a18:	ldr	r3, [r9]
   19a1c:	cmp	r2, r3
   19a20:	bne	19a50 <usage@@Base+0x5ad8>
   19a24:	add	sp, sp, #8
   19a28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19a2c:	bl	1166c <__errno_location@plt>
   19a30:	mov	r3, #75	; 0x4b
   19a34:	str	r3, [r0]
   19a38:	b	19a10 <usage@@Base+0x5a98>
   19a3c:	mov	r0, #1
   19a40:	bl	18f88 <usage@@Base+0x5010>
   19a44:	mov	r4, r0
   19a48:	mov	r5, r0
   19a4c:	b	19a08 <usage@@Base+0x5a90>
   19a50:	bl	114bc <__stack_chk_fail@plt>
   19a54:	andeq	r6, r1, r4, lsr #13
   19a58:	andeq	r0, r0, r8, asr r1
   19a5c:	ldr	r3, [pc, #200]	; 19b2c <usage@@Base+0x5bb4>
   19a60:	mov	r2, r1
   19a64:	ldr	ip, [pc, #196]	; 19b30 <usage@@Base+0x5bb8>
   19a68:	add	r3, pc, r3
   19a6c:	push	{r4, lr}
   19a70:	sub	sp, sp, #8
   19a74:	ldr	r4, [r3, ip]
   19a78:	ldrb	lr, [r0]
   19a7c:	ldr	r3, [r4]
   19a80:	cmp	lr, #0
   19a84:	str	r3, [sp, #4]
   19a88:	beq	19ad4 <usage@@Base+0x5b5c>
   19a8c:	cmp	lr, #37	; 0x25
   19a90:	bne	19af8 <usage@@Base+0x5b80>
   19a94:	ldrb	r3, [r0, #1]
   19a98:	cmp	r3, #115	; 0x73
   19a9c:	bne	19af8 <usage@@Base+0x5b80>
   19aa0:	mov	r3, r0
   19aa4:	mov	lr, #0
   19aa8:	b	19ac4 <usage@@Base+0x5b4c>
   19aac:	cmp	ip, #37	; 0x25
   19ab0:	bne	19af8 <usage@@Base+0x5b80>
   19ab4:	add	r3, r3, #2
   19ab8:	ldrb	ip, [r3, #1]
   19abc:	cmp	ip, #115	; 0x73
   19ac0:	bne	19af8 <usage@@Base+0x5b80>
   19ac4:	ldrb	ip, [r3, #2]
   19ac8:	add	lr, lr, #1
   19acc:	cmp	ip, #0
   19ad0:	bne	19aac <usage@@Base+0x5b34>
   19ad4:	mov	r0, lr
   19ad8:	mov	r1, r2
   19adc:	bl	1994c <usage@@Base+0x59d4>
   19ae0:	ldr	r2, [sp, #4]
   19ae4:	ldr	r3, [r4]
   19ae8:	cmp	r2, r3
   19aec:	bne	19b28 <usage@@Base+0x5bb0>
   19af0:	add	sp, sp, #8
   19af4:	pop	{r4, pc}
   19af8:	mov	r1, r0
   19afc:	mov	r0, sp
   19b00:	bl	19e50 <usage@@Base+0x5ed8>
   19b04:	cmp	r0, #0
   19b08:	ldrge	r0, [sp]
   19b0c:	bge	19ae0 <usage@@Base+0x5b68>
   19b10:	bl	1166c <__errno_location@plt>
   19b14:	ldr	r3, [r0]
   19b18:	cmp	r3, #12
   19b1c:	movne	r0, #0
   19b20:	bne	19ae0 <usage@@Base+0x5b68>
   19b24:	bl	1919c <usage@@Base+0x5224>
   19b28:	bl	114bc <__stack_chk_fail@plt>
   19b2c:	muleq	r1, r0, r5
   19b30:	andeq	r0, r0, r8, asr r1
   19b34:	push	{r4, r5, r6, lr}
   19b38:	sub	sp, sp, #8
   19b3c:	mov	r4, r0
   19b40:	bl	116c0 <fileno@plt>
   19b44:	cmp	r0, #0
   19b48:	mov	r0, r4
   19b4c:	blt	19bc8 <usage@@Base+0x5c50>
   19b50:	bl	115dc <__freading@plt>
   19b54:	cmp	r0, #0
   19b58:	bne	19b94 <usage@@Base+0x5c1c>
   19b5c:	mov	r0, r4
   19b60:	bl	19d48 <usage@@Base+0x5dd0>
   19b64:	cmp	r0, #0
   19b68:	beq	19bc4 <usage@@Base+0x5c4c>
   19b6c:	bl	1166c <__errno_location@plt>
   19b70:	ldr	r6, [r0]
   19b74:	mov	r5, r0
   19b78:	mov	r0, r4
   19b7c:	bl	116d8 <fclose@plt>
   19b80:	cmp	r6, #0
   19b84:	mvnne	r0, #0
   19b88:	strne	r6, [r5]
   19b8c:	add	sp, sp, #8
   19b90:	pop	{r4, r5, r6, pc}
   19b94:	mov	r0, r4
   19b98:	bl	116c0 <fileno@plt>
   19b9c:	mov	r1, #1
   19ba0:	mov	r2, #0
   19ba4:	mov	r3, #0
   19ba8:	str	r1, [sp]
   19bac:	bl	11540 <lseek64@plt>
   19bb0:	mvn	r2, #0
   19bb4:	mvn	r3, #0
   19bb8:	cmp	r1, r3
   19bbc:	cmpeq	r0, r2
   19bc0:	bne	19b5c <usage@@Base+0x5be4>
   19bc4:	mov	r0, r4
   19bc8:	add	sp, sp, #8
   19bcc:	pop	{r4, r5, r6, lr}
   19bd0:	b	116d8 <fclose@plt>
   19bd4:	push	{r1, r2, r3}
   19bd8:	movw	ip, #1030	; 0x406
   19bdc:	ldr	r3, [pc, #336]	; 19d34 <usage@@Base+0x5dbc>
   19be0:	push	{r4, r5, r6, r7, r8, lr}
   19be4:	add	r3, pc, r3
   19be8:	ldr	lr, [pc, #328]	; 19d38 <usage@@Base+0x5dc0>
   19bec:	sub	sp, sp, #12
   19bf0:	add	r2, sp, #40	; 0x28
   19bf4:	mov	r6, r0
   19bf8:	ldr	r1, [sp, #36]	; 0x24
   19bfc:	ldr	r4, [r3, lr]
   19c00:	cmp	r1, ip
   19c04:	str	r2, [sp]
   19c08:	ldr	r3, [r4]
   19c0c:	str	r3, [sp, #4]
   19c10:	bne	19c94 <usage@@Base+0x5d1c>
   19c14:	ldr	r8, [pc, #288]	; 19d3c <usage@@Base+0x5dc4>
   19c18:	add	r3, sp, #44	; 0x2c
   19c1c:	str	r3, [sp]
   19c20:	add	r8, pc, r8
   19c24:	ldr	r7, [sp, #40]	; 0x28
   19c28:	ldr	r3, [r8]
   19c2c:	mov	r2, r7
   19c30:	cmp	r3, #0
   19c34:	blt	19d20 <usage@@Base+0x5da8>
   19c38:	bl	11660 <fcntl@plt>
   19c3c:	subs	r5, r0, #0
   19c40:	blt	19ca4 <usage@@Base+0x5d2c>
   19c44:	ldr	r3, [pc, #244]	; 19d40 <usage@@Base+0x5dc8>
   19c48:	mov	r2, #1
   19c4c:	add	r3, pc, r3
   19c50:	str	r2, [r3]
   19c54:	cmp	r5, #0
   19c58:	blt	19c70 <usage@@Base+0x5cf8>
   19c5c:	ldr	r3, [pc, #224]	; 19d44 <usage@@Base+0x5dcc>
   19c60:	add	r3, pc, r3
   19c64:	ldr	r3, [r3]
   19c68:	cmn	r3, #1
   19c6c:	beq	19cd4 <usage@@Base+0x5d5c>
   19c70:	ldr	r2, [sp, #4]
   19c74:	mov	r0, r5
   19c78:	ldr	r3, [r4]
   19c7c:	cmp	r2, r3
   19c80:	bne	19d30 <usage@@Base+0x5db8>
   19c84:	add	sp, sp, #12
   19c88:	pop	{r4, r5, r6, r7, r8, lr}
   19c8c:	add	sp, sp, #12
   19c90:	bx	lr
   19c94:	ldr	r2, [sp, #40]	; 0x28
   19c98:	bl	11660 <fcntl@plt>
   19c9c:	mov	r5, r0
   19ca0:	b	19c70 <usage@@Base+0x5cf8>
   19ca4:	bl	1166c <__errno_location@plt>
   19ca8:	ldr	r3, [r0]
   19cac:	cmp	r3, #22
   19cb0:	bne	19c44 <usage@@Base+0x5ccc>
   19cb4:	mov	r0, r6
   19cb8:	mov	r2, r7
   19cbc:	mov	r1, #0
   19cc0:	bl	19bd4 <usage@@Base+0x5c5c>
   19cc4:	subs	r5, r0, #0
   19cc8:	blt	19c70 <usage@@Base+0x5cf8>
   19ccc:	mvn	r3, #0
   19cd0:	str	r3, [r8]
   19cd4:	mov	r0, r5
   19cd8:	mov	r1, #1
   19cdc:	bl	11660 <fcntl@plt>
   19ce0:	subs	r2, r0, #0
   19ce4:	blt	19d00 <usage@@Base+0x5d88>
   19ce8:	orr	r2, r2, #1
   19cec:	mov	r0, r5
   19cf0:	mov	r1, #2
   19cf4:	bl	11660 <fcntl@plt>
   19cf8:	cmn	r0, #1
   19cfc:	bne	19c70 <usage@@Base+0x5cf8>
   19d00:	bl	1166c <__errno_location@plt>
   19d04:	ldr	r7, [r0]
   19d08:	mov	r6, r0
   19d0c:	mov	r0, r5
   19d10:	mvn	r5, #0
   19d14:	bl	11774 <close@plt>
   19d18:	str	r7, [r6]
   19d1c:	b	19c70 <usage@@Base+0x5cf8>
   19d20:	mov	r1, #0
   19d24:	bl	19bd4 <usage@@Base+0x5c5c>
   19d28:	mov	r5, r0
   19d2c:	b	19c54 <usage@@Base+0x5cdc>
   19d30:	bl	114bc <__stack_chk_fail@plt>
   19d34:	andeq	r6, r1, r4, lsl r4
   19d38:	andeq	r0, r0, r8, asr r1
   19d3c:	andeq	r6, r1, r0, lsl ip
   19d40:	andeq	r6, r1, r4, ror #23
   19d44:	ldrdeq	r6, [r1], -r0
   19d48:	push	{r4, lr}
   19d4c:	subs	r4, r0, #0
   19d50:	sub	sp, sp, #8
   19d54:	beq	19d64 <usage@@Base+0x5dec>
   19d58:	bl	115dc <__freading@plt>
   19d5c:	cmp	r0, #0
   19d60:	bne	19d74 <usage@@Base+0x5dfc>
   19d64:	mov	r0, r4
   19d68:	add	sp, sp, #8
   19d6c:	pop	{r4, lr}
   19d70:	b	1142c <fflush@plt>
   19d74:	ldr	r3, [r4]
   19d78:	tst	r3, #256	; 0x100
   19d7c:	beq	19d64 <usage@@Base+0x5dec>
   19d80:	mov	r3, #1
   19d84:	mov	r0, r4
   19d88:	str	r3, [sp]
   19d8c:	mov	r2, #0
   19d90:	mov	r3, #0
   19d94:	bl	19da8 <usage@@Base+0x5e30>
   19d98:	mov	r0, r4
   19d9c:	add	sp, sp, #8
   19da0:	pop	{r4, lr}
   19da4:	b	1142c <fflush@plt>
   19da8:	push	{r4, r5, r6, r7, lr}
   19dac:	sub	sp, sp, #20
   19db0:	ldmib	r0, {r1, ip}
   19db4:	mov	r6, r0
   19db8:	ldr	r4, [sp, #40]	; 0x28
   19dbc:	cmp	ip, r1
   19dc0:	beq	19dd8 <usage@@Base+0x5e60>
   19dc4:	str	r4, [sp, #40]	; 0x28
   19dc8:	mov	r0, r6
   19dcc:	add	sp, sp, #20
   19dd0:	pop	{r4, r5, r6, r7, lr}
   19dd4:	b	116e4 <fseeko64@plt>
   19dd8:	ldr	ip, [r0, #20]
   19ddc:	ldr	r1, [r0, #16]
   19de0:	cmp	ip, r1
   19de4:	bne	19dc4 <usage@@Base+0x5e4c>
   19de8:	ldr	r7, [r0, #36]	; 0x24
   19dec:	cmp	r7, #0
   19df0:	bne	19dc4 <usage@@Base+0x5e4c>
   19df4:	str	r2, [sp, #12]
   19df8:	mvn	r5, #0
   19dfc:	str	r3, [sp, #8]
   19e00:	bl	116c0 <fileno@plt>
   19e04:	str	r4, [sp]
   19e08:	mvn	r4, #0
   19e0c:	ldr	r2, [sp, #12]
   19e10:	ldr	r3, [sp, #8]
   19e14:	bl	11540 <lseek64@plt>
   19e18:	mov	r2, r0
   19e1c:	mov	r3, r1
   19e20:	cmp	r3, r5
   19e24:	cmpeq	r2, r4
   19e28:	beq	19e48 <usage@@Base+0x5ed0>
   19e2c:	ldr	r1, [r6]
   19e30:	mov	r0, r7
   19e34:	strd	r2, [r6, #80]	; 0x50
   19e38:	bic	r3, r1, #16
   19e3c:	str	r3, [r6]
   19e40:	add	sp, sp, #20
   19e44:	pop	{r4, r5, r6, r7, pc}
   19e48:	mvn	r0, #0
   19e4c:	b	19e40 <usage@@Base+0x5ec8>
   19e50:	ldr	ip, [pc, #136]	; 19ee0 <usage@@Base+0x5f68>
   19e54:	mov	r3, r2
   19e58:	push	{r4, r5, lr}
   19e5c:	add	ip, pc, ip
   19e60:	ldr	lr, [pc, #124]	; 19ee4 <usage@@Base+0x5f6c>
   19e64:	sub	sp, sp, #12
   19e68:	mov	r2, r1
   19e6c:	mov	r5, r0
   19e70:	mov	r1, sp
   19e74:	mov	r0, #0
   19e78:	ldr	r4, [ip, lr]
   19e7c:	ldr	ip, [r4]
   19e80:	str	ip, [sp, #4]
   19e84:	bl	1a690 <usage@@Base+0x6718>
   19e88:	subs	r2, r0, #0
   19e8c:	beq	19ebc <usage@@Base+0x5f44>
   19e90:	ldr	r3, [sp]
   19e94:	cmp	r3, #0
   19e98:	strge	r2, [r5]
   19e9c:	blt	19ec4 <usage@@Base+0x5f4c>
   19ea0:	ldr	r2, [sp, #4]
   19ea4:	mov	r0, r3
   19ea8:	ldr	r3, [r4]
   19eac:	cmp	r2, r3
   19eb0:	bne	19edc <usage@@Base+0x5f64>
   19eb4:	add	sp, sp, #12
   19eb8:	pop	{r4, r5, pc}
   19ebc:	mvn	r3, #0
   19ec0:	b	19ea0 <usage@@Base+0x5f28>
   19ec4:	bl	11450 <free@plt>
   19ec8:	bl	1166c <__errno_location@plt>
   19ecc:	mov	r2, #75	; 0x4b
   19ed0:	mvn	r3, #0
   19ed4:	str	r2, [r0]
   19ed8:	b	19ea0 <usage@@Base+0x5f28>
   19edc:	bl	114bc <__stack_chk_fail@plt>
   19ee0:	muleq	r1, ip, r1
   19ee4:	andeq	r0, r0, r8, asr r1
   19ee8:	mov	r0, #1
   19eec:	b	13f78 <usage@@Base>
   19ef0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19ef4:	sub	sp, sp, #12
   19ef8:	mov	r7, r1
   19efc:	mov	r6, r3
   19f00:	str	r2, [sp]
   19f04:	mov	sl, r0
   19f08:	bl	11630 <strlen@plt>
   19f0c:	ldr	fp, [r7]
   19f10:	cmp	fp, #0
   19f14:	mov	r8, r0
   19f18:	beq	19fdc <usage@@Base+0x6064>
   19f1c:	mov	r3, #0
   19f20:	ldr	r4, [sp]
   19f24:	str	r3, [sp, #4]
   19f28:	mov	r5, r3
   19f2c:	mvn	r9, #0
   19f30:	b	19f5c <usage@@Base+0x5fe4>
   19f34:	bl	114a4 <memcmp@plt>
   19f38:	ldr	r3, [sp, #4]
   19f3c:	cmp	r0, #0
   19f40:	movne	r3, #1
   19f44:	str	r3, [sp, #4]
   19f48:	ldr	fp, [r7, #4]!
   19f4c:	add	r5, r5, #1
   19f50:	add	r4, r4, r6
   19f54:	cmp	fp, #0
   19f58:	beq	19fb8 <usage@@Base+0x6040>
   19f5c:	mov	r0, fp
   19f60:	mov	r1, sl
   19f64:	mov	r2, r8
   19f68:	bl	11750 <strncmp@plt>
   19f6c:	cmp	r0, #0
   19f70:	mov	r0, fp
   19f74:	bne	19f48 <usage@@Base+0x5fd0>
   19f78:	bl	11630 <strlen@plt>
   19f7c:	ldr	r3, [sp]
   19f80:	mov	r1, r4
   19f84:	mov	r2, r6
   19f88:	cmp	r0, r8
   19f8c:	mla	r0, r6, r9, r3
   19f90:	beq	19fd0 <usage@@Base+0x6058>
   19f94:	cmn	r9, #1
   19f98:	moveq	r9, r5
   19f9c:	beq	19f48 <usage@@Base+0x5fd0>
   19fa0:	ldr	r3, [sp]
   19fa4:	cmp	r3, #0
   19fa8:	bne	19f34 <usage@@Base+0x5fbc>
   19fac:	mov	r3, #1
   19fb0:	str	r3, [sp, #4]
   19fb4:	b	19f48 <usage@@Base+0x5fd0>
   19fb8:	ldr	r3, [sp, #4]
   19fbc:	cmp	r3, #0
   19fc0:	bne	19fe4 <usage@@Base+0x606c>
   19fc4:	mov	r0, r9
   19fc8:	add	sp, sp, #12
   19fcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19fd0:	mov	r0, r5
   19fd4:	add	sp, sp, #12
   19fd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19fdc:	mvn	r9, #0
   19fe0:	b	19fc4 <usage@@Base+0x604c>
   19fe4:	mvn	r0, #1
   19fe8:	b	19fc8 <usage@@Base+0x6050>
   19fec:	cmn	r2, #1
   19ff0:	push	{r4, r5, r6, lr}
   19ff4:	mov	r4, r0
   19ff8:	sub	sp, sp, #8
   19ffc:	mov	r5, r1
   1a000:	mov	r0, #0
   1a004:	beq	1a05c <usage@@Base+0x60e4>
   1a008:	ldr	r1, [pc, #100]	; 1a074 <usage@@Base+0x60fc>
   1a00c:	mov	r2, #5
   1a010:	add	r1, pc, r1
   1a014:	bl	114b0 <dcgettext@plt>
   1a018:	mov	r6, r0
   1a01c:	mov	r2, r5
   1a020:	mov	r1, #6
   1a024:	mov	r0, #0
   1a028:	bl	185e4 <usage@@Base+0x466c>
   1a02c:	mov	r1, r4
   1a030:	mov	r5, r0
   1a034:	mov	r0, #1
   1a038:	bl	188e4 <usage@@Base+0x496c>
   1a03c:	mov	r3, r5
   1a040:	mov	r2, r6
   1a044:	str	r0, [sp]
   1a048:	mov	r0, #0
   1a04c:	mov	r1, r0
   1a050:	bl	11588 <error@plt>
   1a054:	add	sp, sp, #8
   1a058:	pop	{r4, r5, r6, pc}
   1a05c:	ldr	r1, [pc, #20]	; 1a078 <usage@@Base+0x6100>
   1a060:	mov	r2, #5
   1a064:	add	r1, pc, r1
   1a068:	bl	114b0 <dcgettext@plt>
   1a06c:	mov	r6, r0
   1a070:	b	1a01c <usage@@Base+0x60a4>
   1a074:			; <UNDEFINED> instruction: 0x000052b0
   1a078:	andeq	r5, r0, r0, asr #4
   1a07c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a080:	mov	r4, r1
   1a084:	ldr	r1, [pc, #276]	; 1a1a0 <usage@@Base+0x6228>
   1a088:	sub	sp, sp, #12
   1a08c:	mov	r7, r0
   1a090:	mov	r6, r2
   1a094:	add	r1, pc, r1
   1a098:	mov	r2, #5
   1a09c:	mov	r0, #0
   1a0a0:	bl	114b0 <dcgettext@plt>
   1a0a4:	ldr	r3, [pc, #248]	; 1a1a4 <usage@@Base+0x622c>
   1a0a8:	ldr	r2, [pc, #248]	; 1a1a8 <usage@@Base+0x6230>
   1a0ac:	add	r3, pc, r3
   1a0b0:	ldr	r9, [r3, r2]
   1a0b4:	ldr	r1, [r9]
   1a0b8:	bl	113e4 <fputs_unlocked@plt>
   1a0bc:	ldr	fp, [r7]
   1a0c0:	cmp	fp, #0
   1a0c4:	beq	1a164 <usage@@Base+0x61ec>
   1a0c8:	ldr	sl, [pc, #220]	; 1a1ac <usage@@Base+0x6234>
   1a0cc:	mov	r8, #0
   1a0d0:	ldr	r3, [pc, #216]	; 1a1b0 <usage@@Base+0x6238>
   1a0d4:	mov	r5, r8
   1a0d8:	add	sl, pc, sl
   1a0dc:	add	r3, pc, r3
   1a0e0:	str	r3, [sp, #4]
   1a0e4:	b	1a120 <usage@@Base+0x61a8>
   1a0e8:	mov	r0, fp
   1a0ec:	ldr	fp, [r9]
   1a0f0:	bl	188ec <usage@@Base+0x4974>
   1a0f4:	mov	r1, #1
   1a0f8:	mov	r2, sl
   1a0fc:	mov	r8, r4
   1a100:	mov	r3, r0
   1a104:	mov	r0, fp
   1a108:	bl	116cc <__fprintf_chk@plt>
   1a10c:	ldr	fp, [r7, #4]!
   1a110:	add	r5, r5, #1
   1a114:	add	r4, r4, r6
   1a118:	cmp	fp, #0
   1a11c:	beq	1a164 <usage@@Base+0x61ec>
   1a120:	cmp	r5, #0
   1a124:	mov	r1, r4
   1a128:	mov	r2, r6
   1a12c:	mov	r0, r8
   1a130:	beq	1a0e8 <usage@@Base+0x6170>
   1a134:	bl	114a4 <memcmp@plt>
   1a138:	cmp	r0, #0
   1a13c:	bne	1a0e8 <usage@@Base+0x6170>
   1a140:	mov	r0, fp
   1a144:	ldr	fp, [r9]
   1a148:	bl	188ec <usage@@Base+0x4974>
   1a14c:	mov	r1, #1
   1a150:	ldr	r2, [sp, #4]
   1a154:	mov	r3, r0
   1a158:	mov	r0, fp
   1a15c:	bl	116cc <__fprintf_chk@plt>
   1a160:	b	1a10c <usage@@Base+0x6194>
   1a164:	ldr	r0, [r9]
   1a168:	ldr	r3, [r0, #20]
   1a16c:	ldr	r2, [r0, #24]
   1a170:	cmp	r3, r2
   1a174:	bcs	1a190 <usage@@Base+0x6218>
   1a178:	add	r1, r3, #1
   1a17c:	mov	r2, #10
   1a180:	str	r1, [r0, #20]
   1a184:	strb	r2, [r3]
   1a188:	add	sp, sp, #12
   1a18c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a190:	mov	r1, #10
   1a194:	add	sp, sp, #12
   1a198:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a19c:	b	116fc <__overflow@plt>
   1a1a0:	andeq	r5, r0, ip, asr #4
   1a1a4:	andeq	r5, r1, ip, asr #30
   1a1a8:	andeq	r0, r0, r4, ror #2
   1a1ac:	andeq	r5, r0, r0, lsr #4
   1a1b0:	andeq	r5, r0, r4, lsr #4
   1a1b4:	push	{r4, r5, r6, r7, r8, lr}
   1a1b8:	mov	r7, r1
   1a1bc:	ldr	r4, [sp, #24]
   1a1c0:	mov	r1, r2
   1a1c4:	mov	r6, r2
   1a1c8:	mov	r5, r3
   1a1cc:	mov	r2, r3
   1a1d0:	mov	r8, r0
   1a1d4:	mov	r3, r4
   1a1d8:	mov	r0, r7
   1a1dc:	bl	19ef0 <usage@@Base+0x5f78>
   1a1e0:	subs	r2, r0, #0
   1a1e4:	blt	1a1f0 <usage@@Base+0x6278>
   1a1e8:	mov	r0, r2
   1a1ec:	pop	{r4, r5, r6, r7, r8, pc}
   1a1f0:	mov	r0, r8
   1a1f4:	mov	r1, r7
   1a1f8:	bl	19fec <usage@@Base+0x6074>
   1a1fc:	mov	r0, r6
   1a200:	mov	r1, r5
   1a204:	mov	r2, r4
   1a208:	bl	1a07c <usage@@Base+0x6104>
   1a20c:	ldr	r3, [sp, #28]
   1a210:	blx	r3
   1a214:	mvn	r0, #0
   1a218:	pop	{r4, r5, r6, r7, r8, pc}
   1a21c:	push	{r4, r5, r6, r7, r8, lr}
   1a220:	mov	r8, r0
   1a224:	ldr	r5, [r1]
   1a228:	mov	r6, r3
   1a22c:	cmp	r5, #0
   1a230:	beq	1a268 <usage@@Base+0x62f0>
   1a234:	mov	r4, r2
   1a238:	mov	r7, r1
   1a23c:	b	1a24c <usage@@Base+0x62d4>
   1a240:	ldr	r5, [r7, #4]!
   1a244:	cmp	r5, #0
   1a248:	beq	1a268 <usage@@Base+0x62f0>
   1a24c:	mov	r1, r4
   1a250:	mov	r0, r8
   1a254:	mov	r2, r6
   1a258:	add	r4, r4, r6
   1a25c:	bl	114a4 <memcmp@plt>
   1a260:	cmp	r0, #0
   1a264:	bne	1a240 <usage@@Base+0x62c8>
   1a268:	mov	r0, r5
   1a26c:	pop	{r4, r5, r6, r7, r8, pc}
   1a270:	ldr	r3, [pc, #984]	; 1a650 <usage@@Base+0x66d8>
   1a274:	mov	r0, #14
   1a278:	ldr	r2, [pc, #980]	; 1a654 <usage@@Base+0x66dc>
   1a27c:	add	r3, pc, r3
   1a280:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a284:	sub	sp, sp, #132	; 0x84
   1a288:	ldr	r6, [r3, r2]
   1a28c:	ldr	r3, [r6]
   1a290:	str	r3, [sp, #124]	; 0x7c
   1a294:	bl	1172c <nl_langinfo@plt>
   1a298:	subs	r5, r0, #0
   1a29c:	beq	1a350 <usage@@Base+0x63d8>
   1a2a0:	ldr	r3, [pc, #944]	; 1a658 <usage@@Base+0x66e0>
   1a2a4:	ldr	r4, [pc, r3]
   1a2a8:	cmp	r4, #0
   1a2ac:	beq	1a35c <usage@@Base+0x63e4>
   1a2b0:	ldrb	r7, [r4]
   1a2b4:	cmp	r7, #0
   1a2b8:	bne	1a2ec <usage@@Base+0x6374>
   1a2bc:	b	1a324 <usage@@Base+0x63ac>
   1a2c0:	mov	r0, r4
   1a2c4:	bl	11630 <strlen@plt>
   1a2c8:	add	r0, r0, #1
   1a2cc:	add	r7, r4, r0
   1a2d0:	mov	r0, r7
   1a2d4:	bl	11630 <strlen@plt>
   1a2d8:	add	r0, r0, #1
   1a2dc:	add	r4, r7, r0
   1a2e0:	ldrb	r7, [r7, r0]
   1a2e4:	cmp	r7, #0
   1a2e8:	beq	1a324 <usage@@Base+0x63ac>
   1a2ec:	mov	r0, r5
   1a2f0:	mov	r1, r4
   1a2f4:	bl	11408 <strcmp@plt>
   1a2f8:	cmp	r0, #0
   1a2fc:	beq	1a314 <usage@@Base+0x639c>
   1a300:	cmp	r7, #42	; 0x2a
   1a304:	bne	1a2c0 <usage@@Base+0x6348>
   1a308:	ldrb	r3, [r4, #1]
   1a30c:	cmp	r3, #0
   1a310:	bne	1a2c0 <usage@@Base+0x6348>
   1a314:	mov	r0, r4
   1a318:	bl	11630 <strlen@plt>
   1a31c:	add	r0, r0, #1
   1a320:	add	r5, r4, r0
   1a324:	ldrb	r3, [r5]
   1a328:	cmp	r3, #0
   1a32c:	ldreq	r5, [pc, #808]	; 1a65c <usage@@Base+0x66e4>
   1a330:	addeq	r5, pc, r5
   1a334:	ldr	r2, [sp, #124]	; 0x7c
   1a338:	mov	r0, r5
   1a33c:	ldr	r3, [r6]
   1a340:	cmp	r2, r3
   1a344:	bne	1a624 <usage@@Base+0x66ac>
   1a348:	add	sp, sp, #132	; 0x84
   1a34c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a350:	ldr	r5, [pc, #776]	; 1a660 <usage@@Base+0x66e8>
   1a354:	add	r5, pc, r5
   1a358:	b	1a2a0 <usage@@Base+0x6328>
   1a35c:	ldr	r0, [pc, #768]	; 1a664 <usage@@Base+0x66ec>
   1a360:	add	r0, pc, r0
   1a364:	bl	115a0 <getenv@plt>
   1a368:	subs	r8, r0, #0
   1a36c:	beq	1a5fc <usage@@Base+0x6684>
   1a370:	ldrb	r3, [r8]
   1a374:	cmp	r3, #0
   1a378:	beq	1a590 <usage@@Base+0x6618>
   1a37c:	bl	11630 <strlen@plt>
   1a380:	subs	sl, r0, #0
   1a384:	subne	r3, sl, #1
   1a388:	bne	1a5a0 <usage@@Base+0x6628>
   1a38c:	mov	r9, #0
   1a390:	mov	fp, r9
   1a394:	add	r9, sl, r9
   1a398:	add	r0, r9, #14
   1a39c:	bl	115ac <malloc@plt>
   1a3a0:	subs	r7, r0, #0
   1a3a4:	beq	1a5f0 <usage@@Base+0x6678>
   1a3a8:	mov	r1, r8
   1a3ac:	mov	r2, sl
   1a3b0:	bl	11474 <memcpy@plt>
   1a3b4:	cmp	fp, #0
   1a3b8:	add	ip, r7, r9
   1a3bc:	movne	r3, #47	; 0x2f
   1a3c0:	strbne	r3, [r7, sl]
   1a3c4:	ldr	r3, [pc, #668]	; 1a668 <usage@@Base+0x66f0>
   1a3c8:	add	r3, pc, r3
   1a3cc:	ldm	r3!, {r0, r1, r2}
   1a3d0:	ldrh	r3, [r3]
   1a3d4:	str	r0, [r7, r9]
   1a3d8:	mov	r0, r7
   1a3dc:	str	r1, [ip, #4]
   1a3e0:	mov	r1, #32768	; 0x8000
   1a3e4:	strh	r3, [ip, #12]
   1a3e8:	str	r2, [ip, #8]
   1a3ec:	bl	11594 <open64@plt>
   1a3f0:	subs	r8, r0, #0
   1a3f4:	blt	1a5b8 <usage@@Base+0x6640>
   1a3f8:	ldr	r1, [pc, #620]	; 1a66c <usage@@Base+0x66f4>
   1a3fc:	add	r1, pc, r1
   1a400:	bl	113cc <fdopen@plt>
   1a404:	subs	fp, r0, #0
   1a408:	beq	1a610 <usage@@Base+0x6698>
   1a40c:	ldr	r0, [pc, #604]	; 1a670 <usage@@Base+0x66f8>
   1a410:	add	sl, sp, #20
   1a414:	add	r9, sp, #72	; 0x48
   1a418:	mov	r8, #0
   1a41c:	add	r0, pc, r0
   1a420:	str	r0, [sp, #12]
   1a424:	ldr	r3, [fp, #4]
   1a428:	ldr	r2, [fp, #8]
   1a42c:	cmp	r3, r2
   1a430:	bcs	1a51c <usage@@Base+0x65a4>
   1a434:	add	r2, r3, #1
   1a438:	str	r2, [fp, #4]
   1a43c:	ldrb	r0, [r3]
   1a440:	cmp	r0, #32
   1a444:	beq	1a424 <usage@@Base+0x64ac>
   1a448:	sub	r3, r0, #9
   1a44c:	cmp	r3, #1
   1a450:	bls	1a424 <usage@@Base+0x64ac>
   1a454:	cmp	r0, #35	; 0x23
   1a458:	beq	1a530 <usage@@Base+0x65b8>
   1a45c:	mov	r1, fp
   1a460:	bl	11654 <ungetc@plt>
   1a464:	mov	r0, fp
   1a468:	ldr	r1, [sp, #12]
   1a46c:	mov	r2, sl
   1a470:	mov	r3, r9
   1a474:	bl	1169c <fscanf@plt>
   1a478:	cmp	r0, #1
   1a47c:	ble	1a560 <usage@@Base+0x65e8>
   1a480:	mov	r0, sl
   1a484:	bl	11630 <strlen@plt>
   1a488:	str	r0, [sp, #8]
   1a48c:	mov	r0, r9
   1a490:	bl	11630 <strlen@plt>
   1a494:	cmp	r8, #0
   1a498:	mov	r2, r0
   1a49c:	bne	1a5c4 <usage@@Base+0x664c>
   1a4a0:	ldr	r3, [sp, #8]
   1a4a4:	str	r2, [sp]
   1a4a8:	add	r8, r0, r3
   1a4ac:	add	r0, r8, #3
   1a4b0:	add	r8, r8, #2
   1a4b4:	bl	115ac <malloc@plt>
   1a4b8:	ldr	r2, [sp]
   1a4bc:	mov	r3, r0
   1a4c0:	cmp	r3, #0
   1a4c4:	beq	1a628 <usage@@Base+0x66b0>
   1a4c8:	ldr	r0, [sp, #8]
   1a4cc:	movw	r1, #65534	; 0xfffe
   1a4d0:	movt	r1, #65535	; 0xffff
   1a4d4:	rsb	r2, r2, r8
   1a4d8:	rsb	r1, r0, r1
   1a4dc:	stm	sp, {r2, r3}
   1a4e0:	add	r0, r1, r2
   1a4e4:	mov	r1, sl
   1a4e8:	add	r0, r3, r0
   1a4ec:	mov	r4, r3
   1a4f0:	bl	11558 <strcpy@plt>
   1a4f4:	ldr	r2, [sp]
   1a4f8:	ldr	r3, [sp, #4]
   1a4fc:	mov	r1, r9
   1a500:	sub	r0, r2, #1
   1a504:	add	r0, r3, r0
   1a508:	bl	11558 <strcpy@plt>
   1a50c:	ldr	r3, [fp, #4]
   1a510:	ldr	r2, [fp, #8]
   1a514:	cmp	r3, r2
   1a518:	bcc	1a434 <usage@@Base+0x64bc>
   1a51c:	mov	r0, fp
   1a520:	bl	116f0 <__uflow@plt>
   1a524:	cmn	r0, #1
   1a528:	beq	1a560 <usage@@Base+0x65e8>
   1a52c:	b	1a440 <usage@@Base+0x64c8>
   1a530:	ldr	r3, [fp, #4]
   1a534:	ldr	r2, [fp, #8]
   1a538:	cmp	r3, r2
   1a53c:	bcs	1a644 <usage@@Base+0x66cc>
   1a540:	add	r2, r3, #1
   1a544:	str	r2, [fp, #4]
   1a548:	ldrb	r0, [r3]
   1a54c:	cmp	r0, #10
   1a550:	cmnne	r0, #1
   1a554:	bne	1a530 <usage@@Base+0x65b8>
   1a558:	cmn	r0, #1
   1a55c:	bne	1a424 <usage@@Base+0x64ac>
   1a560:	mov	r0, fp
   1a564:	bl	19b34 <usage@@Base+0x5bbc>
   1a568:	cmp	r8, #0
   1a56c:	beq	1a5b8 <usage@@Base+0x6640>
   1a570:	mov	r3, #0
   1a574:	strb	r3, [r4, r8]
   1a578:	mov	r0, r7
   1a57c:	bl	11450 <free@plt>
   1a580:	ldr	r3, [pc, #236]	; 1a674 <usage@@Base+0x66fc>
   1a584:	add	r3, pc, r3
   1a588:	str	r4, [r3]
   1a58c:	b	1a2b0 <usage@@Base+0x6338>
   1a590:	ldr	r8, [pc, #224]	; 1a678 <usage@@Base+0x6700>
   1a594:	mov	r3, #7
   1a598:	mov	sl, #8
   1a59c:	add	r8, pc, r8
   1a5a0:	ldrb	r3, [r8, r3]
   1a5a4:	cmp	r3, #47	; 0x2f
   1a5a8:	movne	r9, #1
   1a5ac:	movne	fp, r9
   1a5b0:	bne	1a394 <usage@@Base+0x641c>
   1a5b4:	b	1a38c <usage@@Base+0x6414>
   1a5b8:	ldr	r4, [pc, #188]	; 1a67c <usage@@Base+0x6704>
   1a5bc:	add	r4, pc, r4
   1a5c0:	b	1a578 <usage@@Base+0x6600>
   1a5c4:	ldr	r0, [sp, #8]
   1a5c8:	str	r2, [sp]
   1a5cc:	add	r3, r0, r2
   1a5d0:	mov	r0, r4
   1a5d4:	add	r8, r3, r8
   1a5d8:	add	r1, r8, #3
   1a5dc:	add	r8, r8, #2
   1a5e0:	bl	114d4 <realloc@plt>
   1a5e4:	ldr	r2, [sp]
   1a5e8:	mov	r3, r0
   1a5ec:	b	1a4c0 <usage@@Base+0x6548>
   1a5f0:	ldr	r4, [pc, #136]	; 1a680 <usage@@Base+0x6708>
   1a5f4:	add	r4, pc, r4
   1a5f8:	b	1a580 <usage@@Base+0x6608>
   1a5fc:	ldr	r8, [pc, #128]	; 1a684 <usage@@Base+0x670c>
   1a600:	mov	r3, #7
   1a604:	mov	sl, #8
   1a608:	add	r8, pc, r8
   1a60c:	b	1a5a0 <usage@@Base+0x6628>
   1a610:	ldr	r4, [pc, #112]	; 1a688 <usage@@Base+0x6710>
   1a614:	mov	r0, r8
   1a618:	add	r4, pc, r4
   1a61c:	bl	11774 <close@plt>
   1a620:	b	1a578 <usage@@Base+0x6600>
   1a624:	bl	114bc <__stack_chk_fail@plt>
   1a628:	mov	r0, r4
   1a62c:	ldr	r4, [pc, #88]	; 1a68c <usage@@Base+0x6714>
   1a630:	bl	11450 <free@plt>
   1a634:	mov	r0, fp
   1a638:	add	r4, pc, r4
   1a63c:	bl	19b34 <usage@@Base+0x5bbc>
   1a640:	b	1a578 <usage@@Base+0x6600>
   1a644:	mov	r0, fp
   1a648:	bl	116f0 <__uflow@plt>
   1a64c:	b	1a54c <usage@@Base+0x65d4>
   1a650:	andeq	r5, r1, ip, ror sp
   1a654:	andeq	r0, r0, r8, asr r1
   1a658:	muleq	r1, r0, r5
   1a65c:	andeq	r4, r0, r4, ror #31
   1a660:	andeq	r3, r0, ip, ror #20
   1a664:			; <UNDEFINED> instruction: 0x00004fbc
   1a668:	andeq	r4, r0, r4, ror #30
   1a66c:	andeq	r4, r0, r0, asr #30
   1a670:	andeq	r4, r0, r4, lsr #30
   1a674:			; <UNDEFINED> instruction: 0x000162b0
   1a678:	andeq	r4, r0, ip, ror #26
   1a67c:	andeq	r3, r0, r4, lsl #16
   1a680:	andeq	r3, r0, ip, asr #15
   1a684:	andeq	r4, r0, r0, lsl #26
   1a688:	andeq	r3, r0, r8, lsr #15
   1a68c:	andeq	r3, r0, r8, lsl #15
   1a690:	ldr	ip, [pc, #3636]	; 1b4cc <usage@@Base+0x7554>
   1a694:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a698:	add	fp, sp, #32
   1a69c:	ldr	lr, [pc, #3628]	; 1b4d0 <usage@@Base+0x7558>
   1a6a0:	sub	sp, sp, #564	; 0x234
   1a6a4:	add	ip, pc, ip
   1a6a8:	str	r0, [fp, #-504]	; 0xfffffe08
   1a6ac:	sub	r4, fp, #484	; 0x1e4
   1a6b0:	str	r1, [fp, #-536]	; 0xfffffde8
   1a6b4:	mov	r0, r2
   1a6b8:	ldr	lr, [ip, lr]
   1a6bc:	mov	r5, r2
   1a6c0:	sub	r1, fp, #364	; 0x16c
   1a6c4:	mov	r2, r4
   1a6c8:	mov	r6, r3
   1a6cc:	ldr	ip, [lr]
   1a6d0:	str	lr, [fp, #-528]	; 0xfffffdf0
   1a6d4:	str	ip, [fp, #-40]	; 0xffffffd8
   1a6d8:	bl	1b624 <usage@@Base+0x76ac>
   1a6dc:	cmp	r0, #0
   1a6e0:	blt	1b1d0 <usage@@Base+0x7258>
   1a6e4:	mov	r0, r6
   1a6e8:	mov	r1, r4
   1a6ec:	bl	1b4d4 <usage@@Base+0x755c>
   1a6f0:	cmp	r0, #0
   1a6f4:	blt	1b290 <usage@@Base+0x7318>
   1a6f8:	ldr	r3, [fp, #-356]	; 0xfffffe9c
   1a6fc:	ldr	r2, [fp, #-352]	; 0xfffffea0
   1a700:	add	r3, r3, #7
   1a704:	cmp	r3, #6
   1a708:	mvnls	r3, #0
   1a70c:	adds	r3, r3, r2
   1a710:	bcs	1aa2c <usage@@Base+0x6ab4>
   1a714:	adds	r0, r3, #6
   1a718:	bcs	1aa2c <usage@@Base+0x6ab4>
   1a71c:	cmp	r0, #4000	; 0xfa0
   1a720:	bcs	1b174 <usage@@Base+0x71fc>
   1a724:	add	r3, r3, #20
   1a728:	mov	r1, #0
   1a72c:	bic	r3, r3, #7
   1a730:	str	r1, [fp, #-548]	; 0xfffffddc
   1a734:	sub	sp, sp, r3
   1a738:	add	r2, sp, #32
   1a73c:	str	r2, [fp, #-512]	; 0xfffffe00
   1a740:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1a744:	sub	r2, fp, #496	; 0x1f0
   1a748:	str	r2, [fp, #-532]	; 0xfffffdec
   1a74c:	mov	ip, #0
   1a750:	cmp	r3, #0
   1a754:	ldr	r3, [fp, #-360]	; 0xfffffe98
   1a758:	ldr	r2, [fp, #-504]	; 0xfffffe08
   1a75c:	mov	r6, ip
   1a760:	ldrne	r1, [fp, #-536]	; 0xfffffde8
   1a764:	add	r7, r3, #44	; 0x2c
   1a768:	ldreq	r4, [fp, #-504]	; 0xfffffe08
   1a76c:	str	ip, [fp, #-520]	; 0xfffffdf8
   1a770:	ldrne	r4, [r1]
   1a774:	ldr	sl, [r7, #-44]	; 0xffffffd4
   1a778:	sub	r3, r7, #44	; 0x2c
   1a77c:	str	r3, [fp, #-540]	; 0xfffffde4
   1a780:	cmp	sl, r5
   1a784:	beq	1b040 <usage@@Base+0x70c8>
   1a788:	rsb	r3, r5, sl
   1a78c:	adds	r9, r3, r6
   1a790:	mvncs	r9, #0
   1a794:	cmp	r4, r9
   1a798:	bcs	1afd0 <usage@@Base+0x7058>
   1a79c:	cmp	r4, #0
   1a7a0:	beq	1ae9c <usage@@Base+0x6f24>
   1a7a4:	blt	1b2cc <usage@@Base+0x7354>
   1a7a8:	lsl	r4, r4, #1
   1a7ac:	cmp	r4, r9
   1a7b0:	movcc	r4, r9
   1a7b4:	cmn	r4, #1
   1a7b8:	beq	1b2cc <usage@@Base+0x7354>
   1a7bc:	ldr	r1, [fp, #-504]	; 0xfffffe08
   1a7c0:	subs	lr, r2, r1
   1a7c4:	rsbs	r8, lr, #0
   1a7c8:	adcs	r8, r8, lr
   1a7cc:	cmp	r2, r1
   1a7d0:	cmpne	r2, #0
   1a7d4:	bne	1aea4 <usage@@Base+0x6f2c>
   1a7d8:	mov	r0, r4
   1a7dc:	str	r2, [fp, #-560]	; 0xfffffdd0
   1a7e0:	str	r3, [fp, #-556]	; 0xfffffdd4
   1a7e4:	bl	115ac <malloc@plt>
   1a7e8:	ldr	r2, [fp, #-560]	; 0xfffffdd0
   1a7ec:	ldr	r3, [fp, #-556]	; 0xfffffdd4
   1a7f0:	mov	sl, r0
   1a7f4:	cmp	sl, #0
   1a7f8:	beq	1b2cc <usage@@Base+0x7354>
   1a7fc:	cmp	r6, #0
   1a800:	moveq	r8, #0
   1a804:	andne	r8, r8, #1
   1a808:	cmp	r8, #0
   1a80c:	bne	1b024 <usage@@Base+0x70ac>
   1a810:	add	r0, sl, r6
   1a814:	mov	r1, r5
   1a818:	mov	r2, r3
   1a81c:	bl	11474 <memcpy@plt>
   1a820:	ldr	r3, [fp, #-364]	; 0xfffffe94
   1a824:	ldr	r2, [fp, #-520]	; 0xfffffdf8
   1a828:	cmp	r3, r2
   1a82c:	beq	1b2e0 <usage@@Base+0x7368>
   1a830:	ldrb	r3, [r7, #-8]
   1a834:	cmp	r3, #37	; 0x25
   1a838:	beq	1aec8 <usage@@Base+0x6f50>
   1a83c:	ldr	r2, [r7, #-4]
   1a840:	cmn	r2, #1
   1a844:	beq	1b1b0 <usage@@Base+0x7238>
   1a848:	cmp	r3, #110	; 0x6e
   1a84c:	beq	1aff4 <usage@@Base+0x707c>
   1a850:	ldr	r1, [fp, #-480]	; 0xfffffe20
   1a854:	ldr	r3, [r7, #-36]	; 0xffffffdc
   1a858:	ldr	r8, [r1, r2, lsl #4]
   1a85c:	tst	r3, #1
   1a860:	ldr	r1, [fp, #-512]	; 0xfffffe00
   1a864:	mov	r2, #37	; 0x25
   1a868:	addeq	r5, r1, #1
   1a86c:	strb	r2, [r1]
   1a870:	ldrne	r2, [fp, #-512]	; 0xfffffe00
   1a874:	ldrne	r1, [fp, #-512]	; 0xfffffe00
   1a878:	addne	r5, r2, #2
   1a87c:	movne	r2, #39	; 0x27
   1a880:	strbne	r2, [r1, #1]
   1a884:	tst	r3, #2
   1a888:	movne	r2, #45	; 0x2d
   1a88c:	strbne	r2, [r5]
   1a890:	addne	r5, r5, #1
   1a894:	tst	r3, #4
   1a898:	movne	r2, #43	; 0x2b
   1a89c:	strbne	r2, [r5]
   1a8a0:	addne	r5, r5, #1
   1a8a4:	tst	r3, #8
   1a8a8:	movne	r2, #32
   1a8ac:	strbne	r2, [r5]
   1a8b0:	addne	r5, r5, #1
   1a8b4:	tst	r3, #16
   1a8b8:	movne	r2, #35	; 0x23
   1a8bc:	strbne	r2, [r5]
   1a8c0:	addne	r5, r5, #1
   1a8c4:	tst	r3, #64	; 0x40
   1a8c8:	movne	r2, #73	; 0x49
   1a8cc:	strbne	r2, [r5]
   1a8d0:	addne	r5, r5, #1
   1a8d4:	tst	r3, #32
   1a8d8:	movne	r3, #48	; 0x30
   1a8dc:	strbne	r3, [r5]
   1a8e0:	ldr	r1, [r7, #-32]	; 0xffffffe0
   1a8e4:	addne	r5, r5, #1
   1a8e8:	ldr	r2, [r7, #-28]	; 0xffffffe4
   1a8ec:	cmp	r1, r2
   1a8f0:	beq	1a904 <usage@@Base+0x698c>
   1a8f4:	rsb	r2, r1, r2
   1a8f8:	mov	r0, r5
   1a8fc:	add	r5, r5, r2
   1a900:	bl	11474 <memcpy@plt>
   1a904:	ldr	r1, [r7, #-20]	; 0xffffffec
   1a908:	ldr	r2, [r7, #-16]
   1a90c:	cmp	r1, r2
   1a910:	beq	1a924 <usage@@Base+0x69ac>
   1a914:	rsb	r2, r1, r2
   1a918:	mov	r0, r5
   1a91c:	add	r5, r5, r2
   1a920:	bl	11474 <memcpy@plt>
   1a924:	sub	r3, r8, #7
   1a928:	cmp	r3, #9
   1a92c:	bhi	1a954 <usage@@Base+0x69dc>
   1a930:	mov	r2, #1
   1a934:	lsl	r3, r2, r3
   1a938:	movw	r2, #643	; 0x283
   1a93c:	and	r2, r3, r2
   1a940:	cmp	r2, #0
   1a944:	beq	1b04c <usage@@Base+0x70d4>
   1a948:	mov	r3, #108	; 0x6c
   1a94c:	add	r5, r5, #1
   1a950:	strb	r3, [r5, #-1]
   1a954:	ldrb	r3, [r7, #-8]
   1a958:	mov	r1, #0
   1a95c:	strb	r1, [r5, #1]
   1a960:	strb	r3, [r5]
   1a964:	ldr	r3, [r7, #-24]	; 0xffffffe8
   1a968:	cmn	r3, #1
   1a96c:	beq	1b16c <usage@@Base+0x71f4>
   1a970:	ldr	r2, [fp, #-480]	; 0xfffffe20
   1a974:	add	r1, r2, r3, lsl #4
   1a978:	ldr	r3, [r2, r3, lsl #4]
   1a97c:	cmp	r3, #5
   1a980:	bne	1b1b0 <usage@@Base+0x7238>
   1a984:	ldr	r3, [r1, #8]
   1a988:	mov	r6, #1
   1a98c:	str	r3, [fp, #-492]	; 0xfffffe14
   1a990:	ldr	r3, [r7, #-12]
   1a994:	cmn	r3, #1
   1a998:	beq	1a9c4 <usage@@Base+0x6a4c>
   1a99c:	ldr	r2, [fp, #-480]	; 0xfffffe20
   1a9a0:	add	r1, r2, r3, lsl #4
   1a9a4:	ldr	r3, [r2, r3, lsl #4]
   1a9a8:	cmp	r3, #5
   1a9ac:	bne	1b1b0 <usage@@Base+0x7238>
   1a9b0:	ldr	r2, [r1, #8]
   1a9b4:	sub	r1, fp, #36	; 0x24
   1a9b8:	add	r3, r1, r6, lsl #2
   1a9bc:	add	r6, r6, #1
   1a9c0:	str	r2, [r3, #-456]	; 0xfffffe38
   1a9c4:	adds	r2, r9, #2
   1a9c8:	str	r2, [fp, #-524]	; 0xfffffdf4
   1a9cc:	mov	r3, r2
   1a9d0:	mvncs	r3, #0
   1a9d4:	cmp	r4, r3
   1a9d8:	bcs	1ab14 <usage@@Base+0x6b9c>
   1a9dc:	cmp	r4, #0
   1a9e0:	beq	1aa8c <usage@@Base+0x6b14>
   1a9e4:	blt	1b4b8 <usage@@Base+0x7540>
   1a9e8:	cmp	r9, r2
   1a9ec:	lsl	r4, r4, #1
   1a9f0:	bls	1aa9c <usage@@Base+0x6b24>
   1a9f4:	str	sl, [fp, #-560]	; 0xfffffdd0
   1a9f8:	bl	1166c <__errno_location@plt>
   1a9fc:	str	r0, [fp, #-516]	; 0xfffffdfc
   1aa00:	mov	r2, sl
   1aa04:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1aa08:	cmp	r2, #0
   1aa0c:	cmpne	r2, r3
   1aa10:	bne	1b458 <usage@@Base+0x74e0>
   1aa14:	ldr	r1, [fp, #-548]	; 0xfffffddc
   1aa18:	cmp	r1, #0
   1aa1c:	beq	1aa2c <usage@@Base+0x6ab4>
   1aa20:	mov	r0, r1
   1aa24:	bl	11450 <free@plt>
   1aa28:	b	1aa34 <usage@@Base+0x6abc>
   1aa2c:	bl	1166c <__errno_location@plt>
   1aa30:	str	r0, [fp, #-516]	; 0xfffffdfc
   1aa34:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1aa38:	sub	r3, fp, #348	; 0x15c
   1aa3c:	cmp	r0, r3
   1aa40:	beq	1aa48 <usage@@Base+0x6ad0>
   1aa44:	bl	11450 <free@plt>
   1aa48:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1aa4c:	sub	r3, fp, #476	; 0x1dc
   1aa50:	cmp	r0, r3
   1aa54:	beq	1aa5c <usage@@Base+0x6ae4>
   1aa58:	bl	11450 <free@plt>
   1aa5c:	ldr	r1, [fp, #-516]	; 0xfffffdfc
   1aa60:	mov	r3, #0
   1aa64:	mov	r2, #12
   1aa68:	str	r2, [r1]
   1aa6c:	ldr	r1, [fp, #-528]	; 0xfffffdf0
   1aa70:	mov	r0, r3
   1aa74:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1aa78:	ldr	r3, [r1]
   1aa7c:	cmp	r2, r3
   1aa80:	bne	1b4b4 <usage@@Base+0x753c>
   1aa84:	sub	sp, fp, #32
   1aa88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aa8c:	ldr	r3, [fp, #-524]	; 0xfffffdf4
   1aa90:	cmp	r9, r3
   1aa94:	bhi	1a9f4 <usage@@Base+0x6a7c>
   1aa98:	mov	r4, #12
   1aa9c:	ldr	r3, [fp, #-524]	; 0xfffffdf4
   1aaa0:	cmp	r3, r4
   1aaa4:	movcs	r4, r3
   1aaa8:	cmn	r4, #1
   1aaac:	beq	1a9f4 <usage@@Base+0x6a7c>
   1aab0:	ldr	r1, [fp, #-504]	; 0xfffffe08
   1aab4:	subs	r0, sl, r1
   1aab8:	rsbs	r2, r0, #0
   1aabc:	adcs	r2, r2, r0
   1aac0:	cmp	sl, r1
   1aac4:	cmpne	sl, #0
   1aac8:	bne	1b194 <usage@@Base+0x721c>
   1aacc:	mov	r0, r4
   1aad0:	str	r2, [fp, #-560]	; 0xfffffdd0
   1aad4:	bl	115ac <malloc@plt>
   1aad8:	ldr	r2, [fp, #-560]	; 0xfffffdd0
   1aadc:	mov	r3, r0
   1aae0:	cmp	r3, #0
   1aae4:	beq	1a9f4 <usage@@Base+0x6a7c>
   1aae8:	cmp	r9, #0
   1aaec:	moveq	r2, #0
   1aaf0:	andne	r2, r2, #1
   1aaf4:	cmp	r2, #0
   1aaf8:	moveq	sl, r3
   1aafc:	beq	1ab14 <usage@@Base+0x6b9c>
   1ab00:	mov	r1, sl
   1ab04:	mov	r0, r3
   1ab08:	mov	r2, r9
   1ab0c:	mov	sl, r3
   1ab10:	bl	11474 <memcpy@plt>
   1ab14:	mov	r2, #0
   1ab18:	strb	r2, [sl, r9]
   1ab1c:	sub	r8, r8, #1
   1ab20:	str	r8, [fp, #-508]	; 0xfffffe04
   1ab24:	bl	1166c <__errno_location@plt>
   1ab28:	rsb	ip, r9, r4
   1ab2c:	str	r5, [fp, #-544]	; 0xfffffde0
   1ab30:	mov	r5, ip
   1ab34:	ldr	r3, [r0]
   1ab38:	str	r0, [fp, #-516]	; 0xfffffdfc
   1ab3c:	str	r3, [fp, #-552]	; 0xfffffdd8
   1ab40:	ldr	r2, [fp, #-516]	; 0xfffffdfc
   1ab44:	mvn	r1, #0
   1ab48:	cmp	r5, #0
   1ab4c:	str	r1, [fp, #-496]	; 0xfffffe10
   1ab50:	ldr	r1, [fp, #-508]	; 0xfffffe04
   1ab54:	mov	r3, #0
   1ab58:	movge	r8, r5
   1ab5c:	mvnlt	r8, #-2147483648	; 0x80000000
   1ab60:	str	r3, [r2]
   1ab64:	cmp	r1, #16
   1ab68:	addls	pc, pc, r1, lsl #2
   1ab6c:	b	1b1b0 <usage@@Base+0x7238>
   1ab70:	b	1b0a4 <usage@@Base+0x712c>
   1ab74:	b	1af84 <usage@@Base+0x700c>
   1ab78:	b	1b088 <usage@@Base+0x7110>
   1ab7c:	b	1b06c <usage@@Base+0x70f4>
   1ab80:	b	1abb4 <usage@@Base+0x6c3c>
   1ab84:	b	1abb4 <usage@@Base+0x6c3c>
   1ab88:	b	1abb4 <usage@@Base+0x6c3c>
   1ab8c:	b	1abb4 <usage@@Base+0x6c3c>
   1ab90:	b	1ad0c <usage@@Base+0x6d94>
   1ab94:	b	1ad0c <usage@@Base+0x6d94>
   1ab98:	b	1ad68 <usage@@Base+0x6df0>
   1ab9c:	b	1ad68 <usage@@Base+0x6df0>
   1aba0:	b	1abb4 <usage@@Base+0x6c3c>
   1aba4:	b	1abb4 <usage@@Base+0x6c3c>
   1aba8:	b	1abb4 <usage@@Base+0x6c3c>
   1abac:	b	1abb4 <usage@@Base+0x6c3c>
   1abb0:	b	1abb4 <usage@@Base+0x6c3c>
   1abb4:	ldr	r2, [r7, #-4]
   1abb8:	cmp	r6, #1
   1abbc:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1abc0:	add	r3, r3, r2, lsl #4
   1abc4:	ldr	r3, [r3, #8]
   1abc8:	beq	1af9c <usage@@Base+0x7024>
   1abcc:	cmp	r6, #2
   1abd0:	bne	1adc4 <usage@@Base+0x6e4c>
   1abd4:	ldr	r2, [fp, #-512]	; 0xfffffe00
   1abd8:	add	r0, sl, r9
   1abdc:	ldr	lr, [fp, #-492]	; 0xfffffe14
   1abe0:	mov	r1, r8
   1abe4:	ldr	ip, [fp, #-488]	; 0xfffffe18
   1abe8:	str	r2, [sp]
   1abec:	mov	r2, #1
   1abf0:	str	r3, [sp, #12]
   1abf4:	sub	r3, fp, #496	; 0x1f0
   1abf8:	str	lr, [sp, #4]
   1abfc:	str	r3, [sp, #16]
   1ac00:	mvn	r3, #0
   1ac04:	str	ip, [sp, #8]
   1ac08:	bl	1178c <__snprintf_chk@plt>
   1ac0c:	ldr	r3, [fp, #-496]	; 0xfffffe10
   1ac10:	cmp	r3, #0
   1ac14:	blt	1adf8 <usage@@Base+0x6e80>
   1ac18:	cmp	r8, r3
   1ac1c:	bls	1ac30 <usage@@Base+0x6cb8>
   1ac20:	add	r2, sl, r3
   1ac24:	ldrb	r2, [r2, r9]
   1ac28:	cmp	r2, #0
   1ac2c:	bne	1b1b0 <usage@@Base+0x7238>
   1ac30:	cmp	r0, r3
   1ac34:	movle	r0, r3
   1ac38:	ble	1ac40 <usage@@Base+0x6cc8>
   1ac3c:	str	r0, [fp, #-496]	; 0xfffffe10
   1ac40:	add	r3, r0, #1
   1ac44:	cmp	r8, r3
   1ac48:	bhi	1b3e0 <usage@@Base+0x7468>
   1ac4c:	cmn	r8, #-2147483647	; 0x80000001
   1ac50:	beq	1b3f8 <usage@@Base+0x7480>
   1ac54:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   1ac58:	add	r0, r0, r2
   1ac5c:	cmp	r9, r0
   1ac60:	mvnhi	r0, #0
   1ac64:	cmp	r4, #0
   1ac68:	mvnlt	r0, #0
   1ac6c:	blt	1ac7c <usage@@Base+0x6d04>
   1ac70:	lsl	r3, r4, #1
   1ac74:	cmp	r0, r3
   1ac78:	movcc	r0, r3
   1ac7c:	cmp	r4, r0
   1ac80:	bcs	1ab40 <usage@@Base+0x6bc8>
   1ac84:	cmp	r4, #0
   1ac88:	beq	1afd8 <usage@@Base+0x7060>
   1ac8c:	blt	1aa00 <usage@@Base+0x6a88>
   1ac90:	lsl	r4, r4, #1
   1ac94:	cmp	r4, r0
   1ac98:	movcc	r4, r0
   1ac9c:	cmn	r4, #1
   1aca0:	beq	1aa00 <usage@@Base+0x6a88>
   1aca4:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1aca8:	subs	r2, sl, r3
   1acac:	rsbs	r5, r2, #0
   1acb0:	adcs	r5, r5, r2
   1acb4:	cmp	sl, r3
   1acb8:	cmpne	sl, #0
   1acbc:	bne	1afe0 <usage@@Base+0x7068>
   1acc0:	mov	r0, r4
   1acc4:	bl	115ac <malloc@plt>
   1acc8:	mov	r3, r0
   1accc:	cmp	r3, #0
   1acd0:	beq	1aa00 <usage@@Base+0x6a88>
   1acd4:	cmp	r9, #0
   1acd8:	moveq	r5, #0
   1acdc:	andne	r5, r5, #1
   1ace0:	cmp	r5, #0
   1ace4:	rsbeq	r5, r9, r4
   1ace8:	moveq	sl, r3
   1acec:	beq	1ab40 <usage@@Base+0x6bc8>
   1acf0:	mov	r1, sl
   1acf4:	mov	r0, r3
   1acf8:	mov	r2, r9
   1acfc:	mov	sl, r3
   1ad00:	rsb	r5, r9, r4
   1ad04:	bl	11474 <memcpy@plt>
   1ad08:	b	1ab40 <usage@@Base+0x6bc8>
   1ad0c:	ldr	r2, [r7, #-4]
   1ad10:	cmp	r6, #1
   1ad14:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1ad18:	add	r3, r3, r2, lsl #4
   1ad1c:	ldrd	r2, [r3, #8]
   1ad20:	beq	1b138 <usage@@Base+0x71c0>
   1ad24:	cmp	r6, #2
   1ad28:	bne	1b214 <usage@@Base+0x729c>
   1ad2c:	ldr	r1, [fp, #-512]	; 0xfffffe00
   1ad30:	add	r0, sl, r9
   1ad34:	ldr	lr, [fp, #-492]	; 0xfffffe14
   1ad38:	ldr	ip, [fp, #-488]	; 0xfffffe18
   1ad3c:	strd	r2, [sp, #16]
   1ad40:	sub	r2, fp, #496	; 0x1f0
   1ad44:	str	r1, [sp]
   1ad48:	mvn	r3, #0
   1ad4c:	str	r2, [sp, #24]
   1ad50:	mov	r1, r8
   1ad54:	mov	r2, #1
   1ad58:	str	lr, [sp, #4]
   1ad5c:	str	ip, [sp, #8]
   1ad60:	bl	1178c <__snprintf_chk@plt>
   1ad64:	b	1ac0c <usage@@Base+0x6c94>
   1ad68:	ldr	r2, [r7, #-4]
   1ad6c:	cmp	r6, #1
   1ad70:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1ad74:	add	r3, r3, r2, lsl #4
   1ad78:	ldrd	r0, [r3, #8]
   1ad7c:	beq	1b104 <usage@@Base+0x718c>
   1ad80:	cmp	r6, #2
   1ad84:	bne	1b1e8 <usage@@Base+0x7270>
   1ad88:	ldr	r3, [fp, #-492]	; 0xfffffe14
   1ad8c:	ldr	r2, [fp, #-512]	; 0xfffffe00
   1ad90:	ldr	lr, [fp, #-488]	; 0xfffffe18
   1ad94:	strd	r0, [sp, #16]
   1ad98:	add	r0, sl, r9
   1ad9c:	str	r2, [sp]
   1ada0:	mov	r1, r8
   1ada4:	sub	r2, fp, #496	; 0x1f0
   1ada8:	str	r3, [sp, #4]
   1adac:	str	r2, [sp, #24]
   1adb0:	mvn	r3, #0
   1adb4:	mov	r2, #1
   1adb8:	str	lr, [sp, #8]
   1adbc:	bl	1178c <__snprintf_chk@plt>
   1adc0:	b	1ac0c <usage@@Base+0x6c94>
   1adc4:	ldr	r1, [fp, #-512]	; 0xfffffe00
   1adc8:	sub	r2, fp, #496	; 0x1f0
   1adcc:	str	r3, [sp, #4]
   1add0:	add	r0, sl, r9
   1add4:	str	r2, [sp, #8]
   1add8:	mvn	r3, #0
   1addc:	str	r1, [sp]
   1ade0:	mov	r2, #1
   1ade4:	mov	r1, r8
   1ade8:	bl	1178c <__snprintf_chk@plt>
   1adec:	ldr	r3, [fp, #-496]	; 0xfffffe10
   1adf0:	cmp	r3, #0
   1adf4:	bge	1ac18 <usage@@Base+0x6ca0>
   1adf8:	ldr	r1, [fp, #-544]	; 0xfffffde0
   1adfc:	ldrb	r3, [r1, #1]
   1ae00:	cmp	r3, #0
   1ae04:	movne	r2, #0
   1ae08:	strbne	r2, [r1, #1]
   1ae0c:	bne	1ab40 <usage@@Base+0x6bc8>
   1ae10:	cmp	r0, #0
   1ae14:	bge	1ac3c <usage@@Base+0x6cc4>
   1ae18:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1ae1c:	ldr	r1, [fp, #-516]	; 0xfffffdfc
   1ae20:	cmp	sl, #0
   1ae24:	cmpne	r3, sl
   1ae28:	ldr	r4, [r1]
   1ae2c:	bne	1b284 <usage@@Base+0x730c>
   1ae30:	ldr	r2, [fp, #-548]	; 0xfffffddc
   1ae34:	cmp	r2, #0
   1ae38:	beq	1ae44 <usage@@Base+0x6ecc>
   1ae3c:	mov	r0, r2
   1ae40:	bl	11450 <free@plt>
   1ae44:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1ae48:	sub	r3, fp, #348	; 0x15c
   1ae4c:	cmp	r0, r3
   1ae50:	beq	1ae58 <usage@@Base+0x6ee0>
   1ae54:	bl	11450 <free@plt>
   1ae58:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1ae5c:	sub	r3, fp, #476	; 0x1dc
   1ae60:	cmp	r0, r3
   1ae64:	beq	1ae6c <usage@@Base+0x6ef4>
   1ae68:	bl	11450 <free@plt>
   1ae6c:	cmp	r4, #0
   1ae70:	bne	1ae8c <usage@@Base+0x6f14>
   1ae74:	ldr	r3, [fp, #-540]	; 0xfffffde4
   1ae78:	ldrb	r4, [r3, #36]	; 0x24
   1ae7c:	and	r4, r4, #239	; 0xef
   1ae80:	cmp	r4, #99	; 0x63
   1ae84:	movne	r4, #22
   1ae88:	moveq	r4, #84	; 0x54
   1ae8c:	ldr	r1, [fp, #-516]	; 0xfffffdfc
   1ae90:	mov	r3, #0
   1ae94:	str	r4, [r1]
   1ae98:	b	1aa6c <usage@@Base+0x6af4>
   1ae9c:	mov	r4, #12
   1aea0:	b	1a7ac <usage@@Base+0x6834>
   1aea4:	mov	r0, r2
   1aea8:	mov	r1, r4
   1aeac:	str	r2, [fp, #-560]	; 0xfffffdd0
   1aeb0:	str	r3, [fp, #-556]	; 0xfffffdd4
   1aeb4:	bl	114d4 <realloc@plt>
   1aeb8:	ldr	r3, [fp, #-556]	; 0xfffffdd4
   1aebc:	ldr	r2, [fp, #-560]	; 0xfffffdd0
   1aec0:	mov	sl, r0
   1aec4:	b	1a7f4 <usage@@Base+0x687c>
   1aec8:	ldr	r3, [r7, #-4]
   1aecc:	cmn	r3, #1
   1aed0:	bne	1b1b0 <usage@@Base+0x7238>
   1aed4:	adds	r6, r9, #1
   1aed8:	mvncs	r6, #0
   1aedc:	cmp	r4, r6
   1aee0:	bcs	1af60 <usage@@Base+0x6fe8>
   1aee4:	cmp	r4, #0
   1aee8:	beq	1b1b4 <usage@@Base+0x723c>
   1aeec:	blt	1a9f4 <usage@@Base+0x6a7c>
   1aef0:	lsl	r4, r4, #1
   1aef4:	cmp	r4, r6
   1aef8:	movcc	r4, r6
   1aefc:	cmn	r4, #1
   1af00:	beq	1a9f4 <usage@@Base+0x6a7c>
   1af04:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1af08:	subs	ip, sl, r3
   1af0c:	rsbs	r5, ip, #0
   1af10:	adcs	r5, r5, ip
   1af14:	cmp	sl, r3
   1af18:	cmpne	sl, #0
   1af1c:	bne	1b1bc <usage@@Base+0x7244>
   1af20:	mov	r0, r4
   1af24:	bl	115ac <malloc@plt>
   1af28:	mov	r3, r0
   1af2c:	cmp	r3, #0
   1af30:	beq	1a9f4 <usage@@Base+0x6a7c>
   1af34:	cmp	r9, #0
   1af38:	moveq	r5, #0
   1af3c:	andne	r5, r5, #1
   1af40:	cmp	r5, #0
   1af44:	moveq	sl, r3
   1af48:	beq	1af60 <usage@@Base+0x6fe8>
   1af4c:	mov	r1, sl
   1af50:	mov	r0, r3
   1af54:	mov	r2, r9
   1af58:	mov	sl, r3
   1af5c:	bl	11474 <memcpy@plt>
   1af60:	mov	r2, sl
   1af64:	mov	r1, #37	; 0x25
   1af68:	strb	r1, [sl, r9]
   1af6c:	ldr	r1, [fp, #-520]	; 0xfffffdf8
   1af70:	add	r7, r7, #44	; 0x2c
   1af74:	ldr	r5, [r7, #-84]	; 0xffffffac
   1af78:	add	r1, r1, #1
   1af7c:	str	r1, [fp, #-520]	; 0xfffffdf8
   1af80:	b	1a774 <usage@@Base+0x67fc>
   1af84:	ldr	r2, [r7, #-4]
   1af88:	cmp	r6, #1
   1af8c:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1af90:	add	r3, r3, r2, lsl #4
   1af94:	ldrb	r3, [r3, #8]
   1af98:	bne	1abcc <usage@@Base+0x6c54>
   1af9c:	ldr	r1, [fp, #-512]	; 0xfffffe00
   1afa0:	add	r0, sl, r9
   1afa4:	ldr	lr, [fp, #-492]	; 0xfffffe14
   1afa8:	mov	r2, r6
   1afac:	str	r3, [sp, #8]
   1afb0:	sub	r3, fp, #496	; 0x1f0
   1afb4:	str	r1, [sp]
   1afb8:	mov	r1, r8
   1afbc:	str	r3, [sp, #12]
   1afc0:	mvn	r3, #0
   1afc4:	str	lr, [sp, #4]
   1afc8:	bl	1178c <__snprintf_chk@plt>
   1afcc:	b	1ac0c <usage@@Base+0x6c94>
   1afd0:	mov	sl, r2
   1afd4:	b	1a810 <usage@@Base+0x6898>
   1afd8:	mov	r4, #12
   1afdc:	b	1ac94 <usage@@Base+0x6d1c>
   1afe0:	mov	r0, sl
   1afe4:	mov	r1, r4
   1afe8:	bl	114d4 <realloc@plt>
   1afec:	mov	r3, r0
   1aff0:	b	1accc <usage@@Base+0x6d54>
   1aff4:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1aff8:	add	r1, r3, r2, lsl #4
   1affc:	ldr	r3, [r3, r2, lsl #4]
   1b000:	sub	r3, r3, #18
   1b004:	cmp	r3, #4
   1b008:	addls	pc, pc, r3, lsl #2
   1b00c:	b	1b1b0 <usage@@Base+0x7238>
   1b010:	b	1b240 <usage@@Base+0x72c8>
   1b014:	b	1b254 <usage@@Base+0x72dc>
   1b018:	b	1b0f0 <usage@@Base+0x7178>
   1b01c:	b	1b0f0 <usage@@Base+0x7178>
   1b020:	b	1b268 <usage@@Base+0x72f0>
   1b024:	mov	r1, r2
   1b028:	mov	r0, sl
   1b02c:	mov	r2, r6
   1b030:	str	r3, [fp, #-556]	; 0xfffffdd4
   1b034:	bl	11474 <memcpy@plt>
   1b038:	ldr	r3, [fp, #-556]	; 0xfffffdd4
   1b03c:	b	1a810 <usage@@Base+0x6898>
   1b040:	mov	r9, r6
   1b044:	mov	sl, r2
   1b048:	b	1a820 <usage@@Base+0x68a8>
   1b04c:	tst	r3, #32
   1b050:	bne	1b1d8 <usage@@Base+0x7260>
   1b054:	tst	r3, #12
   1b058:	beq	1a954 <usage@@Base+0x69dc>
   1b05c:	mov	r3, #108	; 0x6c
   1b060:	add	r5, r5, #1
   1b064:	strb	r3, [r5, #-1]
   1b068:	b	1a948 <usage@@Base+0x69d0>
   1b06c:	ldr	r2, [r7, #-4]
   1b070:	cmp	r6, #1
   1b074:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1b078:	add	r3, r3, r2, lsl #4
   1b07c:	ldrh	r3, [r3, #8]
   1b080:	bne	1abcc <usage@@Base+0x6c54>
   1b084:	b	1af9c <usage@@Base+0x7024>
   1b088:	ldr	r2, [r7, #-4]
   1b08c:	cmp	r6, #1
   1b090:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1b094:	add	r3, r3, r2, lsl #4
   1b098:	ldrsh	r3, [r3, #8]
   1b09c:	bne	1abcc <usage@@Base+0x6c54>
   1b0a0:	b	1af9c <usage@@Base+0x7024>
   1b0a4:	ldr	r2, [r7, #-4]
   1b0a8:	cmp	r6, #1
   1b0ac:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1b0b0:	add	r3, r3, r2, lsl #4
   1b0b4:	ldrsb	r3, [r3, #8]
   1b0b8:	beq	1af9c <usage@@Base+0x7024>
   1b0bc:	cmp	r6, #2
   1b0c0:	beq	1abd4 <usage@@Base+0x6c5c>
   1b0c4:	ldr	r2, [fp, #-512]	; 0xfffffe00
   1b0c8:	add	r0, sl, r9
   1b0cc:	str	r3, [sp, #4]
   1b0d0:	mov	r1, r8
   1b0d4:	sub	r3, fp, #496	; 0x1f0
   1b0d8:	str	r3, [sp, #8]
   1b0dc:	str	r2, [sp]
   1b0e0:	mvn	r3, #0
   1b0e4:	mov	r2, #1
   1b0e8:	bl	1178c <__snprintf_chk@plt>
   1b0ec:	b	1ac0c <usage@@Base+0x6c94>
   1b0f0:	ldr	r3, [r1, #8]
   1b0f4:	mov	r2, sl
   1b0f8:	mov	r6, r9
   1b0fc:	str	r9, [r3]
   1b100:	b	1af6c <usage@@Base+0x6ff4>
   1b104:	ldr	r3, [fp, #-492]	; 0xfffffe14
   1b108:	ldr	r2, [fp, #-512]	; 0xfffffe00
   1b10c:	strd	r0, [sp, #8]
   1b110:	sub	r1, fp, #496	; 0x1f0
   1b114:	str	r3, [sp, #4]
   1b118:	add	r0, sl, r9
   1b11c:	str	r2, [sp]
   1b120:	mvn	r3, #0
   1b124:	str	r1, [sp, #16]
   1b128:	mov	r2, r6
   1b12c:	mov	r1, r8
   1b130:	bl	1178c <__snprintf_chk@plt>
   1b134:	b	1ac0c <usage@@Base+0x6c94>
   1b138:	ldr	r1, [fp, #-512]	; 0xfffffe00
   1b13c:	add	r0, sl, r9
   1b140:	ldr	lr, [fp, #-492]	; 0xfffffe14
   1b144:	strd	r2, [sp, #8]
   1b148:	sub	r3, fp, #496	; 0x1f0
   1b14c:	str	r1, [sp]
   1b150:	mov	r2, r6
   1b154:	str	r3, [sp, #16]
   1b158:	mov	r1, r8
   1b15c:	mvn	r3, #0
   1b160:	str	lr, [sp, #4]
   1b164:	bl	1178c <__snprintf_chk@plt>
   1b168:	b	1ac0c <usage@@Base+0x6c94>
   1b16c:	mov	r6, #0
   1b170:	b	1a990 <usage@@Base+0x6a18>
   1b174:	cmn	r0, #1
   1b178:	beq	1aa2c <usage@@Base+0x6ab4>
   1b17c:	bl	115ac <malloc@plt>
   1b180:	cmp	r0, #0
   1b184:	str	r0, [fp, #-512]	; 0xfffffe00
   1b188:	beq	1aa2c <usage@@Base+0x6ab4>
   1b18c:	str	r0, [fp, #-548]	; 0xfffffddc
   1b190:	b	1a740 <usage@@Base+0x67c8>
   1b194:	mov	r0, sl
   1b198:	mov	r1, r4
   1b19c:	str	r2, [fp, #-560]	; 0xfffffdd0
   1b1a0:	bl	114d4 <realloc@plt>
   1b1a4:	ldr	r2, [fp, #-560]	; 0xfffffdd0
   1b1a8:	mov	r3, r0
   1b1ac:	b	1aae0 <usage@@Base+0x6b68>
   1b1b0:	bl	11768 <abort@plt>
   1b1b4:	mov	r4, #12
   1b1b8:	b	1aef4 <usage@@Base+0x6f7c>
   1b1bc:	mov	r0, sl
   1b1c0:	mov	r1, r4
   1b1c4:	bl	114d4 <realloc@plt>
   1b1c8:	mov	r3, r0
   1b1cc:	b	1af2c <usage@@Base+0x6fb4>
   1b1d0:	mov	r3, #0
   1b1d4:	b	1aa6c <usage@@Base+0x6af4>
   1b1d8:	mov	r3, #76	; 0x4c
   1b1dc:	add	r5, r5, #1
   1b1e0:	strb	r3, [r5, #-1]
   1b1e4:	b	1a954 <usage@@Base+0x69dc>
   1b1e8:	ldr	r3, [fp, #-512]	; 0xfffffe00
   1b1ec:	mov	r2, #1
   1b1f0:	strd	r0, [sp, #8]
   1b1f4:	sub	r1, fp, #496	; 0x1f0
   1b1f8:	add	r0, sl, r9
   1b1fc:	str	r1, [sp, #16]
   1b200:	str	r3, [sp]
   1b204:	mov	r1, r8
   1b208:	mvn	r3, #0
   1b20c:	bl	1178c <__snprintf_chk@plt>
   1b210:	b	1ac0c <usage@@Base+0x6c94>
   1b214:	ldr	r1, [fp, #-512]	; 0xfffffe00
   1b218:	add	r0, sl, r9
   1b21c:	strd	r2, [sp, #8]
   1b220:	sub	r2, fp, #496	; 0x1f0
   1b224:	mvn	r3, #0
   1b228:	str	r2, [sp, #16]
   1b22c:	str	r1, [sp]
   1b230:	mov	r2, #1
   1b234:	mov	r1, r8
   1b238:	bl	1178c <__snprintf_chk@plt>
   1b23c:	b	1ac0c <usage@@Base+0x6c94>
   1b240:	ldr	r3, [r1, #8]
   1b244:	mov	r2, sl
   1b248:	mov	r6, r9
   1b24c:	strb	r9, [r3]
   1b250:	b	1af6c <usage@@Base+0x6ff4>
   1b254:	ldr	r3, [r1, #8]
   1b258:	mov	r2, sl
   1b25c:	mov	r6, r9
   1b260:	strh	r9, [r3]
   1b264:	b	1af6c <usage@@Base+0x6ff4>
   1b268:	ldr	r3, [r1, #8]
   1b26c:	mov	r2, sl
   1b270:	mov	r1, #0
   1b274:	mov	r6, r9
   1b278:	str	r9, [r3]
   1b27c:	str	r1, [r3, #4]
   1b280:	b	1af6c <usage@@Base+0x6ff4>
   1b284:	mov	r0, sl
   1b288:	bl	11450 <free@plt>
   1b28c:	b	1ae30 <usage@@Base+0x6eb8>
   1b290:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1b294:	sub	r3, fp, #348	; 0x15c
   1b298:	cmp	r0, r3
   1b29c:	beq	1b2a4 <usage@@Base+0x732c>
   1b2a0:	bl	11450 <free@plt>
   1b2a4:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1b2a8:	sub	r3, fp, #476	; 0x1dc
   1b2ac:	cmp	r0, r3
   1b2b0:	beq	1b2b8 <usage@@Base+0x7340>
   1b2b4:	bl	11450 <free@plt>
   1b2b8:	bl	1166c <__errno_location@plt>
   1b2bc:	mov	r2, #22
   1b2c0:	mov	r3, #0
   1b2c4:	str	r2, [r0]
   1b2c8:	b	1aa6c <usage@@Base+0x6af4>
   1b2cc:	str	r2, [fp, #-560]	; 0xfffffdd0
   1b2d0:	bl	1166c <__errno_location@plt>
   1b2d4:	ldr	r2, [fp, #-560]	; 0xfffffdd0
   1b2d8:	str	r0, [fp, #-516]	; 0xfffffdfc
   1b2dc:	b	1aa04 <usage@@Base+0x6a8c>
   1b2e0:	adds	r5, r9, #1
   1b2e4:	movcc	r3, r5
   1b2e8:	mvncs	r3, #0
   1b2ec:	cmp	r3, r4
   1b2f0:	bls	1b378 <usage@@Base+0x7400>
   1b2f4:	cmp	r4, #0
   1b2f8:	moveq	r4, #12
   1b2fc:	beq	1b308 <usage@@Base+0x7390>
   1b300:	lslge	r4, r4, #1
   1b304:	mvnlt	r4, #0
   1b308:	cmp	r5, r9
   1b30c:	movcs	r3, r5
   1b310:	mvncc	r3, #0
   1b314:	cmp	r4, r3
   1b318:	bcs	1b328 <usage@@Base+0x73b0>
   1b31c:	cmp	r5, r9
   1b320:	bcc	1a9f4 <usage@@Base+0x6a7c>
   1b324:	mov	r4, r5
   1b328:	cmn	r4, #1
   1b32c:	beq	1a9f4 <usage@@Base+0x6a7c>
   1b330:	ldr	r2, [fp, #-504]	; 0xfffffe08
   1b334:	subs	r3, sl, r2
   1b338:	rsbs	r6, r3, #0
   1b33c:	adcs	r6, r6, r3
   1b340:	cmp	sl, r2
   1b344:	cmpne	sl, #0
   1b348:	bne	1b488 <usage@@Base+0x7510>
   1b34c:	mov	r0, r4
   1b350:	bl	115ac <malloc@plt>
   1b354:	mov	r3, r0
   1b358:	cmp	r3, #0
   1b35c:	beq	1a9f4 <usage@@Base+0x6a7c>
   1b360:	cmp	r9, #0
   1b364:	moveq	r6, #0
   1b368:	andne	r6, r6, #1
   1b36c:	cmp	r6, #0
   1b370:	moveq	sl, r3
   1b374:	bne	1b49c <usage@@Base+0x7524>
   1b378:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1b37c:	cmp	sl, r3
   1b380:	mov	r3, #0
   1b384:	strb	r3, [sl, r9]
   1b388:	beq	1b394 <usage@@Base+0x741c>
   1b38c:	cmp	r4, r5
   1b390:	bhi	1b470 <usage@@Base+0x74f8>
   1b394:	ldr	r1, [fp, #-548]	; 0xfffffddc
   1b398:	cmp	r1, #0
   1b39c:	beq	1b3a8 <usage@@Base+0x7430>
   1b3a0:	mov	r0, r1
   1b3a4:	bl	11450 <free@plt>
   1b3a8:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1b3ac:	sub	r3, fp, #348	; 0x15c
   1b3b0:	cmp	r0, r3
   1b3b4:	beq	1b3bc <usage@@Base+0x7444>
   1b3b8:	bl	11450 <free@plt>
   1b3bc:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1b3c0:	sub	r3, fp, #476	; 0x1dc
   1b3c4:	cmp	r0, r3
   1b3c8:	beq	1b3d0 <usage@@Base+0x7458>
   1b3cc:	bl	11450 <free@plt>
   1b3d0:	ldr	r2, [fp, #-536]	; 0xfffffde8
   1b3d4:	mov	r3, sl
   1b3d8:	str	r9, [r2]
   1b3dc:	b	1aa6c <usage@@Base+0x6af4>
   1b3e0:	ldr	r2, [fp, #-516]	; 0xfffffdfc
   1b3e4:	add	r6, r0, r9
   1b3e8:	ldr	r1, [fp, #-552]	; 0xfffffdd8
   1b3ec:	str	r1, [r2]
   1b3f0:	mov	r2, sl
   1b3f4:	b	1af6c <usage@@Base+0x6ff4>
   1b3f8:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1b3fc:	cmp	sl, #0
   1b400:	cmpne	sl, r3
   1b404:	bne	1b464 <usage@@Base+0x74ec>
   1b408:	ldr	r3, [fp, #-548]	; 0xfffffddc
   1b40c:	cmp	r3, #0
   1b410:	beq	1b41c <usage@@Base+0x74a4>
   1b414:	mov	r0, r3
   1b418:	bl	11450 <free@plt>
   1b41c:	ldr	r0, [fp, #-360]	; 0xfffffe98
   1b420:	sub	r3, fp, #348	; 0x15c
   1b424:	cmp	r0, r3
   1b428:	beq	1b430 <usage@@Base+0x74b8>
   1b42c:	bl	11450 <free@plt>
   1b430:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1b434:	sub	r3, fp, #476	; 0x1dc
   1b438:	cmp	r0, r3
   1b43c:	beq	1b444 <usage@@Base+0x74cc>
   1b440:	bl	11450 <free@plt>
   1b444:	ldr	r1, [fp, #-516]	; 0xfffffdfc
   1b448:	mov	r2, #75	; 0x4b
   1b44c:	mov	r3, #0
   1b450:	str	r2, [r1]
   1b454:	b	1aa6c <usage@@Base+0x6af4>
   1b458:	mov	r0, r2
   1b45c:	bl	11450 <free@plt>
   1b460:	b	1aa14 <usage@@Base+0x6a9c>
   1b464:	mov	r0, sl
   1b468:	bl	11450 <free@plt>
   1b46c:	b	1b408 <usage@@Base+0x7490>
   1b470:	mov	r0, sl
   1b474:	mov	r1, r5
   1b478:	bl	114d4 <realloc@plt>
   1b47c:	cmp	r0, #0
   1b480:	movne	sl, r0
   1b484:	b	1b394 <usage@@Base+0x741c>
   1b488:	mov	r0, sl
   1b48c:	mov	r1, r4
   1b490:	bl	114d4 <realloc@plt>
   1b494:	mov	r3, r0
   1b498:	b	1b358 <usage@@Base+0x73e0>
   1b49c:	mov	r1, sl
   1b4a0:	mov	r0, r3
   1b4a4:	mov	r2, r9
   1b4a8:	mov	sl, r3
   1b4ac:	bl	11474 <memcpy@plt>
   1b4b0:	b	1b378 <usage@@Base+0x7400>
   1b4b4:	bl	114bc <__stack_chk_fail@plt>
   1b4b8:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   1b4bc:	cmp	r9, r2
   1b4c0:	bhi	1a9f4 <usage@@Base+0x6a7c>
   1b4c4:	mvn	r4, #0
   1b4c8:	b	1aa9c <usage@@Base+0x6b24>
   1b4cc:	andeq	r5, r1, r4, asr r9
   1b4d0:	andeq	r0, r0, r8, asr r1
   1b4d4:	push	{r4, r5, r6}
   1b4d8:	ldm	r1, {r3, ip}
   1b4dc:	cmp	r3, #0
   1b4e0:	beq	1b588 <usage@@Base+0x7610>
   1b4e4:	ldr	r6, [pc, #304]	; 1b61c <usage@@Base+0x76a4>
   1b4e8:	add	ip, ip, #16
   1b4ec:	ldr	r5, [pc, #300]	; 1b620 <usage@@Base+0x76a8>
   1b4f0:	mov	r4, #0
   1b4f4:	add	r6, pc, r6
   1b4f8:	add	r5, pc, r5
   1b4fc:	ldr	r3, [ip, #-16]
   1b500:	sub	r3, r3, #1
   1b504:	cmp	r3, #21
   1b508:	addls	pc, pc, r3, lsl #2
   1b50c:	b	1b614 <usage@@Base+0x769c>
   1b510:	b	1b5d4 <usage@@Base+0x765c>
   1b514:	b	1b5d4 <usage@@Base+0x765c>
   1b518:	b	1b5c4 <usage@@Base+0x764c>
   1b51c:	b	1b5c4 <usage@@Base+0x764c>
   1b520:	b	1b568 <usage@@Base+0x75f0>
   1b524:	b	1b568 <usage@@Base+0x75f0>
   1b528:	b	1b568 <usage@@Base+0x75f0>
   1b52c:	b	1b568 <usage@@Base+0x75f0>
   1b530:	b	1b594 <usage@@Base+0x761c>
   1b534:	b	1b594 <usage@@Base+0x761c>
   1b538:	b	1b5ac <usage@@Base+0x7634>
   1b53c:	b	1b5ac <usage@@Base+0x7634>
   1b540:	b	1b568 <usage@@Base+0x75f0>
   1b544:	b	1b568 <usage@@Base+0x75f0>
   1b548:	b	1b5e4 <usage@@Base+0x766c>
   1b54c:	b	1b5fc <usage@@Base+0x7684>
   1b550:	b	1b568 <usage@@Base+0x75f0>
   1b554:	b	1b568 <usage@@Base+0x75f0>
   1b558:	b	1b568 <usage@@Base+0x75f0>
   1b55c:	b	1b568 <usage@@Base+0x75f0>
   1b560:	b	1b568 <usage@@Base+0x75f0>
   1b564:	b	1b568 <usage@@Base+0x75f0>
   1b568:	ldr	r3, [r0]
   1b56c:	add	r0, r0, #4
   1b570:	str	r3, [ip, #-8]
   1b574:	ldr	r3, [r1]
   1b578:	add	r4, r4, #1
   1b57c:	add	ip, ip, #16
   1b580:	cmp	r3, r4
   1b584:	bhi	1b4fc <usage@@Base+0x7584>
   1b588:	mov	r0, #0
   1b58c:	pop	{r4, r5, r6}
   1b590:	bx	lr
   1b594:	add	r3, r0, #7
   1b598:	bic	r3, r3, #7
   1b59c:	add	r0, r3, #8
   1b5a0:	ldrd	r2, [r3]
   1b5a4:	strd	r2, [ip, #-8]
   1b5a8:	b	1b574 <usage@@Base+0x75fc>
   1b5ac:	add	r0, r0, #7
   1b5b0:	bic	r0, r0, #7
   1b5b4:	add	r0, r0, #8
   1b5b8:	ldrd	r2, [r0, #-8]
   1b5bc:	strd	r2, [ip, #-8]
   1b5c0:	b	1b574 <usage@@Base+0x75fc>
   1b5c4:	ldr	r3, [r0]
   1b5c8:	add	r0, r0, #4
   1b5cc:	strh	r3, [ip, #-8]
   1b5d0:	b	1b574 <usage@@Base+0x75fc>
   1b5d4:	ldr	r3, [r0]
   1b5d8:	add	r0, r0, #4
   1b5dc:	strb	r3, [ip, #-8]
   1b5e0:	b	1b574 <usage@@Base+0x75fc>
   1b5e4:	ldr	r3, [r0]
   1b5e8:	add	r0, r0, #4
   1b5ec:	cmp	r3, #0
   1b5f0:	str	r3, [ip, #-8]
   1b5f4:	streq	r5, [ip, #-8]
   1b5f8:	b	1b574 <usage@@Base+0x75fc>
   1b5fc:	ldr	r3, [r0]
   1b600:	add	r0, r0, #4
   1b604:	cmp	r3, #0
   1b608:	str	r3, [ip, #-8]
   1b60c:	streq	r6, [ip, #-8]
   1b610:	b	1b574 <usage@@Base+0x75fc>
   1b614:	mvn	r0, #0
   1b618:	b	1b58c <usage@@Base+0x7614>
   1b61c:	andeq	r3, r0, r8, asr lr
   1b620:	andeq	r3, r0, r0, ror lr
   1b624:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b628:	mov	r7, r1
   1b62c:	sub	sp, sp, #44	; 0x2c
   1b630:	mov	r5, r2
   1b634:	movw	sl, #39321	; 0x9999
   1b638:	mov	r2, r7
   1b63c:	movt	sl, #6553	; 0x1999
   1b640:	mov	r3, #0
   1b644:	str	r3, [r2], #16
   1b648:	mov	r1, #7
   1b64c:	str	r2, [r7, #4]
   1b650:	mov	r9, r0
   1b654:	str	r2, [sp, #16]
   1b658:	mov	r2, r5
   1b65c:	str	r3, [r2], #8
   1b660:	mov	r6, r3
   1b664:	str	r2, [r5, #4]
   1b668:	movw	r0, #29789	; 0x745d
   1b66c:	str	r3, [sp, #8]
   1b670:	movt	r0, #1489	; 0x5d1
   1b674:	str	r1, [sp, #20]
   1b678:	mov	ip, sl
   1b67c:	str	r3, [sp, #24]
   1b680:	str	r3, [sp, #36]	; 0x24
   1b684:	mov	r3, #7
   1b688:	str	r2, [sp, #12]
   1b68c:	str	r3, [sp, #28]
   1b690:	ldr	r1, [r7]
   1b694:	ldr	r3, [r7, #4]
   1b698:	str	r0, [sp, #32]
   1b69c:	b	1b6a8 <usage@@Base+0x7730>
   1b6a0:	cmp	r0, #37	; 0x25
   1b6a4:	beq	1b6e8 <usage@@Base+0x7770>
   1b6a8:	mov	r8, r9
   1b6ac:	ldrb	r0, [r9], #1
   1b6b0:	cmp	r0, #0
   1b6b4:	mov	r2, r9
   1b6b8:	bne	1b6a0 <usage@@Base+0x7728>
   1b6bc:	mov	r4, #44	; 0x2c
   1b6c0:	mov	r2, r0
   1b6c4:	mul	r1, r4, r1
   1b6c8:	str	r8, [r3, r1]
   1b6cc:	ldr	r3, [sp, #24]
   1b6d0:	str	r3, [r7, #8]
   1b6d4:	ldr	r3, [sp, #8]
   1b6d8:	str	r3, [r7, #12]
   1b6dc:	mov	r0, r2
   1b6e0:	add	sp, sp, #44	; 0x2c
   1b6e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b6e8:	mov	r0, #44	; 0x2c
   1b6ec:	mul	r1, r0, r1
   1b6f0:	add	r4, r3, r1
   1b6f4:	str	r8, [r3, r1]
   1b6f8:	mvn	r1, #0
   1b6fc:	str	r6, [r4, #8]
   1b700:	str	r1, [r4, #20]
   1b704:	str	r1, [r4, #32]
   1b708:	str	r1, [r4, #40]	; 0x28
   1b70c:	str	r6, [r4, #12]
   1b710:	str	r6, [r4, #16]
   1b714:	str	r6, [r4, #24]
   1b718:	str	r6, [r4, #28]
   1b71c:	ldrb	r3, [r8, #1]
   1b720:	sub	sl, r3, #48	; 0x30
   1b724:	uxtb	r1, sl
   1b728:	cmp	r1, #9
   1b72c:	bls	1bac0 <usage@@Base+0x7b48>
   1b730:	mvn	r8, #0
   1b734:	b	1b778 <usage@@Base+0x7800>
   1b738:	cmp	r3, #45	; 0x2d
   1b73c:	beq	1b794 <usage@@Base+0x781c>
   1b740:	cmp	r3, #43	; 0x2b
   1b744:	beq	1b7a4 <usage@@Base+0x782c>
   1b748:	cmp	r3, #32
   1b74c:	beq	1b7b4 <usage@@Base+0x783c>
   1b750:	cmp	r3, #35	; 0x23
   1b754:	beq	1b7c4 <usage@@Base+0x784c>
   1b758:	cmp	r3, #48	; 0x30
   1b75c:	beq	1b7d4 <usage@@Base+0x785c>
   1b760:	cmp	r3, #73	; 0x49
   1b764:	bne	1b7e4 <usage@@Base+0x786c>
   1b768:	ldr	r3, [r4, #8]
   1b76c:	orr	r3, r3, #64	; 0x40
   1b770:	str	r3, [r4, #8]
   1b774:	ldrb	r3, [r2, #1]!
   1b778:	cmp	r3, #39	; 0x27
   1b77c:	mov	r9, r2
   1b780:	bne	1b738 <usage@@Base+0x77c0>
   1b784:	ldr	r3, [r4, #8]
   1b788:	orr	r3, r3, #1
   1b78c:	str	r3, [r4, #8]
   1b790:	b	1b774 <usage@@Base+0x77fc>
   1b794:	ldr	r3, [r4, #8]
   1b798:	orr	r3, r3, #2
   1b79c:	str	r3, [r4, #8]
   1b7a0:	b	1b774 <usage@@Base+0x77fc>
   1b7a4:	ldr	r3, [r4, #8]
   1b7a8:	orr	r3, r3, #4
   1b7ac:	str	r3, [r4, #8]
   1b7b0:	b	1b774 <usage@@Base+0x77fc>
   1b7b4:	ldr	r3, [r4, #8]
   1b7b8:	orr	r3, r3, #8
   1b7bc:	str	r3, [r4, #8]
   1b7c0:	b	1b774 <usage@@Base+0x77fc>
   1b7c4:	ldr	r3, [r4, #8]
   1b7c8:	orr	r3, r3, #16
   1b7cc:	str	r3, [r4, #8]
   1b7d0:	b	1b774 <usage@@Base+0x77fc>
   1b7d4:	ldr	r3, [r4, #8]
   1b7d8:	orr	r3, r3, #32
   1b7dc:	str	r3, [r4, #8]
   1b7e0:	b	1b774 <usage@@Base+0x77fc>
   1b7e4:	cmp	r3, #42	; 0x2a
   1b7e8:	beq	1bc5c <usage@@Base+0x7ce4>
   1b7ec:	sub	r1, r3, #48	; 0x30
   1b7f0:	uxtb	r1, r1
   1b7f4:	cmp	r1, #9
   1b7f8:	bls	1bb38 <usage@@Base+0x7bc0>
   1b7fc:	cmp	r3, #46	; 0x2e
   1b800:	beq	1bb8c <usage@@Base+0x7c14>
   1b804:	mov	sl, #0
   1b808:	mov	r0, #1
   1b80c:	b	1b818 <usage@@Base+0x78a0>
   1b810:	ldrb	r3, [r2, #1]
   1b814:	add	r9, r9, #1
   1b818:	cmp	r3, #104	; 0x68
   1b81c:	mov	r2, r9
   1b820:	andeq	r3, sl, #1
   1b824:	orreq	sl, sl, r0, lsl r3
   1b828:	beq	1b810 <usage@@Base+0x7898>
   1b82c:	cmp	r3, #76	; 0x4c
   1b830:	orreq	sl, sl, #4
   1b834:	beq	1b810 <usage@@Base+0x7898>
   1b838:	cmp	r3, #108	; 0x6c
   1b83c:	addeq	sl, sl, #8
   1b840:	beq	1b810 <usage@@Base+0x7898>
   1b844:	cmp	r3, #106	; 0x6a
   1b848:	addeq	sl, sl, #16
   1b84c:	beq	1b810 <usage@@Base+0x7898>
   1b850:	and	r1, r3, #223	; 0xdf
   1b854:	cmp	r1, #90	; 0x5a
   1b858:	beq	1b810 <usage@@Base+0x7898>
   1b85c:	cmp	r3, #116	; 0x74
   1b860:	beq	1b810 <usage@@Base+0x7898>
   1b864:	sub	r2, r3, #37	; 0x25
   1b868:	add	r9, r9, #1
   1b86c:	mov	fp, r3
   1b870:	cmp	r2, #83	; 0x53
   1b874:	addls	pc, pc, r2, lsl #2
   1b878:	b	1bf9c <usage@@Base+0x8024>
   1b87c:	b	1ba2c <usage@@Base+0x7ab4>
   1b880:	b	1bf9c <usage@@Base+0x8024>
   1b884:	b	1bf9c <usage@@Base+0x8024>
   1b888:	b	1bf9c <usage@@Base+0x8024>
   1b88c:	b	1bf9c <usage@@Base+0x8024>
   1b890:	b	1bf9c <usage@@Base+0x8024>
   1b894:	b	1bf9c <usage@@Base+0x8024>
   1b898:	b	1bf9c <usage@@Base+0x8024>
   1b89c:	b	1bf9c <usage@@Base+0x8024>
   1b8a0:	b	1bf9c <usage@@Base+0x8024>
   1b8a4:	b	1bf9c <usage@@Base+0x8024>
   1b8a8:	b	1bf9c <usage@@Base+0x8024>
   1b8ac:	b	1bf9c <usage@@Base+0x8024>
   1b8b0:	b	1bf9c <usage@@Base+0x8024>
   1b8b4:	b	1bf9c <usage@@Base+0x8024>
   1b8b8:	b	1bf9c <usage@@Base+0x8024>
   1b8bc:	b	1bf9c <usage@@Base+0x8024>
   1b8c0:	b	1bf9c <usage@@Base+0x8024>
   1b8c4:	b	1bf9c <usage@@Base+0x8024>
   1b8c8:	b	1bf9c <usage@@Base+0x8024>
   1b8cc:	b	1bf9c <usage@@Base+0x8024>
   1b8d0:	b	1bf9c <usage@@Base+0x8024>
   1b8d4:	b	1bf9c <usage@@Base+0x8024>
   1b8d8:	b	1bf9c <usage@@Base+0x8024>
   1b8dc:	b	1bf9c <usage@@Base+0x8024>
   1b8e0:	b	1bf9c <usage@@Base+0x8024>
   1b8e4:	b	1bf9c <usage@@Base+0x8024>
   1b8e8:	b	1bf9c <usage@@Base+0x8024>
   1b8ec:	b	1bd78 <usage@@Base+0x7e00>
   1b8f0:	b	1bf9c <usage@@Base+0x8024>
   1b8f4:	b	1bd9c <usage@@Base+0x7e24>
   1b8f8:	b	1bf9c <usage@@Base+0x8024>
   1b8fc:	b	1bd78 <usage@@Base+0x7e00>
   1b900:	b	1bd78 <usage@@Base+0x7e00>
   1b904:	b	1bd78 <usage@@Base+0x7e00>
   1b908:	b	1bf9c <usage@@Base+0x8024>
   1b90c:	b	1bf9c <usage@@Base+0x8024>
   1b910:	b	1bf9c <usage@@Base+0x8024>
   1b914:	b	1bf9c <usage@@Base+0x8024>
   1b918:	b	1bf9c <usage@@Base+0x8024>
   1b91c:	b	1bf9c <usage@@Base+0x8024>
   1b920:	b	1bf9c <usage@@Base+0x8024>
   1b924:	b	1bf9c <usage@@Base+0x8024>
   1b928:	b	1bf9c <usage@@Base+0x8024>
   1b92c:	b	1bf9c <usage@@Base+0x8024>
   1b930:	b	1bf9c <usage@@Base+0x8024>
   1b934:	b	1bda8 <usage@@Base+0x7e30>
   1b938:	b	1bf9c <usage@@Base+0x8024>
   1b93c:	b	1bf9c <usage@@Base+0x8024>
   1b940:	b	1bf9c <usage@@Base+0x8024>
   1b944:	b	1bf9c <usage@@Base+0x8024>
   1b948:	b	1bdb4 <usage@@Base+0x7e3c>
   1b94c:	b	1bf9c <usage@@Base+0x8024>
   1b950:	b	1bf9c <usage@@Base+0x8024>
   1b954:	b	1bf9c <usage@@Base+0x8024>
   1b958:	b	1bf9c <usage@@Base+0x8024>
   1b95c:	b	1bf9c <usage@@Base+0x8024>
   1b960:	b	1bf9c <usage@@Base+0x8024>
   1b964:	b	1bf9c <usage@@Base+0x8024>
   1b968:	b	1bf9c <usage@@Base+0x8024>
   1b96c:	b	1bd78 <usage@@Base+0x7e00>
   1b970:	b	1bf9c <usage@@Base+0x8024>
   1b974:	b	1be3c <usage@@Base+0x7ec4>
   1b978:	b	1bdf8 <usage@@Base+0x7e80>
   1b97c:	b	1bd78 <usage@@Base+0x7e00>
   1b980:	b	1bd78 <usage@@Base+0x7e00>
   1b984:	b	1bd78 <usage@@Base+0x7e00>
   1b988:	b	1bf9c <usage@@Base+0x8024>
   1b98c:	b	1bdf8 <usage@@Base+0x7e80>
   1b990:	b	1bf9c <usage@@Base+0x8024>
   1b994:	b	1bf9c <usage@@Base+0x8024>
   1b998:	b	1bf9c <usage@@Base+0x8024>
   1b99c:	b	1bf9c <usage@@Base+0x8024>
   1b9a0:	b	1be4c <usage@@Base+0x7ed4>
   1b9a4:	b	1bdb4 <usage@@Base+0x7e3c>
   1b9a8:	b	1b9cc <usage@@Base+0x7a54>
   1b9ac:	b	1bf9c <usage@@Base+0x8024>
   1b9b0:	b	1bf9c <usage@@Base+0x8024>
   1b9b4:	b	1bd68 <usage@@Base+0x7df0>
   1b9b8:	b	1bf9c <usage@@Base+0x8024>
   1b9bc:	b	1bdb4 <usage@@Base+0x7e3c>
   1b9c0:	b	1bf9c <usage@@Base+0x8024>
   1b9c4:	b	1bf9c <usage@@Base+0x8024>
   1b9c8:	b	1bdb4 <usage@@Base+0x7e3c>
   1b9cc:	mov	sl, #17
   1b9d0:	cmn	r8, #1
   1b9d4:	strne	r8, [r4, #40]	; 0x28
   1b9d8:	beq	1c0f8 <usage@@Base+0x8180>
   1b9dc:	ldr	r3, [sp, #20]
   1b9e0:	cmp	r3, r8
   1b9e4:	bls	1c024 <usage@@Base+0x80ac>
   1b9e8:	ldr	r0, [r5, #4]
   1b9ec:	ldr	r3, [r5]
   1b9f0:	cmp	r3, r8
   1b9f4:	bhi	1ba14 <usage@@Base+0x7a9c>
   1b9f8:	add	r2, r3, #1
   1b9fc:	str	r2, [r5]
   1ba00:	str	r6, [r0, r3, lsl #4]
   1ba04:	ldr	r3, [r5]
   1ba08:	ldr	r0, [r5, #4]
   1ba0c:	cmp	r3, r8
   1ba10:	bls	1b9f8 <usage@@Base+0x7a80>
   1ba14:	ldr	r3, [r0, r8, lsl #4]
   1ba18:	cmp	r3, #0
   1ba1c:	streq	sl, [r0, r8, lsl #4]
   1ba20:	beq	1ba2c <usage@@Base+0x7ab4>
   1ba24:	cmp	sl, r3
   1ba28:	bne	1bfa0 <usage@@Base+0x8028>
   1ba2c:	strb	fp, [r4, #36]	; 0x24
   1ba30:	str	r9, [r4, #4]
   1ba34:	ldr	r1, [r7]
   1ba38:	ldr	r3, [sp, #28]
   1ba3c:	add	r1, r1, #1
   1ba40:	str	r1, [r7]
   1ba44:	cmp	r3, r1
   1ba48:	bhi	1bb30 <usage@@Base+0x7bb8>
   1ba4c:	ldr	r3, [sp, #28]
   1ba50:	cmp	r3, #0
   1ba54:	blt	1bc1c <usage@@Base+0x7ca4>
   1ba58:	ldr	r3, [sp, #28]
   1ba5c:	ldr	r0, [sp, #32]
   1ba60:	lsl	r3, r3, #1
   1ba64:	str	r3, [sp, #28]
   1ba68:	cmp	r3, r0
   1ba6c:	bhi	1bc1c <usage@@Base+0x7ca4>
   1ba70:	mov	r2, #44	; 0x2c
   1ba74:	ldr	r0, [r7, #4]
   1ba78:	mul	r1, r2, r3
   1ba7c:	ldr	r3, [sp, #16]
   1ba80:	cmp	r3, r0
   1ba84:	beq	1c118 <usage@@Base+0x81a0>
   1ba88:	str	ip, [sp, #4]
   1ba8c:	bl	114d4 <realloc@plt>
   1ba90:	ldr	ip, [sp, #4]
   1ba94:	mov	r4, r0
   1ba98:	cmp	r4, #0
   1ba9c:	beq	1bc1c <usage@@Base+0x7ca4>
   1baa0:	ldr	r3, [r7, #4]
   1baa4:	ldr	r0, [sp, #16]
   1baa8:	cmp	r0, r3
   1baac:	beq	1c1d4 <usage@@Base+0x825c>
   1bab0:	ldr	r1, [r7]
   1bab4:	mov	r3, r4
   1bab8:	str	r4, [r7, #4]
   1babc:	b	1b6a8 <usage@@Base+0x7730>
   1bac0:	mov	r0, r9
   1bac4:	ldrb	r1, [r0, #1]!
   1bac8:	sub	r8, r1, #48	; 0x30
   1bacc:	cmp	r8, #9
   1bad0:	bls	1bac4 <usage@@Base+0x7b4c>
   1bad4:	cmp	r1, #36	; 0x24
   1bad8:	bne	1b730 <usage@@Base+0x77b8>
   1badc:	mov	r8, #0
   1bae0:	b	1bae8 <usage@@Base+0x7b70>
   1bae4:	mov	r9, r2
   1bae8:	add	r3, r8, r8, lsl #2
   1baec:	cmp	r8, ip
   1baf0:	mvn	r8, #0
   1baf4:	add	r2, r9, #1
   1baf8:	lslls	r8, r3, #1
   1bafc:	adds	r8, r8, sl
   1bb00:	ldrb	sl, [r9, #1]
   1bb04:	sub	sl, sl, #48	; 0x30
   1bb08:	mvncs	r8, #0
   1bb0c:	uxtb	r3, sl
   1bb10:	cmp	r3, #9
   1bb14:	bls	1bae4 <usage@@Base+0x7b6c>
   1bb18:	sub	r8, r8, #1
   1bb1c:	cmn	r8, #3
   1bb20:	bhi	1bf9c <usage@@Base+0x8024>
   1bb24:	add	r2, r2, #1
   1bb28:	ldrb	r3, [r9, #2]
   1bb2c:	b	1b778 <usage@@Base+0x7800>
   1bb30:	ldr	r3, [r7, #4]
   1bb34:	b	1b6a8 <usage@@Base+0x7730>
   1bb38:	str	r2, [r4, #12]
   1bb3c:	ldrb	r3, [r2]
   1bb40:	sub	r3, r3, #48	; 0x30
   1bb44:	cmp	r3, #9
   1bb48:	bhi	1c1cc <usage@@Base+0x8254>
   1bb4c:	add	r3, r2, #1
   1bb50:	mov	r9, r3
   1bb54:	add	r3, r3, #1
   1bb58:	ldrb	r1, [r9]
   1bb5c:	sub	r1, r1, #48	; 0x30
   1bb60:	cmp	r1, #9
   1bb64:	bls	1bb50 <usage@@Base+0x7bd8>
   1bb68:	rsb	r2, r2, r9
   1bb6c:	ldr	r3, [sp, #24]
   1bb70:	str	r9, [r4, #16]
   1bb74:	cmp	r3, r2
   1bb78:	movcc	r3, r2
   1bb7c:	str	r3, [sp, #24]
   1bb80:	ldrb	r3, [r9]
   1bb84:	cmp	r3, #46	; 0x2e
   1bb88:	bne	1b804 <usage@@Base+0x788c>
   1bb8c:	ldrb	r3, [r9, #1]
   1bb90:	str	r9, [r4, #24]
   1bb94:	cmp	r3, #42	; 0x2a
   1bb98:	beq	1be84 <usage@@Base+0x7f0c>
   1bb9c:	ldrb	r3, [r9, #1]
   1bba0:	add	r2, r9, #1
   1bba4:	sub	r3, r3, #48	; 0x30
   1bba8:	cmp	r3, #9
   1bbac:	bhi	1bbcc <usage@@Base+0x7c54>
   1bbb0:	add	r3, r9, #2
   1bbb4:	mov	r2, r3
   1bbb8:	add	r3, r3, #1
   1bbbc:	ldrb	r1, [r2]
   1bbc0:	sub	r1, r1, #48	; 0x30
   1bbc4:	cmp	r1, #9
   1bbc8:	bls	1bbb4 <usage@@Base+0x7c3c>
   1bbcc:	ldr	r0, [sp, #8]
   1bbd0:	rsb	r9, r9, r2
   1bbd4:	str	r2, [r4, #28]
   1bbd8:	cmp	r0, r9
   1bbdc:	movcc	r0, r9
   1bbe0:	ldrb	r3, [r2]
   1bbe4:	str	r0, [sp, #8]
   1bbe8:	mov	r9, r2
   1bbec:	b	1b804 <usage@@Base+0x788c>
   1bbf0:	ldr	r3, [sp, #20]
   1bbf4:	cmp	r3, #0
   1bbf8:	lslge	r3, r3, #1
   1bbfc:	mvnlt	r3, #0
   1bc00:	str	r3, [sp, #20]
   1bc04:	ldr	r3, [sp, #20]
   1bc08:	cmp	r3, sl
   1bc0c:	bhi	1c0a8 <usage@@Base+0x8130>
   1bc10:	adds	r3, sl, #1
   1bc14:	str	r3, [sp, #20]
   1bc18:	bcc	1c0a8 <usage@@Base+0x8130>
   1bc1c:	ldr	r2, [r5, #4]
   1bc20:	ldr	r3, [sp, #12]
   1bc24:	cmp	r3, r2
   1bc28:	beq	1bc34 <usage@@Base+0x7cbc>
   1bc2c:	mov	r0, r2
   1bc30:	bl	11450 <free@plt>
   1bc34:	ldr	r0, [r7, #4]
   1bc38:	ldr	r3, [sp, #16]
   1bc3c:	cmp	r3, r0
   1bc40:	beq	1bc48 <usage@@Base+0x7cd0>
   1bc44:	bl	11450 <free@plt>
   1bc48:	bl	1166c <__errno_location@plt>
   1bc4c:	mov	r3, #12
   1bc50:	mvn	r2, #0
   1bc54:	str	r3, [r0]
   1bc58:	b	1b6dc <usage@@Base+0x7764>
   1bc5c:	ldr	r3, [sp, #24]
   1bc60:	add	r9, r2, #1
   1bc64:	str	r2, [r4, #12]
   1bc68:	str	r9, [r4, #16]
   1bc6c:	cmp	r3, #0
   1bc70:	ldrb	sl, [r2, #1]
   1bc74:	moveq	r3, #1
   1bc78:	str	r3, [sp, #24]
   1bc7c:	sub	sl, sl, #48	; 0x30
   1bc80:	uxtb	r3, sl
   1bc84:	cmp	r3, #9
   1bc88:	bls	1bcfc <usage@@Base+0x7d84>
   1bc8c:	ldr	r3, [sp, #36]	; 0x24
   1bc90:	cmn	r3, #1
   1bc94:	str	r3, [r4, #20]
   1bc98:	add	r3, r3, #1
   1bc9c:	beq	1bf9c <usage@@Base+0x8024>
   1bca0:	ldr	sl, [sp, #36]	; 0x24
   1bca4:	str	r3, [sp, #36]	; 0x24
   1bca8:	ldr	r3, [sp, #20]
   1bcac:	cmp	r3, sl
   1bcb0:	bls	1bbf0 <usage@@Base+0x7c78>
   1bcb4:	ldr	r0, [r5, #4]
   1bcb8:	ldr	r3, [r5]
   1bcbc:	cmp	r3, sl
   1bcc0:	bhi	1bce0 <usage@@Base+0x7d68>
   1bcc4:	add	r2, r3, #1
   1bcc8:	str	r2, [r5]
   1bccc:	str	r6, [r0, r3, lsl #4]
   1bcd0:	ldr	r3, [r5]
   1bcd4:	ldr	r0, [r5, #4]
   1bcd8:	cmp	r3, sl
   1bcdc:	bls	1bcc4 <usage@@Base+0x7d4c>
   1bce0:	ldr	r3, [r0, sl, lsl #4]
   1bce4:	cmp	r3, #0
   1bce8:	bne	1c09c <usage@@Base+0x8124>
   1bcec:	mov	r1, #5
   1bcf0:	str	r1, [r0, sl, lsl #4]
   1bcf4:	ldrb	r3, [r9]
   1bcf8:	b	1b7fc <usage@@Base+0x7884>
   1bcfc:	mov	r1, r9
   1bd00:	ldrb	r3, [r1, #1]!
   1bd04:	sub	r0, r3, #48	; 0x30
   1bd08:	cmp	r0, #9
   1bd0c:	bls	1bd00 <usage@@Base+0x7d88>
   1bd10:	cmp	r3, #36	; 0x24
   1bd14:	bne	1bc8c <usage@@Base+0x7d14>
   1bd18:	add	r2, r2, #2
   1bd1c:	mov	r3, #0
   1bd20:	add	r1, r3, r3, lsl #2
   1bd24:	cmp	r3, ip
   1bd28:	mvn	r3, #0
   1bd2c:	lslls	r3, r1, #1
   1bd30:	adds	r3, r3, sl
   1bd34:	ldrb	sl, [r2], #1
   1bd38:	sub	sl, sl, #48	; 0x30
   1bd3c:	mvncs	r3, #0
   1bd40:	uxtb	r1, sl
   1bd44:	cmp	r1, #9
   1bd48:	bls	1bd20 <usage@@Base+0x7da8>
   1bd4c:	sub	r3, r3, #1
   1bd50:	cmn	r3, #3
   1bd54:	bhi	1bf9c <usage@@Base+0x8024>
   1bd58:	str	r3, [r4, #20]
   1bd5c:	mov	r9, r2
   1bd60:	mov	sl, r3
   1bd64:	b	1bca8 <usage@@Base+0x7d30>
   1bd68:	cmp	sl, #7
   1bd6c:	movle	sl, #15
   1bd70:	movgt	sl, #16
   1bd74:	b	1b9d0 <usage@@Base+0x7a58>
   1bd78:	cmp	sl, #15
   1bd7c:	movgt	fp, r3
   1bd80:	movgt	sl, #12
   1bd84:	bgt	1b9d0 <usage@@Base+0x7a58>
   1bd88:	tst	sl, #4
   1bd8c:	mov	fp, r3
   1bd90:	moveq	sl, #11
   1bd94:	movne	sl, #12
   1bd98:	b	1b9d0 <usage@@Base+0x7a58>
   1bd9c:	mov	sl, #14
   1bda0:	mov	fp, #99	; 0x63
   1bda4:	b	1b9d0 <usage@@Base+0x7a58>
   1bda8:	mov	sl, #16
   1bdac:	mov	fp, #115	; 0x73
   1bdb0:	b	1b9d0 <usage@@Base+0x7a58>
   1bdb4:	cmp	sl, #15
   1bdb8:	bgt	1bfd8 <usage@@Base+0x8060>
   1bdbc:	tst	sl, #4
   1bdc0:	bne	1bfd8 <usage@@Base+0x8060>
   1bdc4:	cmp	sl, #7
   1bdc8:	movgt	fp, r3
   1bdcc:	movgt	sl, #8
   1bdd0:	bgt	1b9d0 <usage@@Base+0x7a58>
   1bdd4:	tst	sl, #2
   1bdd8:	movne	fp, r3
   1bddc:	movne	sl, #2
   1bde0:	bne	1b9d0 <usage@@Base+0x7a58>
   1bde4:	tst	sl, #1
   1bde8:	mov	fp, r3
   1bdec:	moveq	sl, #6
   1bdf0:	movne	sl, #4
   1bdf4:	b	1b9d0 <usage@@Base+0x7a58>
   1bdf8:	cmp	sl, #15
   1bdfc:	bgt	1bfe4 <usage@@Base+0x806c>
   1be00:	tst	sl, #4
   1be04:	bne	1bfe4 <usage@@Base+0x806c>
   1be08:	cmp	sl, #7
   1be0c:	movgt	fp, r3
   1be10:	movgt	sl, #7
   1be14:	bgt	1b9d0 <usage@@Base+0x7a58>
   1be18:	tst	sl, #2
   1be1c:	movne	fp, r3
   1be20:	movne	sl, #1
   1be24:	bne	1b9d0 <usage@@Base+0x7a58>
   1be28:	tst	sl, #1
   1be2c:	mov	fp, r3
   1be30:	moveq	sl, #5
   1be34:	movne	sl, #3
   1be38:	b	1b9d0 <usage@@Base+0x7a58>
   1be3c:	cmp	sl, #7
   1be40:	movle	sl, #13
   1be44:	movgt	sl, #14
   1be48:	b	1b9d0 <usage@@Base+0x7a58>
   1be4c:	cmp	sl, #15
   1be50:	bgt	1bff0 <usage@@Base+0x8078>
   1be54:	tst	sl, #4
   1be58:	bne	1bff0 <usage@@Base+0x8078>
   1be5c:	cmp	sl, #7
   1be60:	movgt	sl, #21
   1be64:	bgt	1b9d0 <usage@@Base+0x7a58>
   1be68:	tst	sl, #2
   1be6c:	movne	sl, #18
   1be70:	bne	1b9d0 <usage@@Base+0x7a58>
   1be74:	tst	sl, #1
   1be78:	moveq	sl, #20
   1be7c:	movne	sl, #19
   1be80:	b	1b9d0 <usage@@Base+0x7a58>
   1be84:	ldr	r3, [sp, #8]
   1be88:	add	sl, r9, #2
   1be8c:	str	sl, [r4, #28]
   1be90:	ldrb	r0, [r9, #2]
   1be94:	cmp	r3, #1
   1be98:	sub	r0, r0, #48	; 0x30
   1be9c:	movls	r3, #2
   1bea0:	str	r3, [sp, #8]
   1bea4:	uxtb	r3, r0
   1bea8:	cmp	r3, #9
   1beac:	bhi	1bff8 <usage@@Base+0x8080>
   1beb0:	mov	r2, sl
   1beb4:	ldrb	r3, [r2, #1]!
   1beb8:	sub	r1, r3, #48	; 0x30
   1bebc:	cmp	r1, #9
   1bec0:	bls	1beb4 <usage@@Base+0x7f3c>
   1bec4:	cmp	r3, #36	; 0x24
   1bec8:	bne	1bff8 <usage@@Base+0x8080>
   1becc:	add	r9, r9, #3
   1bed0:	mov	r3, #0
   1bed4:	add	r2, r3, r3, lsl #2
   1bed8:	cmp	r3, ip
   1bedc:	mvn	r3, #0
   1bee0:	lslls	r3, r2, #1
   1bee4:	adds	r3, r3, r0
   1bee8:	ldrb	r0, [r9], #1
   1beec:	sub	r0, r0, #48	; 0x30
   1bef0:	mvncs	r3, #0
   1bef4:	uxtb	r2, r0
   1bef8:	cmp	r2, #9
   1befc:	bls	1bed4 <usage@@Base+0x7f5c>
   1bf00:	sub	r3, r3, #1
   1bf04:	cmn	r3, #3
   1bf08:	bhi	1bf9c <usage@@Base+0x8024>
   1bf0c:	mov	sl, r9
   1bf10:	mov	r9, r3
   1bf14:	str	r3, [r4, #32]
   1bf18:	ldr	r3, [sp, #20]
   1bf1c:	cmp	r3, r9
   1bf20:	bhi	1c130 <usage@@Base+0x81b8>
   1bf24:	ldr	r3, [sp, #20]
   1bf28:	cmp	r3, #0
   1bf2c:	blt	1bc1c <usage@@Base+0x7ca4>
   1bf30:	lsl	r3, r3, #1
   1bf34:	str	r3, [sp, #20]
   1bf38:	cmp	r3, r9
   1bf3c:	bhi	1bf4c <usage@@Base+0x7fd4>
   1bf40:	adds	r3, r9, #1
   1bf44:	str	r3, [sp, #20]
   1bf48:	bcs	1bc1c <usage@@Base+0x7ca4>
   1bf4c:	ldr	r3, [sp, #20]
   1bf50:	cmn	r3, #-268435455	; 0xf0000001
   1bf54:	bhi	1bc1c <usage@@Base+0x7ca4>
   1bf58:	ldr	r0, [r5, #4]
   1bf5c:	lsl	r1, r3, #4
   1bf60:	ldr	r3, [sp, #12]
   1bf64:	cmp	r3, r0
   1bf68:	beq	1c234 <usage@@Base+0x82bc>
   1bf6c:	str	ip, [sp, #4]
   1bf70:	bl	114d4 <realloc@plt>
   1bf74:	ldr	r2, [r5, #4]
   1bf78:	ldr	ip, [sp, #4]
   1bf7c:	subs	r3, r0, #0
   1bf80:	beq	1bc20 <usage@@Base+0x7ca8>
   1bf84:	ldr	r0, [sp, #12]
   1bf88:	cmp	r0, r2
   1bf8c:	beq	1c24c <usage@@Base+0x82d4>
   1bf90:	mov	r0, r3
   1bf94:	str	r3, [r5, #4]
   1bf98:	b	1c134 <usage@@Base+0x81bc>
   1bf9c:	ldr	r0, [r5, #4]
   1bfa0:	ldr	r3, [sp, #12]
   1bfa4:	cmp	r3, r0
   1bfa8:	beq	1bfb0 <usage@@Base+0x8038>
   1bfac:	bl	11450 <free@plt>
   1bfb0:	ldr	r0, [r7, #4]
   1bfb4:	ldr	r3, [sp, #16]
   1bfb8:	cmp	r3, r0
   1bfbc:	beq	1bfc4 <usage@@Base+0x804c>
   1bfc0:	bl	11450 <free@plt>
   1bfc4:	bl	1166c <__errno_location@plt>
   1bfc8:	mov	r3, #22
   1bfcc:	mvn	r2, #0
   1bfd0:	str	r3, [r0]
   1bfd4:	b	1b6dc <usage@@Base+0x7764>
   1bfd8:	mov	fp, r3
   1bfdc:	mov	sl, #10
   1bfe0:	b	1b9d0 <usage@@Base+0x7a58>
   1bfe4:	mov	fp, r3
   1bfe8:	mov	sl, #9
   1bfec:	b	1b9d0 <usage@@Base+0x7a58>
   1bff0:	mov	sl, #22
   1bff4:	b	1b9d0 <usage@@Base+0x7a58>
   1bff8:	ldr	r9, [r4, #32]
   1bffc:	cmn	r9, #1
   1c000:	bne	1bf18 <usage@@Base+0x7fa0>
   1c004:	ldr	r3, [sp, #36]	; 0x24
   1c008:	cmn	r3, #1
   1c00c:	str	r3, [r4, #32]
   1c010:	add	r3, r3, #1
   1c014:	beq	1bf9c <usage@@Base+0x8024>
   1c018:	ldr	r9, [sp, #36]	; 0x24
   1c01c:	str	r3, [sp, #36]	; 0x24
   1c020:	b	1bf18 <usage@@Base+0x7fa0>
   1c024:	ldr	r3, [sp, #20]
   1c028:	cmp	r3, #0
   1c02c:	blt	1bc1c <usage@@Base+0x7ca4>
   1c030:	lsl	r3, r3, #1
   1c034:	str	r3, [sp, #20]
   1c038:	cmp	r3, r8
   1c03c:	bhi	1c04c <usage@@Base+0x80d4>
   1c040:	adds	r3, r8, #1
   1c044:	str	r3, [sp, #20]
   1c048:	bcs	1bc1c <usage@@Base+0x7ca4>
   1c04c:	ldr	r3, [sp, #20]
   1c050:	cmn	r3, #-268435455	; 0xf0000001
   1c054:	bhi	1bc1c <usage@@Base+0x7ca4>
   1c058:	ldr	r0, [r5, #4]
   1c05c:	lsl	r1, r3, #4
   1c060:	ldr	r3, [sp, #12]
   1c064:	cmp	r3, r0
   1c068:	beq	1c190 <usage@@Base+0x8218>
   1c06c:	str	ip, [sp, #4]
   1c070:	bl	114d4 <realloc@plt>
   1c074:	ldr	r2, [r5, #4]
   1c078:	ldr	ip, [sp, #4]
   1c07c:	subs	r3, r0, #0
   1c080:	beq	1bc20 <usage@@Base+0x7ca8>
   1c084:	ldr	r0, [sp, #12]
   1c088:	cmp	r0, r2
   1c08c:	beq	1c1a8 <usage@@Base+0x8230>
   1c090:	mov	r0, r3
   1c094:	str	r3, [r5, #4]
   1c098:	b	1b9ec <usage@@Base+0x7a74>
   1c09c:	cmp	r3, #5
   1c0a0:	beq	1bb80 <usage@@Base+0x7c08>
   1c0a4:	b	1bfa0 <usage@@Base+0x8028>
   1c0a8:	ldr	r3, [sp, #20]
   1c0ac:	cmn	r3, #-268435455	; 0xf0000001
   1c0b0:	bhi	1bc1c <usage@@Base+0x7ca4>
   1c0b4:	ldr	r0, [r5, #4]
   1c0b8:	lsl	r1, r3, #4
   1c0bc:	ldr	r3, [sp, #12]
   1c0c0:	cmp	r3, r0
   1c0c4:	beq	1c1f8 <usage@@Base+0x8280>
   1c0c8:	str	ip, [sp, #4]
   1c0cc:	bl	114d4 <realloc@plt>
   1c0d0:	ldr	r2, [r5, #4]
   1c0d4:	ldr	ip, [sp, #4]
   1c0d8:	subs	r3, r0, #0
   1c0dc:	beq	1bc20 <usage@@Base+0x7ca8>
   1c0e0:	ldr	r0, [sp, #12]
   1c0e4:	cmp	r0, r2
   1c0e8:	beq	1c210 <usage@@Base+0x8298>
   1c0ec:	mov	r0, r3
   1c0f0:	str	r3, [r5, #4]
   1c0f4:	b	1bcb8 <usage@@Base+0x7d40>
   1c0f8:	ldr	r3, [sp, #36]	; 0x24
   1c0fc:	cmn	r3, #1
   1c100:	str	r3, [r4, #40]	; 0x28
   1c104:	add	r3, r3, #1
   1c108:	beq	1bf9c <usage@@Base+0x8024>
   1c10c:	ldr	r8, [sp, #36]	; 0x24
   1c110:	str	r3, [sp, #36]	; 0x24
   1c114:	b	1b9dc <usage@@Base+0x7a64>
   1c118:	mov	r0, r1
   1c11c:	str	ip, [sp, #4]
   1c120:	bl	115ac <malloc@plt>
   1c124:	ldr	ip, [sp, #4]
   1c128:	mov	r4, r0
   1c12c:	b	1ba98 <usage@@Base+0x7b20>
   1c130:	ldr	r0, [r5, #4]
   1c134:	ldr	r3, [r5]
   1c138:	cmp	r3, r9
   1c13c:	bhi	1c15c <usage@@Base+0x81e4>
   1c140:	add	r2, r3, #1
   1c144:	str	r2, [r5]
   1c148:	str	r6, [r0, r3, lsl #4]
   1c14c:	ldr	r3, [r5]
   1c150:	ldr	r0, [r5, #4]
   1c154:	cmp	r3, r9
   1c158:	bls	1c140 <usage@@Base+0x81c8>
   1c15c:	ldr	r3, [r0, r9, lsl #4]
   1c160:	cmp	r3, #0
   1c164:	bne	1c17c <usage@@Base+0x8204>
   1c168:	mov	r1, #5
   1c16c:	str	r1, [r0, r9, lsl #4]
   1c170:	mov	r9, sl
   1c174:	ldrb	r3, [sl]
   1c178:	b	1b804 <usage@@Base+0x788c>
   1c17c:	cmp	r3, #5
   1c180:	bne	1bfa0 <usage@@Base+0x8028>
   1c184:	ldrb	r3, [sl]
   1c188:	mov	r9, sl
   1c18c:	b	1b804 <usage@@Base+0x788c>
   1c190:	mov	r0, r1
   1c194:	str	ip, [sp, #4]
   1c198:	bl	115ac <malloc@plt>
   1c19c:	ldr	ip, [sp, #4]
   1c1a0:	subs	r3, r0, #0
   1c1a4:	beq	1c270 <usage@@Base+0x82f8>
   1c1a8:	ldr	r2, [r5]
   1c1ac:	mov	r0, r3
   1c1b0:	ldr	r1, [sp, #12]
   1c1b4:	str	ip, [sp, #4]
   1c1b8:	lsl	r2, r2, #4
   1c1bc:	bl	11474 <memcpy@plt>
   1c1c0:	ldr	ip, [sp, #4]
   1c1c4:	mov	r3, r0
   1c1c8:	b	1c090 <usage@@Base+0x8118>
   1c1cc:	mov	r2, #0
   1c1d0:	b	1bb6c <usage@@Base+0x7bf4>
   1c1d4:	ldr	r2, [r7]
   1c1d8:	mov	r3, #44	; 0x2c
   1c1dc:	mov	r0, r4
   1c1e0:	ldr	r1, [sp, #16]
   1c1e4:	str	ip, [sp, #4]
   1c1e8:	mul	r2, r3, r2
   1c1ec:	bl	11474 <memcpy@plt>
   1c1f0:	ldr	ip, [sp, #4]
   1c1f4:	b	1bab0 <usage@@Base+0x7b38>
   1c1f8:	mov	r0, r1
   1c1fc:	str	ip, [sp, #4]
   1c200:	bl	115ac <malloc@plt>
   1c204:	ldr	ip, [sp, #4]
   1c208:	subs	r3, r0, #0
   1c20c:	beq	1c270 <usage@@Base+0x82f8>
   1c210:	ldr	r2, [r5]
   1c214:	mov	r0, r3
   1c218:	ldr	r1, [sp, #12]
   1c21c:	str	ip, [sp, #4]
   1c220:	lsl	r2, r2, #4
   1c224:	bl	11474 <memcpy@plt>
   1c228:	ldr	ip, [sp, #4]
   1c22c:	mov	r3, r0
   1c230:	b	1c0ec <usage@@Base+0x8174>
   1c234:	mov	r0, r1
   1c238:	str	ip, [sp, #4]
   1c23c:	bl	115ac <malloc@plt>
   1c240:	ldr	ip, [sp, #4]
   1c244:	subs	r3, r0, #0
   1c248:	beq	1c270 <usage@@Base+0x82f8>
   1c24c:	ldr	r2, [r5]
   1c250:	mov	r0, r3
   1c254:	ldr	r1, [sp, #12]
   1c258:	str	ip, [sp, #4]
   1c25c:	lsl	r2, r2, #4
   1c260:	bl	11474 <memcpy@plt>
   1c264:	ldr	ip, [sp, #4]
   1c268:	mov	r3, r0
   1c26c:	b	1bf90 <usage@@Base+0x8018>
   1c270:	ldr	r2, [sp, #12]
   1c274:	b	1bc20 <usage@@Base+0x7ca8>
   1c278:	subs	r2, r1, #1
   1c27c:	bxeq	lr
   1c280:	bcc	1c458 <usage@@Base+0x84e0>
   1c284:	cmp	r0, r1
   1c288:	bls	1c43c <usage@@Base+0x84c4>
   1c28c:	tst	r1, r2
   1c290:	beq	1c448 <usage@@Base+0x84d0>
   1c294:	clz	r3, r0
   1c298:	clz	r2, r1
   1c29c:	sub	r3, r2, r3
   1c2a0:	rsbs	r3, r3, #31
   1c2a4:	addne	r3, r3, r3, lsl #1
   1c2a8:	mov	r2, #0
   1c2ac:	addne	pc, pc, r3, lsl #2
   1c2b0:	nop	{0}
   1c2b4:	cmp	r0, r1, lsl #31
   1c2b8:	adc	r2, r2, r2
   1c2bc:	subcs	r0, r0, r1, lsl #31
   1c2c0:	cmp	r0, r1, lsl #30
   1c2c4:	adc	r2, r2, r2
   1c2c8:	subcs	r0, r0, r1, lsl #30
   1c2cc:	cmp	r0, r1, lsl #29
   1c2d0:	adc	r2, r2, r2
   1c2d4:	subcs	r0, r0, r1, lsl #29
   1c2d8:	cmp	r0, r1, lsl #28
   1c2dc:	adc	r2, r2, r2
   1c2e0:	subcs	r0, r0, r1, lsl #28
   1c2e4:	cmp	r0, r1, lsl #27
   1c2e8:	adc	r2, r2, r2
   1c2ec:	subcs	r0, r0, r1, lsl #27
   1c2f0:	cmp	r0, r1, lsl #26
   1c2f4:	adc	r2, r2, r2
   1c2f8:	subcs	r0, r0, r1, lsl #26
   1c2fc:	cmp	r0, r1, lsl #25
   1c300:	adc	r2, r2, r2
   1c304:	subcs	r0, r0, r1, lsl #25
   1c308:	cmp	r0, r1, lsl #24
   1c30c:	adc	r2, r2, r2
   1c310:	subcs	r0, r0, r1, lsl #24
   1c314:	cmp	r0, r1, lsl #23
   1c318:	adc	r2, r2, r2
   1c31c:	subcs	r0, r0, r1, lsl #23
   1c320:	cmp	r0, r1, lsl #22
   1c324:	adc	r2, r2, r2
   1c328:	subcs	r0, r0, r1, lsl #22
   1c32c:	cmp	r0, r1, lsl #21
   1c330:	adc	r2, r2, r2
   1c334:	subcs	r0, r0, r1, lsl #21
   1c338:	cmp	r0, r1, lsl #20
   1c33c:	adc	r2, r2, r2
   1c340:	subcs	r0, r0, r1, lsl #20
   1c344:	cmp	r0, r1, lsl #19
   1c348:	adc	r2, r2, r2
   1c34c:	subcs	r0, r0, r1, lsl #19
   1c350:	cmp	r0, r1, lsl #18
   1c354:	adc	r2, r2, r2
   1c358:	subcs	r0, r0, r1, lsl #18
   1c35c:	cmp	r0, r1, lsl #17
   1c360:	adc	r2, r2, r2
   1c364:	subcs	r0, r0, r1, lsl #17
   1c368:	cmp	r0, r1, lsl #16
   1c36c:	adc	r2, r2, r2
   1c370:	subcs	r0, r0, r1, lsl #16
   1c374:	cmp	r0, r1, lsl #15
   1c378:	adc	r2, r2, r2
   1c37c:	subcs	r0, r0, r1, lsl #15
   1c380:	cmp	r0, r1, lsl #14
   1c384:	adc	r2, r2, r2
   1c388:	subcs	r0, r0, r1, lsl #14
   1c38c:	cmp	r0, r1, lsl #13
   1c390:	adc	r2, r2, r2
   1c394:	subcs	r0, r0, r1, lsl #13
   1c398:	cmp	r0, r1, lsl #12
   1c39c:	adc	r2, r2, r2
   1c3a0:	subcs	r0, r0, r1, lsl #12
   1c3a4:	cmp	r0, r1, lsl #11
   1c3a8:	adc	r2, r2, r2
   1c3ac:	subcs	r0, r0, r1, lsl #11
   1c3b0:	cmp	r0, r1, lsl #10
   1c3b4:	adc	r2, r2, r2
   1c3b8:	subcs	r0, r0, r1, lsl #10
   1c3bc:	cmp	r0, r1, lsl #9
   1c3c0:	adc	r2, r2, r2
   1c3c4:	subcs	r0, r0, r1, lsl #9
   1c3c8:	cmp	r0, r1, lsl #8
   1c3cc:	adc	r2, r2, r2
   1c3d0:	subcs	r0, r0, r1, lsl #8
   1c3d4:	cmp	r0, r1, lsl #7
   1c3d8:	adc	r2, r2, r2
   1c3dc:	subcs	r0, r0, r1, lsl #7
   1c3e0:	cmp	r0, r1, lsl #6
   1c3e4:	adc	r2, r2, r2
   1c3e8:	subcs	r0, r0, r1, lsl #6
   1c3ec:	cmp	r0, r1, lsl #5
   1c3f0:	adc	r2, r2, r2
   1c3f4:	subcs	r0, r0, r1, lsl #5
   1c3f8:	cmp	r0, r1, lsl #4
   1c3fc:	adc	r2, r2, r2
   1c400:	subcs	r0, r0, r1, lsl #4
   1c404:	cmp	r0, r1, lsl #3
   1c408:	adc	r2, r2, r2
   1c40c:	subcs	r0, r0, r1, lsl #3
   1c410:	cmp	r0, r1, lsl #2
   1c414:	adc	r2, r2, r2
   1c418:	subcs	r0, r0, r1, lsl #2
   1c41c:	cmp	r0, r1, lsl #1
   1c420:	adc	r2, r2, r2
   1c424:	subcs	r0, r0, r1, lsl #1
   1c428:	cmp	r0, r1
   1c42c:	adc	r2, r2, r2
   1c430:	subcs	r0, r0, r1
   1c434:	mov	r0, r2
   1c438:	bx	lr
   1c43c:	moveq	r0, #1
   1c440:	movne	r0, #0
   1c444:	bx	lr
   1c448:	clz	r2, r1
   1c44c:	rsb	r2, r2, #31
   1c450:	lsr	r0, r0, r2
   1c454:	bx	lr
   1c458:	cmp	r0, #0
   1c45c:	mvnne	r0, #0
   1c460:	b	1c8c0 <usage@@Base+0x8948>
   1c464:	cmp	r1, #0
   1c468:	beq	1c458 <usage@@Base+0x84e0>
   1c46c:	push	{r0, r1, lr}
   1c470:	bl	1c278 <usage@@Base+0x8300>
   1c474:	pop	{r1, r2, lr}
   1c478:	mul	r3, r2, r0
   1c47c:	sub	r1, r1, r3
   1c480:	bx	lr
   1c484:	eor	r1, r1, #-2147483648	; 0x80000000
   1c488:	b	1c490 <usage@@Base+0x8518>
   1c48c:	eor	r3, r3, #-2147483648	; 0x80000000
   1c490:	push	{r4, r5, lr}
   1c494:	lsl	r4, r1, #1
   1c498:	lsl	r5, r3, #1
   1c49c:	teq	r4, r5
   1c4a0:	teqeq	r0, r2
   1c4a4:	orrsne	ip, r4, r0
   1c4a8:	orrsne	ip, r5, r2
   1c4ac:	mvnsne	ip, r4, asr #21
   1c4b0:	mvnsne	ip, r5, asr #21
   1c4b4:	beq	1c6a0 <usage@@Base+0x8728>
   1c4b8:	lsr	r4, r4, #21
   1c4bc:	rsbs	r5, r4, r5, lsr #21
   1c4c0:	rsblt	r5, r5, #0
   1c4c4:	ble	1c4e4 <usage@@Base+0x856c>
   1c4c8:	add	r4, r4, r5
   1c4cc:	eor	r2, r0, r2
   1c4d0:	eor	r3, r1, r3
   1c4d4:	eor	r0, r2, r0
   1c4d8:	eor	r1, r3, r1
   1c4dc:	eor	r2, r0, r2
   1c4e0:	eor	r3, r1, r3
   1c4e4:	cmp	r5, #54	; 0x36
   1c4e8:	pophi	{r4, r5, pc}
   1c4ec:	tst	r1, #-2147483648	; 0x80000000
   1c4f0:	lsl	r1, r1, #12
   1c4f4:	mov	ip, #1048576	; 0x100000
   1c4f8:	orr	r1, ip, r1, lsr #12
   1c4fc:	beq	1c508 <usage@@Base+0x8590>
   1c500:	rsbs	r0, r0, #0
   1c504:	rsc	r1, r1, #0
   1c508:	tst	r3, #-2147483648	; 0x80000000
   1c50c:	lsl	r3, r3, #12
   1c510:	orr	r3, ip, r3, lsr #12
   1c514:	beq	1c520 <usage@@Base+0x85a8>
   1c518:	rsbs	r2, r2, #0
   1c51c:	rsc	r3, r3, #0
   1c520:	teq	r4, r5
   1c524:	beq	1c688 <usage@@Base+0x8710>
   1c528:	sub	r4, r4, #1
   1c52c:	rsbs	lr, r5, #32
   1c530:	blt	1c54c <usage@@Base+0x85d4>
   1c534:	lsl	ip, r2, lr
   1c538:	adds	r0, r0, r2, lsr r5
   1c53c:	adc	r1, r1, #0
   1c540:	adds	r0, r0, r3, lsl lr
   1c544:	adcs	r1, r1, r3, asr r5
   1c548:	b	1c568 <usage@@Base+0x85f0>
   1c54c:	sub	r5, r5, #32
   1c550:	add	lr, lr, #32
   1c554:	cmp	r2, #1
   1c558:	lsl	ip, r3, lr
   1c55c:	orrcs	ip, ip, #2
   1c560:	adds	r0, r0, r3, asr r5
   1c564:	adcs	r1, r1, r3, asr #31
   1c568:	and	r5, r1, #-2147483648	; 0x80000000
   1c56c:	bpl	1c57c <usage@@Base+0x8604>
   1c570:	rsbs	ip, ip, #0
   1c574:	rscs	r0, r0, #0
   1c578:	rsc	r1, r1, #0
   1c57c:	cmp	r1, #1048576	; 0x100000
   1c580:	bcc	1c5c0 <usage@@Base+0x8648>
   1c584:	cmp	r1, #2097152	; 0x200000
   1c588:	bcc	1c5a8 <usage@@Base+0x8630>
   1c58c:	lsrs	r1, r1, #1
   1c590:	rrxs	r0, r0
   1c594:	rrx	ip, ip
   1c598:	add	r4, r4, #1
   1c59c:	lsl	r2, r4, #21
   1c5a0:	cmn	r2, #4194304	; 0x400000
   1c5a4:	bcs	1c700 <usage@@Base+0x8788>
   1c5a8:	cmp	ip, #-2147483648	; 0x80000000
   1c5ac:	lsrseq	ip, r0, #1
   1c5b0:	adcs	r0, r0, #0
   1c5b4:	adc	r1, r1, r4, lsl #20
   1c5b8:	orr	r1, r1, r5
   1c5bc:	pop	{r4, r5, pc}
   1c5c0:	lsls	ip, ip, #1
   1c5c4:	adcs	r0, r0, r0
   1c5c8:	adc	r1, r1, r1
   1c5cc:	tst	r1, #1048576	; 0x100000
   1c5d0:	sub	r4, r4, #1
   1c5d4:	bne	1c5a8 <usage@@Base+0x8630>
   1c5d8:	teq	r1, #0
   1c5dc:	moveq	r1, r0
   1c5e0:	moveq	r0, #0
   1c5e4:	clz	r3, r1
   1c5e8:	addeq	r3, r3, #32
   1c5ec:	sub	r3, r3, #11
   1c5f0:	subs	r2, r3, #32
   1c5f4:	bge	1c618 <usage@@Base+0x86a0>
   1c5f8:	adds	r2, r2, #12
   1c5fc:	ble	1c614 <usage@@Base+0x869c>
   1c600:	add	ip, r2, #20
   1c604:	rsb	r2, r2, #12
   1c608:	lsl	r0, r1, ip
   1c60c:	lsr	r1, r1, r2
   1c610:	b	1c628 <usage@@Base+0x86b0>
   1c614:	add	r2, r2, #20
   1c618:	rsble	ip, r2, #32
   1c61c:	lsl	r1, r1, r2
   1c620:	orrle	r1, r1, r0, lsr ip
   1c624:	lslle	r0, r0, r2
   1c628:	subs	r4, r4, r3
   1c62c:	addge	r1, r1, r4, lsl #20
   1c630:	orrge	r1, r1, r5
   1c634:	popge	{r4, r5, pc}
   1c638:	mvn	r4, r4
   1c63c:	subs	r4, r4, #31
   1c640:	bge	1c67c <usage@@Base+0x8704>
   1c644:	adds	r4, r4, #12
   1c648:	bgt	1c664 <usage@@Base+0x86ec>
   1c64c:	add	r4, r4, #20
   1c650:	rsb	r2, r4, #32
   1c654:	lsr	r0, r0, r4
   1c658:	orr	r0, r0, r1, lsl r2
   1c65c:	orr	r1, r5, r1, lsr r4
   1c660:	pop	{r4, r5, pc}
   1c664:	rsb	r4, r4, #12
   1c668:	rsb	r2, r4, #32
   1c66c:	lsr	r0, r0, r2
   1c670:	orr	r0, r0, r1, lsl r4
   1c674:	mov	r1, r5
   1c678:	pop	{r4, r5, pc}
   1c67c:	lsr	r0, r1, r4
   1c680:	mov	r1, r5
   1c684:	pop	{r4, r5, pc}
   1c688:	teq	r4, #0
   1c68c:	eor	r3, r3, #1048576	; 0x100000
   1c690:	eoreq	r1, r1, #1048576	; 0x100000
   1c694:	addeq	r4, r4, #1
   1c698:	subne	r5, r5, #1
   1c69c:	b	1c528 <usage@@Base+0x85b0>
   1c6a0:	mvns	ip, r4, asr #21
   1c6a4:	mvnsne	ip, r5, asr #21
   1c6a8:	beq	1c710 <usage@@Base+0x8798>
   1c6ac:	teq	r4, r5
   1c6b0:	teqeq	r0, r2
   1c6b4:	beq	1c6c8 <usage@@Base+0x8750>
   1c6b8:	orrs	ip, r4, r0
   1c6bc:	moveq	r1, r3
   1c6c0:	moveq	r0, r2
   1c6c4:	pop	{r4, r5, pc}
   1c6c8:	teq	r1, r3
   1c6cc:	movne	r1, #0
   1c6d0:	movne	r0, #0
   1c6d4:	popne	{r4, r5, pc}
   1c6d8:	lsrs	ip, r4, #21
   1c6dc:	bne	1c6f0 <usage@@Base+0x8778>
   1c6e0:	lsls	r0, r0, #1
   1c6e4:	adcs	r1, r1, r1
   1c6e8:	orrcs	r1, r1, #-2147483648	; 0x80000000
   1c6ec:	pop	{r4, r5, pc}
   1c6f0:	adds	r4, r4, #4194304	; 0x400000
   1c6f4:	addcc	r1, r1, #1048576	; 0x100000
   1c6f8:	popcc	{r4, r5, pc}
   1c6fc:	and	r5, r1, #-2147483648	; 0x80000000
   1c700:	orr	r1, r5, #2130706432	; 0x7f000000
   1c704:	orr	r1, r1, #15728640	; 0xf00000
   1c708:	mov	r0, #0
   1c70c:	pop	{r4, r5, pc}
   1c710:	mvns	ip, r4, asr #21
   1c714:	movne	r1, r3
   1c718:	movne	r0, r2
   1c71c:	mvnseq	ip, r5, asr #21
   1c720:	movne	r3, r1
   1c724:	movne	r2, r0
   1c728:	orrs	r4, r0, r1, lsl #12
   1c72c:	orrseq	r5, r2, r3, lsl #12
   1c730:	teqeq	r1, r3
   1c734:	orrne	r1, r1, #524288	; 0x80000
   1c738:	pop	{r4, r5, pc}
   1c73c:	teq	r0, #0
   1c740:	moveq	r1, #0
   1c744:	bxeq	lr
   1c748:	push	{r4, r5, lr}
   1c74c:	mov	r4, #1024	; 0x400
   1c750:	add	r4, r4, #50	; 0x32
   1c754:	mov	r5, #0
   1c758:	mov	r1, #0
   1c75c:	b	1c5d8 <usage@@Base+0x8660>
   1c760:	teq	r0, #0
   1c764:	moveq	r1, #0
   1c768:	bxeq	lr
   1c76c:	push	{r4, r5, lr}
   1c770:	mov	r4, #1024	; 0x400
   1c774:	add	r4, r4, #50	; 0x32
   1c778:	ands	r5, r0, #-2147483648	; 0x80000000
   1c77c:	rsbmi	r0, r0, #0
   1c780:	mov	r1, #0
   1c784:	b	1c5d8 <usage@@Base+0x8660>
   1c788:	lsls	r2, r0, #1
   1c78c:	asr	r1, r2, #3
   1c790:	rrx	r1, r1
   1c794:	lsl	r0, r2, #28
   1c798:	andsne	r3, r2, #-16777216	; 0xff000000
   1c79c:	teqne	r3, #-16777216	; 0xff000000
   1c7a0:	eorne	r1, r1, #939524096	; 0x38000000
   1c7a4:	bxne	lr
   1c7a8:	teq	r2, #0
   1c7ac:	teqne	r3, #-16777216	; 0xff000000
   1c7b0:	bxeq	lr
   1c7b4:	push	{r4, r5, lr}
   1c7b8:	mov	r4, #896	; 0x380
   1c7bc:	and	r5, r1, #-2147483648	; 0x80000000
   1c7c0:	bic	r1, r1, #-2147483648	; 0x80000000
   1c7c4:	b	1c5d8 <usage@@Base+0x8660>
   1c7c8:	orrs	r2, r0, r1
   1c7cc:	bxeq	lr
   1c7d0:	push	{r4, r5, lr}
   1c7d4:	mov	r5, #0
   1c7d8:	b	1c7f8 <usage@@Base+0x8880>
   1c7dc:	orrs	r2, r0, r1
   1c7e0:	bxeq	lr
   1c7e4:	push	{r4, r5, lr}
   1c7e8:	ands	r5, r1, #-2147483648	; 0x80000000
   1c7ec:	bpl	1c7f8 <usage@@Base+0x8880>
   1c7f0:	rsbs	r0, r0, #0
   1c7f4:	rsc	r1, r1, #0
   1c7f8:	mov	r4, #1024	; 0x400
   1c7fc:	add	r4, r4, #50	; 0x32
   1c800:	lsrs	ip, r1, #22
   1c804:	beq	1c57c <usage@@Base+0x8604>
   1c808:	mov	r2, #3
   1c80c:	lsrs	ip, ip, #3
   1c810:	addne	r2, r2, #3
   1c814:	lsrs	ip, ip, #3
   1c818:	addne	r2, r2, #3
   1c81c:	add	r2, r2, ip, lsr #3
   1c820:	rsb	r3, r2, #32
   1c824:	lsl	ip, r0, r3
   1c828:	lsr	r0, r0, r2
   1c82c:	orr	r0, r0, r1, lsl r3
   1c830:	lsr	r1, r1, r2
   1c834:	add	r4, r4, r2
   1c838:	b	1c57c <usage@@Base+0x8604>
   1c83c:	cmp	r3, #0
   1c840:	cmpeq	r2, #0
   1c844:	bne	1c868 <usage@@Base+0x88f0>
   1c848:	cmp	r1, #0
   1c84c:	movlt	r1, #-2147483648	; 0x80000000
   1c850:	movlt	r0, #0
   1c854:	blt	1c864 <usage@@Base+0x88ec>
   1c858:	cmpeq	r0, #0
   1c85c:	mvnne	r1, #-2147483648	; 0x80000000
   1c860:	mvnne	r0, #0
   1c864:	b	1c8c0 <usage@@Base+0x8948>
   1c868:	sub	sp, sp, #8
   1c86c:	push	{sp, lr}
   1c870:	bl	1c918 <usage@@Base+0x89a0>
   1c874:	ldr	lr, [sp, #4]
   1c878:	add	sp, sp, #8
   1c87c:	pop	{r2, r3}
   1c880:	bx	lr
   1c884:	cmp	r3, #0
   1c888:	cmpeq	r2, #0
   1c88c:	bne	1c8a4 <usage@@Base+0x892c>
   1c890:	cmp	r1, #0
   1c894:	cmpeq	r0, #0
   1c898:	mvnne	r1, #0
   1c89c:	mvnne	r0, #0
   1c8a0:	b	1c8c0 <usage@@Base+0x8948>
   1c8a4:	sub	sp, sp, #8
   1c8a8:	push	{sp, lr}
   1c8ac:	bl	1c954 <usage@@Base+0x89dc>
   1c8b0:	ldr	lr, [sp, #4]
   1c8b4:	add	sp, sp, #8
   1c8b8:	pop	{r2, r3}
   1c8bc:	bx	lr
   1c8c0:	push	{r1, lr}
   1c8c4:	mov	r0, #8
   1c8c8:	bl	113f0 <raise@plt>
   1c8cc:	pop	{r1, pc}
   1c8d0:	vmov	d7, r0, r1
   1c8d4:	vldr	d5, [pc, #44]	; 1c908 <usage@@Base+0x8990>
   1c8d8:	vldr	d6, [pc, #48]	; 1c910 <usage@@Base+0x8998>
   1c8dc:	mov	r0, #0
   1c8e0:	vmul.f64	d5, d7, d5
   1c8e4:	vcvt.u32.f64	s9, d5
   1c8e8:	vcvt.f64.u32	d5, s9
   1c8ec:	vmov	r1, s9
   1c8f0:	vmls.f64	d7, d5, d6
   1c8f4:	vcvt.u32.f64	s14, d7
   1c8f8:	vmov	r3, s14
   1c8fc:	orr	r0, r0, r3
   1c900:	bx	lr
   1c904:	nop	{0}
   1c908:	andeq	r0, r0, r0
   1c90c:	ldclcc	0, cr0, [r0]
   1c910:	andeq	r0, r0, r0
   1c914:	mvnsmi	r0, r0
   1c918:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c91c:	mov	r8, r2
   1c920:	mov	r6, r0
   1c924:	mov	r7, r1
   1c928:	mov	sl, r3
   1c92c:	ldr	r9, [sp, #32]
   1c930:	bl	1c990 <usage@@Base+0x8a18>
   1c934:	umull	r4, r5, r8, r0
   1c938:	mul	r8, r8, r1
   1c93c:	mla	r2, r0, sl, r8
   1c940:	add	r5, r2, r5
   1c944:	subs	r4, r6, r4
   1c948:	sbc	r5, r7, r5
   1c94c:	strd	r4, [r9]
   1c950:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c954:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1c958:	mov	r8, r2
   1c95c:	mov	r6, r0
   1c960:	mov	r7, r1
   1c964:	mov	r5, r3
   1c968:	ldr	r9, [sp, #32]
   1c96c:	bl	1ce1c <usage@@Base+0x8ea4>
   1c970:	mul	r3, r0, r5
   1c974:	umull	r4, r5, r0, r8
   1c978:	mla	r8, r8, r1, r3
   1c97c:	add	r5, r8, r5
   1c980:	subs	r4, r6, r4
   1c984:	sbc	r5, r7, r5
   1c988:	strd	r4, [r9]
   1c98c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1c990:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c994:	rsbs	r4, r0, #0
   1c998:	rsc	r5, r1, #0
   1c99c:	cmp	r1, #0
   1c9a0:	mvn	r6, #0
   1c9a4:	sub	sp, sp, #12
   1c9a8:	movge	r4, r0
   1c9ac:	movge	r5, r1
   1c9b0:	movge	r6, #0
   1c9b4:	cmp	r3, #0
   1c9b8:	blt	1cbf0 <usage@@Base+0x8c78>
   1c9bc:	cmp	r3, #0
   1c9c0:	mov	sl, r4
   1c9c4:	mov	ip, r5
   1c9c8:	mov	r0, r2
   1c9cc:	mov	r1, r3
   1c9d0:	mov	r8, r2
   1c9d4:	mov	r7, r4
   1c9d8:	mov	r9, r5
   1c9dc:	bne	1cad4 <usage@@Base+0x8b5c>
   1c9e0:	cmp	r2, r5
   1c9e4:	bls	1cb10 <usage@@Base+0x8b98>
   1c9e8:	clz	r3, r2
   1c9ec:	cmp	r3, #0
   1c9f0:	rsbne	r2, r3, #32
   1c9f4:	lslne	r8, r0, r3
   1c9f8:	lsrne	r2, r4, r2
   1c9fc:	lslne	r7, r4, r3
   1ca00:	orrne	r9, r2, r5, lsl r3
   1ca04:	lsr	r4, r8, #16
   1ca08:	uxth	sl, r8
   1ca0c:	mov	r1, r4
   1ca10:	mov	r0, r9
   1ca14:	bl	1c278 <usage@@Base+0x8300>
   1ca18:	mov	r1, r4
   1ca1c:	mov	fp, r0
   1ca20:	mov	r0, r9
   1ca24:	bl	1c464 <usage@@Base+0x84ec>
   1ca28:	mul	r0, sl, fp
   1ca2c:	lsr	r2, r7, #16
   1ca30:	orr	r1, r2, r1, lsl #16
   1ca34:	cmp	r0, r1
   1ca38:	bls	1ca5c <usage@@Base+0x8ae4>
   1ca3c:	adds	r1, r1, r8
   1ca40:	sub	r3, fp, #1
   1ca44:	bcs	1ca58 <usage@@Base+0x8ae0>
   1ca48:	cmp	r0, r1
   1ca4c:	subhi	fp, fp, #2
   1ca50:	addhi	r1, r1, r8
   1ca54:	bhi	1ca5c <usage@@Base+0x8ae4>
   1ca58:	mov	fp, r3
   1ca5c:	rsb	r9, r0, r1
   1ca60:	mov	r1, r4
   1ca64:	uxth	r7, r7
   1ca68:	mov	r0, r9
   1ca6c:	bl	1c278 <usage@@Base+0x8300>
   1ca70:	mov	r1, r4
   1ca74:	mov	r5, r0
   1ca78:	mov	r0, r9
   1ca7c:	bl	1c464 <usage@@Base+0x84ec>
   1ca80:	mul	sl, sl, r5
   1ca84:	orr	r1, r7, r1, lsl #16
   1ca88:	cmp	sl, r1
   1ca8c:	bls	1caac <usage@@Base+0x8b34>
   1ca90:	adds	r8, r1, r8
   1ca94:	sub	r3, r5, #1
   1ca98:	bcs	1caa8 <usage@@Base+0x8b30>
   1ca9c:	cmp	sl, r8
   1caa0:	subhi	r5, r5, #2
   1caa4:	bhi	1caac <usage@@Base+0x8b34>
   1caa8:	mov	r5, r3
   1caac:	orr	r3, r5, fp, lsl #16
   1cab0:	mov	r4, #0
   1cab4:	cmp	r6, #0
   1cab8:	mov	r0, r3
   1cabc:	mov	r1, r4
   1cac0:	beq	1cacc <usage@@Base+0x8b54>
   1cac4:	rsbs	r0, r0, #0
   1cac8:	rsc	r1, r1, #0
   1cacc:	add	sp, sp, #12
   1cad0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cad4:	cmp	r3, r5
   1cad8:	movhi	r4, #0
   1cadc:	movhi	r3, r4
   1cae0:	bhi	1cab4 <usage@@Base+0x8b3c>
   1cae4:	clz	r5, r1
   1cae8:	cmp	r5, #0
   1caec:	bne	1ccdc <usage@@Base+0x8d64>
   1caf0:	cmp	r1, ip
   1caf4:	cmpcs	r2, sl
   1caf8:	movhi	r4, #0
   1cafc:	movls	r4, #1
   1cb00:	movls	r3, #1
   1cb04:	movls	r4, r5
   1cb08:	movhi	r3, r4
   1cb0c:	b	1cab4 <usage@@Base+0x8b3c>
   1cb10:	cmp	r2, #0
   1cb14:	bne	1cb28 <usage@@Base+0x8bb0>
   1cb18:	mov	r1, r2
   1cb1c:	mov	r0, #1
   1cb20:	bl	1c278 <usage@@Base+0x8300>
   1cb24:	mov	r8, r0
   1cb28:	clz	r3, r8
   1cb2c:	cmp	r3, #0
   1cb30:	bne	1cc00 <usage@@Base+0x8c88>
   1cb34:	rsb	r9, r8, r9
   1cb38:	lsr	r5, r8, #16
   1cb3c:	uxth	sl, r8
   1cb40:	mov	r4, #1
   1cb44:	mov	r1, r5
   1cb48:	mov	r0, r9
   1cb4c:	bl	1c278 <usage@@Base+0x8300>
   1cb50:	mov	r1, r5
   1cb54:	mov	fp, r0
   1cb58:	mov	r0, r9
   1cb5c:	bl	1c464 <usage@@Base+0x84ec>
   1cb60:	mul	r0, sl, fp
   1cb64:	lsr	r2, r7, #16
   1cb68:	orr	r1, r2, r1, lsl #16
   1cb6c:	cmp	r0, r1
   1cb70:	bls	1cb90 <usage@@Base+0x8c18>
   1cb74:	adds	r1, r1, r8
   1cb78:	sub	r3, fp, #1
   1cb7c:	bcs	1cdfc <usage@@Base+0x8e84>
   1cb80:	cmp	r0, r1
   1cb84:	subhi	fp, fp, #2
   1cb88:	addhi	r1, r1, r8
   1cb8c:	bls	1cdfc <usage@@Base+0x8e84>
   1cb90:	rsb	r2, r0, r1
   1cb94:	mov	r1, r5
   1cb98:	str	r2, [sp]
   1cb9c:	uxth	r7, r7
   1cba0:	mov	r0, r2
   1cba4:	bl	1c278 <usage@@Base+0x8300>
   1cba8:	ldr	r2, [sp]
   1cbac:	mov	r1, r5
   1cbb0:	mov	r9, r0
   1cbb4:	mov	r0, r2
   1cbb8:	bl	1c464 <usage@@Base+0x84ec>
   1cbbc:	mul	sl, sl, r9
   1cbc0:	orr	r1, r7, r1, lsl #16
   1cbc4:	cmp	sl, r1
   1cbc8:	bls	1cbe8 <usage@@Base+0x8c70>
   1cbcc:	adds	r8, r1, r8
   1cbd0:	sub	r3, r9, #1
   1cbd4:	bcs	1cbe4 <usage@@Base+0x8c6c>
   1cbd8:	cmp	sl, r8
   1cbdc:	subhi	r9, r9, #2
   1cbe0:	bhi	1cbe8 <usage@@Base+0x8c70>
   1cbe4:	mov	r9, r3
   1cbe8:	orr	r3, r9, fp, lsl #16
   1cbec:	b	1cab4 <usage@@Base+0x8b3c>
   1cbf0:	mvn	r6, r6
   1cbf4:	rsbs	r2, r2, #0
   1cbf8:	rsc	r3, r3, #0
   1cbfc:	b	1c9bc <usage@@Base+0x8a44>
   1cc00:	lsl	r8, r8, r3
   1cc04:	rsb	fp, r3, #32
   1cc08:	lsr	r4, r9, fp
   1cc0c:	lsr	fp, r7, fp
   1cc10:	lsr	r5, r8, #16
   1cc14:	orr	fp, fp, r9, lsl r3
   1cc18:	mov	r0, r4
   1cc1c:	lsl	r7, r7, r3
   1cc20:	mov	r1, r5
   1cc24:	uxth	sl, r8
   1cc28:	bl	1c278 <usage@@Base+0x8300>
   1cc2c:	mov	r1, r5
   1cc30:	mov	r3, r0
   1cc34:	mov	r0, r4
   1cc38:	str	r3, [sp]
   1cc3c:	bl	1c464 <usage@@Base+0x84ec>
   1cc40:	ldr	r3, [sp]
   1cc44:	lsr	r2, fp, #16
   1cc48:	mul	r0, sl, r3
   1cc4c:	orr	r1, r2, r1, lsl #16
   1cc50:	cmp	r0, r1
   1cc54:	bls	1cc74 <usage@@Base+0x8cfc>
   1cc58:	adds	r1, r1, r8
   1cc5c:	sub	r2, r3, #1
   1cc60:	bcs	1ce14 <usage@@Base+0x8e9c>
   1cc64:	cmp	r0, r1
   1cc68:	subhi	r3, r3, #2
   1cc6c:	addhi	r1, r1, r8
   1cc70:	bls	1ce14 <usage@@Base+0x8e9c>
   1cc74:	rsb	r9, r0, r1
   1cc78:	mov	r1, r5
   1cc7c:	str	r3, [sp]
   1cc80:	uxth	fp, fp
   1cc84:	mov	r0, r9
   1cc88:	bl	1c278 <usage@@Base+0x8300>
   1cc8c:	mov	r1, r5
   1cc90:	mov	r4, r0
   1cc94:	mov	r0, r9
   1cc98:	bl	1c464 <usage@@Base+0x84ec>
   1cc9c:	mul	r9, sl, r4
   1cca0:	ldr	r3, [sp]
   1cca4:	orr	r1, fp, r1, lsl #16
   1cca8:	cmp	r9, r1
   1ccac:	bls	1ccd0 <usage@@Base+0x8d58>
   1ccb0:	adds	r1, r1, r8
   1ccb4:	sub	r2, r4, #1
   1ccb8:	bcs	1cccc <usage@@Base+0x8d54>
   1ccbc:	cmp	r9, r1
   1ccc0:	subhi	r4, r4, #2
   1ccc4:	addhi	r1, r1, r8
   1ccc8:	bhi	1ccd0 <usage@@Base+0x8d58>
   1cccc:	mov	r4, r2
   1ccd0:	rsb	r9, r9, r1
   1ccd4:	orr	r4, r4, r3, lsl #16
   1ccd8:	b	1cb44 <usage@@Base+0x8bcc>
   1ccdc:	rsb	sl, r5, #32
   1cce0:	lsl	r3, r2, r5
   1cce4:	lsr	r0, r2, sl
   1cce8:	lsr	r2, ip, sl
   1ccec:	orr	r4, r0, r1, lsl r5
   1ccf0:	lsr	sl, r7, sl
   1ccf4:	mov	r0, r2
   1ccf8:	orr	sl, sl, ip, lsl r5
   1ccfc:	lsr	r9, r4, #16
   1cd00:	str	r3, [sp, #4]
   1cd04:	str	r2, [sp]
   1cd08:	uxth	fp, r4
   1cd0c:	mov	r1, r9
   1cd10:	bl	1c278 <usage@@Base+0x8300>
   1cd14:	ldr	r2, [sp]
   1cd18:	mov	r1, r9
   1cd1c:	mov	r8, r0
   1cd20:	mov	r0, r2
   1cd24:	bl	1c464 <usage@@Base+0x84ec>
   1cd28:	mul	r0, fp, r8
   1cd2c:	lsr	r2, sl, #16
   1cd30:	orr	r1, r2, r1, lsl #16
   1cd34:	cmp	r0, r1
   1cd38:	bls	1cd58 <usage@@Base+0x8de0>
   1cd3c:	adds	r1, r1, r4
   1cd40:	sub	r2, r8, #1
   1cd44:	bcs	1ce0c <usage@@Base+0x8e94>
   1cd48:	cmp	r0, r1
   1cd4c:	subhi	r8, r8, #2
   1cd50:	addhi	r1, r1, r4
   1cd54:	bls	1ce0c <usage@@Base+0x8e94>
   1cd58:	rsb	ip, r0, r1
   1cd5c:	mov	r1, r9
   1cd60:	str	ip, [sp]
   1cd64:	mov	r0, ip
   1cd68:	bl	1c278 <usage@@Base+0x8300>
   1cd6c:	ldr	ip, [sp]
   1cd70:	mov	r1, r9
   1cd74:	mov	r2, r0
   1cd78:	mov	r0, ip
   1cd7c:	str	r2, [sp]
   1cd80:	bl	1c464 <usage@@Base+0x84ec>
   1cd84:	ldr	r2, [sp]
   1cd88:	uxth	ip, sl
   1cd8c:	mul	fp, fp, r2
   1cd90:	orr	ip, ip, r1, lsl #16
   1cd94:	cmp	fp, ip
   1cd98:	bls	1cdb8 <usage@@Base+0x8e40>
   1cd9c:	adds	ip, ip, r4
   1cda0:	sub	r1, r2, #1
   1cda4:	bcs	1ce04 <usage@@Base+0x8e8c>
   1cda8:	cmp	fp, ip
   1cdac:	subhi	r2, r2, #2
   1cdb0:	addhi	ip, ip, r4
   1cdb4:	bls	1ce04 <usage@@Base+0x8e8c>
   1cdb8:	ldr	r0, [sp, #4]
   1cdbc:	orr	r1, r2, r8, lsl #16
   1cdc0:	rsb	fp, fp, ip
   1cdc4:	umull	r2, r3, r1, r0
   1cdc8:	cmp	fp, r3
   1cdcc:	bcc	1cdf0 <usage@@Base+0x8e78>
   1cdd0:	movne	r4, #0
   1cdd4:	moveq	r4, #1
   1cdd8:	cmp	r2, r7, lsl r5
   1cddc:	movls	r4, #0
   1cde0:	andhi	r4, r4, #1
   1cde4:	cmp	r4, #0
   1cde8:	moveq	r3, r1
   1cdec:	beq	1cab4 <usage@@Base+0x8b3c>
   1cdf0:	sub	r3, r1, #1
   1cdf4:	mov	r4, #0
   1cdf8:	b	1cab4 <usage@@Base+0x8b3c>
   1cdfc:	mov	fp, r3
   1ce00:	b	1cb90 <usage@@Base+0x8c18>
   1ce04:	mov	r2, r1
   1ce08:	b	1cdb8 <usage@@Base+0x8e40>
   1ce0c:	mov	r8, r2
   1ce10:	b	1cd58 <usage@@Base+0x8de0>
   1ce14:	mov	r3, r2
   1ce18:	b	1cc74 <usage@@Base+0x8cfc>
   1ce1c:	cmp	r3, #0
   1ce20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ce24:	mov	r6, r0
   1ce28:	sub	sp, sp, #12
   1ce2c:	mov	r5, r1
   1ce30:	mov	r7, r0
   1ce34:	mov	r4, r2
   1ce38:	mov	r8, r1
   1ce3c:	bne	1cf1c <usage@@Base+0x8fa4>
   1ce40:	cmp	r2, r1
   1ce44:	bls	1cf58 <usage@@Base+0x8fe0>
   1ce48:	clz	r3, r2
   1ce4c:	cmp	r3, #0
   1ce50:	rsbne	r8, r3, #32
   1ce54:	lslne	r4, r2, r3
   1ce58:	lsrne	r8, r0, r8
   1ce5c:	lslne	r7, r0, r3
   1ce60:	orrne	r8, r8, r1, lsl r3
   1ce64:	lsr	r5, r4, #16
   1ce68:	uxth	sl, r4
   1ce6c:	mov	r1, r5
   1ce70:	mov	r0, r8
   1ce74:	bl	1c278 <usage@@Base+0x8300>
   1ce78:	mov	r1, r5
   1ce7c:	mov	r9, r0
   1ce80:	mov	r0, r8
   1ce84:	bl	1c464 <usage@@Base+0x84ec>
   1ce88:	mul	r0, sl, r9
   1ce8c:	lsr	r3, r7, #16
   1ce90:	orr	r1, r3, r1, lsl #16
   1ce94:	cmp	r0, r1
   1ce98:	bls	1cebc <usage@@Base+0x8f44>
   1ce9c:	adds	r1, r1, r4
   1cea0:	sub	r2, r9, #1
   1cea4:	bcs	1ceb8 <usage@@Base+0x8f40>
   1cea8:	cmp	r0, r1
   1ceac:	subhi	r9, r9, #2
   1ceb0:	addhi	r1, r1, r4
   1ceb4:	bhi	1cebc <usage@@Base+0x8f44>
   1ceb8:	mov	r9, r2
   1cebc:	rsb	r8, r0, r1
   1cec0:	mov	r1, r5
   1cec4:	uxth	r7, r7
   1cec8:	mov	r0, r8
   1cecc:	bl	1c278 <usage@@Base+0x8300>
   1ced0:	mov	r1, r5
   1ced4:	mov	r6, r0
   1ced8:	mov	r0, r8
   1cedc:	bl	1c464 <usage@@Base+0x84ec>
   1cee0:	mul	sl, sl, r6
   1cee4:	orr	r1, r7, r1, lsl #16
   1cee8:	cmp	sl, r1
   1ceec:	bls	1cf08 <usage@@Base+0x8f90>
   1cef0:	adds	r4, r1, r4
   1cef4:	sub	r3, r6, #1
   1cef8:	bcs	1d204 <usage@@Base+0x928c>
   1cefc:	cmp	sl, r4
   1cf00:	subhi	r6, r6, #2
   1cf04:	bls	1d204 <usage@@Base+0x928c>
   1cf08:	orr	r0, r6, r9, lsl #16
   1cf0c:	mov	r6, #0
   1cf10:	mov	r1, r6
   1cf14:	add	sp, sp, #12
   1cf18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cf1c:	cmp	r3, r1
   1cf20:	movhi	r6, #0
   1cf24:	movhi	r0, r6
   1cf28:	bhi	1cf10 <usage@@Base+0x8f98>
   1cf2c:	clz	r7, r3
   1cf30:	cmp	r7, #0
   1cf34:	bne	1d034 <usage@@Base+0x90bc>
   1cf38:	cmp	r3, r1
   1cf3c:	cmpcs	r2, r6
   1cf40:	movhi	r6, #0
   1cf44:	movls	r6, #1
   1cf48:	movls	r0, #1
   1cf4c:	movls	r6, r7
   1cf50:	movhi	r0, r6
   1cf54:	b	1cf10 <usage@@Base+0x8f98>
   1cf58:	cmp	r2, #0
   1cf5c:	bne	1cf70 <usage@@Base+0x8ff8>
   1cf60:	mov	r1, r2
   1cf64:	mov	r0, #1
   1cf68:	bl	1c278 <usage@@Base+0x8300>
   1cf6c:	mov	r4, r0
   1cf70:	clz	r3, r4
   1cf74:	cmp	r3, #0
   1cf78:	bne	1d130 <usage@@Base+0x91b8>
   1cf7c:	rsb	r5, r4, r5
   1cf80:	lsr	r8, r4, #16
   1cf84:	uxth	sl, r4
   1cf88:	mov	r6, #1
   1cf8c:	mov	r1, r8
   1cf90:	mov	r0, r5
   1cf94:	bl	1c278 <usage@@Base+0x8300>
   1cf98:	mov	r1, r8
   1cf9c:	mov	r9, r0
   1cfa0:	mov	r0, r5
   1cfa4:	bl	1c464 <usage@@Base+0x84ec>
   1cfa8:	mul	r0, sl, r9
   1cfac:	lsr	r3, r7, #16
   1cfb0:	orr	r1, r3, r1, lsl #16
   1cfb4:	cmp	r0, r1
   1cfb8:	bls	1cfd8 <usage@@Base+0x9060>
   1cfbc:	adds	r1, r1, r4
   1cfc0:	sub	r2, r9, #1
   1cfc4:	bcs	1d20c <usage@@Base+0x9294>
   1cfc8:	cmp	r0, r1
   1cfcc:	subhi	r9, r9, #2
   1cfd0:	addhi	r1, r1, r4
   1cfd4:	bls	1d20c <usage@@Base+0x9294>
   1cfd8:	rsb	fp, r0, r1
   1cfdc:	mov	r1, r8
   1cfe0:	uxth	r7, r7
   1cfe4:	mov	r0, fp
   1cfe8:	bl	1c278 <usage@@Base+0x8300>
   1cfec:	mov	r1, r8
   1cff0:	mov	r5, r0
   1cff4:	mov	r0, fp
   1cff8:	bl	1c464 <usage@@Base+0x84ec>
   1cffc:	mul	sl, sl, r5
   1d000:	orr	r1, r7, r1, lsl #16
   1d004:	cmp	sl, r1
   1d008:	bls	1d024 <usage@@Base+0x90ac>
   1d00c:	adds	r4, r1, r4
   1d010:	sub	r3, r5, #1
   1d014:	bcs	1d214 <usage@@Base+0x929c>
   1d018:	cmp	sl, r4
   1d01c:	subhi	r5, r5, #2
   1d020:	bls	1d214 <usage@@Base+0x929c>
   1d024:	orr	r0, r5, r9, lsl #16
   1d028:	mov	r1, r6
   1d02c:	add	sp, sp, #12
   1d030:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d034:	rsb	r1, r7, #32
   1d038:	lsl	r0, r2, r7
   1d03c:	lsr	r2, r2, r1
   1d040:	lsr	fp, r5, r1
   1d044:	orr	r8, r2, r3, lsl r7
   1d048:	lsr	r1, r6, r1
   1d04c:	str	r0, [sp, #4]
   1d050:	orr	r5, r1, r5, lsl r7
   1d054:	lsr	r9, r8, #16
   1d058:	mov	r0, fp
   1d05c:	uxth	sl, r8
   1d060:	mov	r1, r9
   1d064:	bl	1c278 <usage@@Base+0x8300>
   1d068:	mov	r1, r9
   1d06c:	mov	r4, r0
   1d070:	mov	r0, fp
   1d074:	bl	1c464 <usage@@Base+0x84ec>
   1d078:	mul	r0, sl, r4
   1d07c:	lsr	ip, r5, #16
   1d080:	orr	r1, ip, r1, lsl #16
   1d084:	cmp	r0, r1
   1d088:	bls	1d09c <usage@@Base+0x9124>
   1d08c:	adds	r1, r1, r8
   1d090:	sub	r2, r4, #1
   1d094:	bcc	1d230 <usage@@Base+0x92b8>
   1d098:	mov	r4, r2
   1d09c:	rsb	ip, r0, r1
   1d0a0:	mov	r1, r9
   1d0a4:	str	ip, [sp]
   1d0a8:	uxth	r5, r5
   1d0ac:	mov	r0, ip
   1d0b0:	bl	1c278 <usage@@Base+0x8300>
   1d0b4:	ldr	ip, [sp]
   1d0b8:	mov	r1, r9
   1d0bc:	mov	fp, r0
   1d0c0:	mov	r0, ip
   1d0c4:	bl	1c464 <usage@@Base+0x84ec>
   1d0c8:	mul	sl, sl, fp
   1d0cc:	orr	r1, r5, r1, lsl #16
   1d0d0:	cmp	sl, r1
   1d0d4:	bls	1d0e8 <usage@@Base+0x9170>
   1d0d8:	adds	r1, r1, r8
   1d0dc:	sub	r2, fp, #1
   1d0e0:	bcc	1d21c <usage@@Base+0x92a4>
   1d0e4:	mov	fp, r2
   1d0e8:	ldr	r3, [sp, #4]
   1d0ec:	orr	r0, fp, r4, lsl #16
   1d0f0:	rsb	sl, sl, r1
   1d0f4:	umull	r4, r5, r0, r3
   1d0f8:	cmp	sl, r5
   1d0fc:	bcc	1d11c <usage@@Base+0x91a4>
   1d100:	movne	r3, #0
   1d104:	moveq	r3, #1
   1d108:	cmp	r4, r6, lsl r7
   1d10c:	movls	r6, #0
   1d110:	andhi	r6, r3, #1
   1d114:	cmp	r6, #0
   1d118:	beq	1cf10 <usage@@Base+0x8f98>
   1d11c:	mov	r6, #0
   1d120:	sub	r0, r0, #1
   1d124:	mov	r1, r6
   1d128:	add	sp, sp, #12
   1d12c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d130:	lsl	r4, r4, r3
   1d134:	rsb	r9, r3, #32
   1d138:	lsr	r2, r5, r9
   1d13c:	lsr	r9, r6, r9
   1d140:	lsr	r8, r4, #16
   1d144:	orr	r9, r9, r5, lsl r3
   1d148:	mov	r0, r2
   1d14c:	lsl	r7, r6, r3
   1d150:	mov	r1, r8
   1d154:	str	r2, [sp]
   1d158:	bl	1c278 <usage@@Base+0x8300>
   1d15c:	ldr	r2, [sp]
   1d160:	mov	r1, r8
   1d164:	uxth	sl, r4
   1d168:	mov	fp, r0
   1d16c:	mov	r0, r2
   1d170:	bl	1c464 <usage@@Base+0x84ec>
   1d174:	mul	r0, sl, fp
   1d178:	lsr	r3, r9, #16
   1d17c:	orr	r1, r3, r1, lsl #16
   1d180:	cmp	r0, r1
   1d184:	bls	1d1a4 <usage@@Base+0x922c>
   1d188:	adds	r1, r1, r4
   1d18c:	sub	r3, fp, #1
   1d190:	bcs	1d244 <usage@@Base+0x92cc>
   1d194:	cmp	r0, r1
   1d198:	subhi	fp, fp, #2
   1d19c:	addhi	r1, r1, r4
   1d1a0:	bls	1d244 <usage@@Base+0x92cc>
   1d1a4:	rsb	r5, r0, r1
   1d1a8:	mov	r1, r8
   1d1ac:	uxth	r9, r9
   1d1b0:	mov	r0, r5
   1d1b4:	bl	1c278 <usage@@Base+0x8300>
   1d1b8:	mov	r1, r8
   1d1bc:	mov	r6, r0
   1d1c0:	mov	r0, r5
   1d1c4:	bl	1c464 <usage@@Base+0x84ec>
   1d1c8:	mul	r5, sl, r6
   1d1cc:	orr	r1, r9, r1, lsl #16
   1d1d0:	cmp	r5, r1
   1d1d4:	bls	1d1f8 <usage@@Base+0x9280>
   1d1d8:	adds	r1, r1, r4
   1d1dc:	sub	r3, r6, #1
   1d1e0:	bcs	1d1f4 <usage@@Base+0x927c>
   1d1e4:	cmp	r5, r1
   1d1e8:	subhi	r6, r6, #2
   1d1ec:	addhi	r1, r1, r4
   1d1f0:	bhi	1d1f8 <usage@@Base+0x9280>
   1d1f4:	mov	r6, r3
   1d1f8:	rsb	r5, r5, r1
   1d1fc:	orr	r6, r6, fp, lsl #16
   1d200:	b	1cf8c <usage@@Base+0x9014>
   1d204:	mov	r6, r3
   1d208:	b	1cf08 <usage@@Base+0x8f90>
   1d20c:	mov	r9, r2
   1d210:	b	1cfd8 <usage@@Base+0x9060>
   1d214:	mov	r5, r3
   1d218:	b	1d024 <usage@@Base+0x90ac>
   1d21c:	cmp	sl, r1
   1d220:	subhi	fp, fp, #2
   1d224:	addhi	r1, r1, r8
   1d228:	bhi	1d0e8 <usage@@Base+0x9170>
   1d22c:	b	1d0e4 <usage@@Base+0x916c>
   1d230:	cmp	r0, r1
   1d234:	subhi	r4, r4, #2
   1d238:	addhi	r1, r1, r8
   1d23c:	bhi	1d09c <usage@@Base+0x9124>
   1d240:	b	1d098 <usage@@Base+0x9120>
   1d244:	mov	fp, r3
   1d248:	b	1d1a4 <usage@@Base+0x922c>
   1d24c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1d250:	mov	r7, r0
   1d254:	ldr	r6, [pc, #76]	; 1d2a8 <usage@@Base+0x9330>
   1d258:	mov	r8, r1
   1d25c:	ldr	r5, [pc, #72]	; 1d2ac <usage@@Base+0x9334>
   1d260:	mov	r9, r2
   1d264:	add	r6, pc, r6
   1d268:	bl	113ac <fdopen@plt-0x20>
   1d26c:	add	r5, pc, r5
   1d270:	rsb	r6, r5, r6
   1d274:	asrs	r6, r6, #2
   1d278:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1d27c:	sub	r5, r5, #4
   1d280:	mov	r4, #0
   1d284:	add	r4, r4, #1
   1d288:	ldr	r3, [r5, #4]!
   1d28c:	mov	r0, r7
   1d290:	mov	r1, r8
   1d294:	mov	r2, r9
   1d298:	blx	r3
   1d29c:	cmp	r4, r6
   1d2a0:	bne	1d284 <usage@@Base+0x930c>
   1d2a4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1d2a8:	andeq	r2, r1, r4, lsr ip
   1d2ac:	andeq	r2, r1, r8, lsr #24
   1d2b0:	bx	lr
   1d2b4:	ldr	r3, [pc, #28]	; 1d2d8 <usage@@Base+0x9360>
   1d2b8:	mov	r1, #0
   1d2bc:	ldr	r2, [pc, #24]	; 1d2dc <usage@@Base+0x9364>
   1d2c0:	add	r3, pc, r3
   1d2c4:	ldr	r3, [r3, r2]
   1d2c8:	cmp	r3, #0
   1d2cc:	ldrne	r2, [r3]
   1d2d0:	moveq	r2, r3
   1d2d4:	b	11684 <__cxa_atexit@plt>
   1d2d8:	andeq	r2, r1, r8, lsr sp
   1d2dc:	andeq	r0, r0, ip, ror #2

Disassembly of section .fini:

0001d2e0 <.fini>:
   1d2e0:	push	{r3, lr}
   1d2e4:	pop	{r3, pc}
