0.7
2020.2
May 22 2025
00:13:55
C:/Users/niran/Desktop/ECE316/lab_5/lab_5.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/niran/Desktop/ECE316/lab_5/lab_5.srcs/sim_1/new/CLA_tb.v,1762548238,verilog,,,,CLA_tb,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/niran/Desktop/ECE316/lab_5/lab_5.srcs/sim_1/new/RCA_tb.v,1762495181,verilog,,,,RCA_tb,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/niran/Desktop/ECE316/lab_5/lab_5.srcs/sources_1/new/CLA_4bits.v,1762538939,verilog,,C:/Users/niran/Desktop/ECE316/lab_5/lab_5.srcs/sources_1/new/CLAregister_logic.v,,CLA_4bits,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/niran/Desktop/ECE316/lab_5/lab_5.srcs/sources_1/new/CLAregister_logic.v,1762495913,verilog,,C:/Users/niran/Desktop/ECE316/lab_5/lab_5.srcs/sim_1/new/CLA_tb.v,,CLAregister_logic,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/niran/Desktop/ECE316/lab_5/lab_5.srcs/sources_1/new/RCA_4bits.v,1762493516,verilog,,C:/Users/niran/Desktop/ECE316/lab_5/lab_5.srcs/sources_1/new/full_adder.v,,RCA_4bits,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/niran/Desktop/ECE316/lab_5/lab_5.srcs/sources_1/new/full_adder.v,1762473104,verilog,,C:/Users/niran/Desktop/ECE316/lab_5/lab_5.srcs/sources_1/new/register_logic.v,,full_adder,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/niran/Desktop/ECE316/lab_5/lab_5.srcs/sources_1/new/register_logic.v,1762494009,verilog,,C:/Users/niran/Desktop/ECE316/lab_5/lab_5.srcs/sim_1/new/RCA_tb.v,,register_logic,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
