
orion_F303_boost_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc78  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e4  0800de08  0800de08  0001de08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e6ec  0800e6ec  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800e6ec  0800e6ec  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e6ec  0800e6ec  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e6ec  0800e6ec  0001e6ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e6f0  0800e6f0  0001e6f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800e6f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00000b9c  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000d7c  20000d7c  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000199bc  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003983  00000000  00000000  00039bcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e8  00000000  00000000  0003d550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001360  00000000  00000000  0003ea38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021ee2  00000000  00000000  0003fd98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c536  00000000  00000000  00061c7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c743e  00000000  00000000  0007e1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001455ee  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006880  00000000  00000000  00145640  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ddf0 	.word	0x0800ddf0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800ddf0 	.word	0x0800ddf0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc3;
DMA_HandleTypeDef hdma_adc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08e      	sub	sp, #56	; 0x38
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c4e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
 8000c56:	605a      	str	r2, [r3, #4]
 8000c58:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000c5a:	1d3b      	adds	r3, r7, #4
 8000c5c:	2228      	movs	r2, #40	; 0x28
 8000c5e:	2100      	movs	r1, #0
 8000c60:	4618      	mov	r0, r3
 8000c62:	f00a f90d 	bl	800ae80 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c66:	4b40      	ldr	r3, [pc, #256]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c68:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000c6c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c6e:	4b3e      	ldr	r3, [pc, #248]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c74:	4b3c      	ldr	r3, [pc, #240]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c7a:	4b3b      	ldr	r3, [pc, #236]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000c80:	4b39      	ldr	r3, [pc, #228]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c82:	2201      	movs	r2, #1
 8000c84:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c86:	4b38      	ldr	r3, [pc, #224]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c8e:	4b36      	ldr	r3, [pc, #216]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000c94:	4b34      	ldr	r3, [pc, #208]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c96:	2201      	movs	r2, #1
 8000c98:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c9a:	4b33      	ldr	r3, [pc, #204]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ca2:	4b31      	ldr	r3, [pc, #196]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000ca4:	2204      	movs	r2, #4
 8000ca6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ca8:	4b2f      	ldr	r3, [pc, #188]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000cae:	4b2e      	ldr	r3, [pc, #184]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cb4:	482c      	ldr	r0, [pc, #176]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000cb6:	f003 fb69 	bl	800438c <HAL_ADC_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 8000cc0:	f002 fcbf 	bl	8003642 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000cc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4826      	ldr	r0, [pc, #152]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000cd0:	f004 fa0e 	bl	80050f0 <HAL_ADCEx_MultiModeConfigChannel>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000cda:	f002 fcb2 	bl	8003642 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000cea:	2303      	movs	r3, #3
 8000cec:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000cee:	2306      	movs	r3, #6
 8000cf0:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000cf2:	2340      	movs	r3, #64	; 0x40
 8000cf4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = ENABLE;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000d06:	2300      	movs	r3, #0
 8000d08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sConfigInjected.InjectedOffset = 0;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000d10:	2300      	movs	r3, #0
 8000d12:	617b      	str	r3, [r7, #20]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	4619      	mov	r1, r3
 8000d18:	4813      	ldr	r0, [pc, #76]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000d1a:	f003 fe61 	bl	80049e0 <HAL_ADCEx_InjectedConfigChannel>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000d24:	f002 fc8d 	bl	8003642 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d30:	1d3b      	adds	r3, r7, #4
 8000d32:	4619      	mov	r1, r3
 8000d34:	480c      	ldr	r0, [pc, #48]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000d36:	f003 fe53 	bl	80049e0 <HAL_ADCEx_InjectedConfigChannel>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8000d40:	f002 fc7f 	bl	8003642 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000d44:	2303      	movs	r3, #3
 8000d46:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d4c:	1d3b      	adds	r3, r7, #4
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4805      	ldr	r0, [pc, #20]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000d52:	f003 fe45 	bl	80049e0 <HAL_ADCEx_InjectedConfigChannel>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8000d5c:	f002 fc71 	bl	8003642 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d60:	bf00      	nop
 8000d62:	3738      	adds	r7, #56	; 0x38
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	200001fc 	.word	0x200001fc

08000d6c <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08e      	sub	sp, #56	; 0x38
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000d72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d7e:	1d3b      	adds	r3, r7, #4
 8000d80:	2228      	movs	r2, #40	; 0x28
 8000d82:	2100      	movs	r1, #0
 8000d84:	4618      	mov	r0, r3
 8000d86:	f00a f87b 	bl	800ae80 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000d8a:	4b40      	ldr	r3, [pc, #256]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d8c:	4a40      	ldr	r2, [pc, #256]	; (8000e90 <MX_ADC3_Init+0x124>)
 8000d8e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d90:	4b3e      	ldr	r3, [pc, #248]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000d96:	4b3d      	ldr	r3, [pc, #244]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d9c:	4b3b      	ldr	r3, [pc, #236]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d9e:	2201      	movs	r2, #1
 8000da0:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8000da2:	4b3a      	ldr	r3, [pc, #232]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000da4:	2201      	movs	r2, #1
 8000da6:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000da8:	4b38      	ldr	r3, [pc, #224]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000db0:	4b36      	ldr	r3, [pc, #216]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000db6:	4b35      	ldr	r3, [pc, #212]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000dbc:	4b33      	ldr	r3, [pc, #204]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000dc4:	4b31      	ldr	r3, [pc, #196]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dc6:	2208      	movs	r2, #8
 8000dc8:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000dca:	4b30      	ldr	r3, [pc, #192]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000dd0:	4b2e      	ldr	r3, [pc, #184]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000dd6:	482d      	ldr	r0, [pc, #180]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dd8:	f003 fad8 	bl	800438c <HAL_ADC_Init>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_ADC3_Init+0x7a>
  {
    Error_Handler();
 8000de2:	f002 fc2e 	bl	8003642 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000de6:	2300      	movs	r3, #0
 8000de8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000dea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dee:	4619      	mov	r1, r3
 8000df0:	4826      	ldr	r0, [pc, #152]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000df2:	f004 f97d 	bl	80050f0 <HAL_ADCEx_MultiModeConfigChannel>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 8000dfc:	f002 fc21 	bl	8003642 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000e00:	2301      	movs	r3, #1
 8000e02:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000e04:	2301      	movs	r3, #1
 8000e06:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000e0c:	2303      	movs	r3, #3
 8000e0e:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000e10:	2306      	movs	r3, #6
 8000e12:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000e14:	2340      	movs	r3, #64	; 0x40
 8000e16:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000e18:	2301      	movs	r3, #1
 8000e1a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = ENABLE;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000e22:	2300      	movs	r3, #0
 8000e24:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sConfigInjected.InjectedOffset = 0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000e32:	2300      	movs	r3, #0
 8000e34:	617b      	str	r3, [r7, #20]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000e36:	1d3b      	adds	r3, r7, #4
 8000e38:	4619      	mov	r1, r3
 8000e3a:	4814      	ldr	r0, [pc, #80]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000e3c:	f003 fdd0 	bl	80049e0 <HAL_ADCEx_InjectedConfigChannel>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <MX_ADC3_Init+0xde>
  {
    Error_Handler();
 8000e46:	f002 fbfc 	bl	8003642 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000e4a:	2305      	movs	r3, #5
 8000e4c:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000e52:	1d3b      	adds	r3, r7, #4
 8000e54:	4619      	mov	r1, r3
 8000e56:	480d      	ldr	r0, [pc, #52]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000e58:	f003 fdc2 	bl	80049e0 <HAL_ADCEx_InjectedConfigChannel>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_ADC3_Init+0xfa>
  {
    Error_Handler();
 8000e62:	f002 fbee 	bl	8003642 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8000e66:	230c      	movs	r3, #12
 8000e68:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000e6e:	1d3b      	adds	r3, r7, #4
 8000e70:	4619      	mov	r1, r3
 8000e72:	4806      	ldr	r0, [pc, #24]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000e74:	f003 fdb4 	bl	80049e0 <HAL_ADCEx_InjectedConfigChannel>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_ADC3_Init+0x116>
  {
    Error_Handler();
 8000e7e:	f002 fbe0 	bl	8003642 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000e82:	bf00      	nop
 8000e84:	3738      	adds	r7, #56	; 0x38
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	2000024c 	.word	0x2000024c
 8000e90:	50000400 	.word	0x50000400

08000e94 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b08a      	sub	sp, #40	; 0x28
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	2228      	movs	r2, #40	; 0x28
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f009 ffed 	bl	800ae80 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8000ea6:	4b31      	ldr	r3, [pc, #196]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ea8:	4a31      	ldr	r2, [pc, #196]	; (8000f70 <MX_ADC4_Init+0xdc>)
 8000eaa:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000eac:	4b2f      	ldr	r3, [pc, #188]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8000eb2:	4b2e      	ldr	r3, [pc, #184]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000eb8:	4b2c      	ldr	r3, [pc, #176]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eba:	2201      	movs	r2, #1
 8000ebc:	611a      	str	r2, [r3, #16]
  hadc4.Init.ContinuousConvMode = ENABLE;
 8000ebe:	4b2b      	ldr	r3, [pc, #172]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	765a      	strb	r2, [r3, #25]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8000ec4:	4b29      	ldr	r3, [pc, #164]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ecc:	4b27      	ldr	r3, [pc, #156]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	60da      	str	r2, [r3, #12]
  hadc4.Init.NbrOfConversion = 1;
 8000ed2:	4b26      	ldr	r3, [pc, #152]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	61da      	str	r2, [r3, #28]
  hadc4.Init.DMAContinuousRequests = DISABLE;
 8000ed8:	4b24      	ldr	r3, [pc, #144]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ee0:	4b22      	ldr	r3, [pc, #136]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ee2:	2204      	movs	r2, #4
 8000ee4:	615a      	str	r2, [r3, #20]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8000ee6:	4b21      	ldr	r3, [pc, #132]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	761a      	strb	r2, [r3, #24]
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000eec:	4b1f      	ldr	r3, [pc, #124]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8000ef2:	481e      	ldr	r0, [pc, #120]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ef4:	f003 fa4a 	bl	800438c <HAL_ADC_Init>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <MX_ADC4_Init+0x6e>
  {
    Error_Handler();
 8000efe:	f002 fba0 	bl	8003642 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000f02:	2303      	movs	r3, #3
 8000f04:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000f06:	2301      	movs	r3, #1
 8000f08:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000f0e:	2302      	movs	r3, #2
 8000f10:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000f12:	2306      	movs	r3, #6
 8000f14:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000f16:	2340      	movs	r3, #64	; 0x40
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	623b      	str	r3, [r7, #32]
  sConfigInjected.AutoInjectedConv = ENABLE;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	777b      	strb	r3, [r7, #29]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000f22:	2300      	movs	r3, #0
 8000f24:	773b      	strb	r3, [r7, #28]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000f26:	2300      	movs	r3, #0
 8000f28:	77bb      	strb	r3, [r7, #30]
  sConfigInjected.InjectedOffset = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc4, &sConfigInjected) != HAL_OK)
 8000f32:	463b      	mov	r3, r7
 8000f34:	4619      	mov	r1, r3
 8000f36:	480d      	ldr	r0, [pc, #52]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000f38:	f003 fd52 	bl	80049e0 <HAL_ADCEx_InjectedConfigChannel>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_ADC4_Init+0xb2>
  {
    Error_Handler();
 8000f42:	f002 fb7e 	bl	8003642 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000f46:	2304      	movs	r3, #4
 8000f48:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc4, &sConfigInjected) != HAL_OK)
 8000f4e:	463b      	mov	r3, r7
 8000f50:	4619      	mov	r1, r3
 8000f52:	4806      	ldr	r0, [pc, #24]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000f54:	f003 fd44 	bl	80049e0 <HAL_ADCEx_InjectedConfigChannel>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_ADC4_Init+0xce>
  {
    Error_Handler();
 8000f5e:	f002 fb70 	bl	8003642 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8000f62:	bf00      	nop
 8000f64:	3728      	adds	r7, #40	; 0x28
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	2000029c 	.word	0x2000029c
 8000f70:	50000500 	.word	0x50000500

08000f74 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC34_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08e      	sub	sp, #56	; 0x38
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	60da      	str	r2, [r3, #12]
 8000f8a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f94:	d14d      	bne.n	8001032 <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000f96:	4b85      	ldr	r3, [pc, #532]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	4a84      	ldr	r2, [pc, #528]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000f9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fa0:	6153      	str	r3, [r2, #20]
 8000fa2:	4b82      	ldr	r3, [pc, #520]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000faa:	623b      	str	r3, [r7, #32]
 8000fac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fae:	4b7f      	ldr	r3, [pc, #508]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fb0:	695b      	ldr	r3, [r3, #20]
 8000fb2:	4a7e      	ldr	r2, [pc, #504]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fb8:	6153      	str	r3, [r2, #20]
 8000fba:	4b7c      	ldr	r3, [pc, #496]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fbc:	695b      	ldr	r3, [r3, #20]
 8000fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fc2:	61fb      	str	r3, [r7, #28]
 8000fc4:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000fc6:	2307      	movs	r3, #7
 8000fc8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fdc:	f005 fbd0 	bl	8006780 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000fe0:	4b73      	ldr	r3, [pc, #460]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000fe2:	4a74      	ldr	r2, [pc, #464]	; (80011b4 <HAL_ADC_MspInit+0x240>)
 8000fe4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fe6:	4b72      	ldr	r3, [pc, #456]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fec:	4b70      	ldr	r3, [pc, #448]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ff2:	4b6f      	ldr	r3, [pc, #444]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000ff4:	2280      	movs	r2, #128	; 0x80
 8000ff6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ff8:	4b6d      	ldr	r3, [pc, #436]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000ffa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ffe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001000:	4b6b      	ldr	r3, [pc, #428]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001002:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001006:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001008:	4b69      	ldr	r3, [pc, #420]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 800100a:	2220      	movs	r2, #32
 800100c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800100e:	4b68      	ldr	r3, [pc, #416]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001010:	2200      	movs	r2, #0
 8001012:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001014:	4866      	ldr	r0, [pc, #408]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001016:	f005 f988 	bl	800632a <HAL_DMA_Init>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8001020:	f002 fb0f 	bl	8003642 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4a62      	ldr	r2, [pc, #392]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001028:	639a      	str	r2, [r3, #56]	; 0x38
 800102a:	4a61      	ldr	r2, [pc, #388]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 8001030:	e0b7      	b.n	80011a2 <HAL_ADC_MspInit+0x22e>
  else if(adcHandle->Instance==ADC3)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a60      	ldr	r2, [pc, #384]	; (80011b8 <HAL_ADC_MspInit+0x244>)
 8001038:	4293      	cmp	r3, r2
 800103a:	d157      	bne.n	80010ec <HAL_ADC_MspInit+0x178>
    HAL_RCC_ADC34_CLK_ENABLED++;
 800103c:	4b5f      	ldr	r3, [pc, #380]	; (80011bc <HAL_ADC_MspInit+0x248>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	3301      	adds	r3, #1
 8001042:	4a5e      	ldr	r2, [pc, #376]	; (80011bc <HAL_ADC_MspInit+0x248>)
 8001044:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC34_CLK_ENABLED==1){
 8001046:	4b5d      	ldr	r3, [pc, #372]	; (80011bc <HAL_ADC_MspInit+0x248>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d10b      	bne.n	8001066 <HAL_ADC_MspInit+0xf2>
      __HAL_RCC_ADC34_CLK_ENABLE();
 800104e:	4b57      	ldr	r3, [pc, #348]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001050:	695b      	ldr	r3, [r3, #20]
 8001052:	4a56      	ldr	r2, [pc, #344]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001054:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001058:	6153      	str	r3, [r2, #20]
 800105a:	4b54      	ldr	r3, [pc, #336]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800105c:	695b      	ldr	r3, [r3, #20]
 800105e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001062:	61bb      	str	r3, [r7, #24]
 8001064:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001066:	4b51      	ldr	r3, [pc, #324]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001068:	695b      	ldr	r3, [r3, #20]
 800106a:	4a50      	ldr	r2, [pc, #320]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800106c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001070:	6153      	str	r3, [r2, #20]
 8001072:	4b4e      	ldr	r3, [pc, #312]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800107a:	617b      	str	r3, [r7, #20]
 800107c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = BOOST_V_Pin|BATT_CS_Pin|TEMP_COIL_1_Pin;
 800107e:	f242 0303 	movw	r3, #8195	; 0x2003
 8001082:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001084:	2303      	movs	r3, #3
 8001086:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001088:	2300      	movs	r3, #0
 800108a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800108c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001090:	4619      	mov	r1, r3
 8001092:	484b      	ldr	r0, [pc, #300]	; (80011c0 <HAL_ADC_MspInit+0x24c>)
 8001094:	f005 fb74 	bl	8006780 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Channel5;
 8001098:	4b4a      	ldr	r3, [pc, #296]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 800109a:	4a4b      	ldr	r2, [pc, #300]	; (80011c8 <HAL_ADC_MspInit+0x254>)
 800109c:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800109e:	4b49      	ldr	r3, [pc, #292]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80010a4:	4b47      	ldr	r3, [pc, #284]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80010aa:	4b46      	ldr	r3, [pc, #280]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010ac:	2280      	movs	r2, #128	; 0x80
 80010ae:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010b0:	4b44      	ldr	r3, [pc, #272]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010b6:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010b8:	4b42      	ldr	r3, [pc, #264]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010be:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80010c0:	4b40      	ldr	r3, [pc, #256]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010c2:	2220      	movs	r2, #32
 80010c4:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 80010c6:	4b3f      	ldr	r3, [pc, #252]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010cc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80010ce:	483d      	ldr	r0, [pc, #244]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010d0:	f005 f92b 	bl	800632a <HAL_DMA_Init>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <HAL_ADC_MspInit+0x16a>
      Error_Handler();
 80010da:	f002 fab2 	bl	8003642 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a38      	ldr	r2, [pc, #224]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010e2:	639a      	str	r2, [r3, #56]	; 0x38
 80010e4:	4a37      	ldr	r2, [pc, #220]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6253      	str	r3, [r2, #36]	; 0x24
}
 80010ea:	e05a      	b.n	80011a2 <HAL_ADC_MspInit+0x22e>
  else if(adcHandle->Instance==ADC4)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a36      	ldr	r2, [pc, #216]	; (80011cc <HAL_ADC_MspInit+0x258>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d155      	bne.n	80011a2 <HAL_ADC_MspInit+0x22e>
    HAL_RCC_ADC34_CLK_ENABLED++;
 80010f6:	4b31      	ldr	r3, [pc, #196]	; (80011bc <HAL_ADC_MspInit+0x248>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	3301      	adds	r3, #1
 80010fc:	4a2f      	ldr	r2, [pc, #188]	; (80011bc <HAL_ADC_MspInit+0x248>)
 80010fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC34_CLK_ENABLED==1){
 8001100:	4b2e      	ldr	r3, [pc, #184]	; (80011bc <HAL_ADC_MspInit+0x248>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d10b      	bne.n	8001120 <HAL_ADC_MspInit+0x1ac>
      __HAL_RCC_ADC34_CLK_ENABLE();
 8001108:	4b28      	ldr	r3, [pc, #160]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800110a:	695b      	ldr	r3, [r3, #20]
 800110c:	4a27      	ldr	r2, [pc, #156]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800110e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001112:	6153      	str	r3, [r2, #20]
 8001114:	4b25      	ldr	r3, [pc, #148]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001116:	695b      	ldr	r3, [r3, #20]
 8001118:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800111c:	613b      	str	r3, [r7, #16]
 800111e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001120:	4b22      	ldr	r3, [pc, #136]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001122:	695b      	ldr	r3, [r3, #20]
 8001124:	4a21      	ldr	r2, [pc, #132]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001126:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800112a:	6153      	str	r3, [r2, #20]
 800112c:	4b1f      	ldr	r3, [pc, #124]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800112e:	695b      	ldr	r3, [r3, #20]
 8001130:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TEMP_FET_Pin|TEMP_COIL_2_Pin;
 8001138:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800113c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800113e:	2303      	movs	r3, #3
 8001140:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001146:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800114a:	4619      	mov	r1, r3
 800114c:	481c      	ldr	r0, [pc, #112]	; (80011c0 <HAL_ADC_MspInit+0x24c>)
 800114e:	f005 fb17 	bl	8006780 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA2_Channel2;
 8001152:	4b1f      	ldr	r3, [pc, #124]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001154:	4a1f      	ldr	r2, [pc, #124]	; (80011d4 <HAL_ADC_MspInit+0x260>)
 8001156:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001158:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800115a:	2200      	movs	r2, #0
 800115c:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 800115e:	4b1c      	ldr	r3, [pc, #112]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8001164:	4b1a      	ldr	r3, [pc, #104]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001166:	2280      	movs	r2, #128	; 0x80
 8001168:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800116a:	4b19      	ldr	r3, [pc, #100]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800116c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001170:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001172:	4b17      	ldr	r3, [pc, #92]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001174:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001178:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 800117a:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800117c:	2220      	movs	r2, #32
 800117e:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8001180:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001182:	2200      	movs	r2, #0
 8001184:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8001186:	4812      	ldr	r0, [pc, #72]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001188:	f005 f8cf 	bl	800632a <HAL_DMA_Init>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <HAL_ADC_MspInit+0x222>
      Error_Handler();
 8001192:	f002 fa56 	bl	8003642 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a0d      	ldr	r2, [pc, #52]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800119a:	639a      	str	r2, [r3, #56]	; 0x38
 800119c:	4a0c      	ldr	r2, [pc, #48]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6253      	str	r3, [r2, #36]	; 0x24
}
 80011a2:	bf00      	nop
 80011a4:	3738      	adds	r7, #56	; 0x38
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40021000 	.word	0x40021000
 80011b0:	200002ec 	.word	0x200002ec
 80011b4:	40020008 	.word	0x40020008
 80011b8:	50000400 	.word	0x50000400
 80011bc:	200003b8 	.word	0x200003b8
 80011c0:	48000400 	.word	0x48000400
 80011c4:	20000330 	.word	0x20000330
 80011c8:	40020458 	.word	0x40020458
 80011cc:	50000500 	.word	0x50000500
 80011d0:	20000374 	.word	0x20000374
 80011d4:	4002041c 	.word	0x4002041c

080011d8 <start_transmit>:
int8_t delta_x, delta_y;
uint8_t quality;
int32_t integral_x, integral_y;

void start_transmit(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MOUSE_NSS_GPIO_Port, MOUSE_NSS_Pin, GPIO_PIN_RESET);
 80011dc:	2200      	movs	r2, #0
 80011de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011e6:	f005 fc5d 	bl	8006aa4 <HAL_GPIO_WritePin>
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}

080011ee <end_transmit>:

void end_transmit(void)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MOUSE_NSS_GPIO_Port, MOUSE_NSS_Pin, GPIO_PIN_SET);
 80011f2:	2201      	movs	r2, #1
 80011f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011fc:	f005 fc52 	bl	8006aa4 <HAL_GPIO_WritePin>
}
 8001200:	bf00      	nop
 8001202:	bd80      	pop	{r7, pc}

08001204 <reset>:


static void reset(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af02      	add	r7, sp, #8
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 1, 1000);
 800120a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	2301      	movs	r3, #1
 8001212:	4a0e      	ldr	r2, [pc, #56]	; (800124c <reset+0x48>)
 8001214:	490e      	ldr	r1, [pc, #56]	; (8001250 <reset+0x4c>)
 8001216:	480f      	ldr	r0, [pc, #60]	; (8001254 <reset+0x50>)
 8001218:	f007 f92b 	bl	8008472 <HAL_SPI_TransmitReceive>
    end_transmit();
 800121c:	f7ff ffe7 	bl	80011ee <end_transmit>
    // set clk,nss polaryty


    HAL_Delay(1);
 8001220:	2001      	movs	r0, #1
 8001222:	f003 f88f 	bl	8004344 <HAL_Delay>

    HAL_GPIO_WritePin(MOUSE_RST_GPIO_Port, MOUSE_RST_Pin, GPIO_PIN_SET);
 8001226:	2201      	movs	r2, #1
 8001228:	2140      	movs	r1, #64	; 0x40
 800122a:	480b      	ldr	r0, [pc, #44]	; (8001258 <reset+0x54>)
 800122c:	f005 fc3a 	bl	8006aa4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001230:	2001      	movs	r0, #1
 8001232:	f003 f887 	bl	8004344 <HAL_Delay>
    HAL_GPIO_WritePin(MOUSE_RST_GPIO_Port, MOUSE_RST_Pin, GPIO_PIN_RESET);
 8001236:	2200      	movs	r2, #0
 8001238:	2140      	movs	r1, #64	; 0x40
 800123a:	4807      	ldr	r0, [pc, #28]	; (8001258 <reset+0x54>)
 800123c:	f005 fc32 	bl	8006aa4 <HAL_GPIO_WritePin>

    HAL_Delay(250); // waiting for self-test
 8001240:	20fa      	movs	r0, #250	; 0xfa
 8001242:	f003 f87f 	bl	8004344 <HAL_Delay>
}
 8001246:	bf00      	nop
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	200003cc 	.word	0x200003cc
 8001250:	200003bc 	.word	0x200003bc
 8001254:	200004b8 	.word	0x200004b8
 8001258:	48000400 	.word	0x48000400

0800125c <is_connect_ADNS3080>:

bool is_connect_ADNS3080(void){
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af02      	add	r7, sp, #8
    //HAL_GPIO_WritePin(LED_CURRENT_GPIO_Port, LED_CURRENT_Pin, GPIO_PIN_SET);

    reset();
 8001262:	f7ff ffcf 	bl	8001204 <reset>


    start_transmit();
 8001266:	f7ff ffb7 	bl	80011d8 <start_transmit>

    sbuf[0] = ADNS3080_PRODUCT_ID;
 800126a:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <is_connect_ADNS3080+0x4c>)
 800126c:	2200      	movs	r2, #0
 800126e:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 2, 1000);
 8001270:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001274:	9300      	str	r3, [sp, #0]
 8001276:	2302      	movs	r3, #2
 8001278:	4a0c      	ldr	r2, [pc, #48]	; (80012ac <is_connect_ADNS3080+0x50>)
 800127a:	490b      	ldr	r1, [pc, #44]	; (80012a8 <is_connect_ADNS3080+0x4c>)
 800127c:	480c      	ldr	r0, [pc, #48]	; (80012b0 <is_connect_ADNS3080+0x54>)
 800127e:	f007 f8f8 	bl	8008472 <HAL_SPI_TransmitReceive>
    
    end_transmit();
 8001282:	f7ff ffb4 	bl	80011ee <end_transmit>

    p("SPI ID : %d\n", rbuf[1]);
 8001286:	4b09      	ldr	r3, [pc, #36]	; (80012ac <is_connect_ADNS3080+0x50>)
 8001288:	785b      	ldrb	r3, [r3, #1]
 800128a:	4619      	mov	r1, r3
 800128c:	4809      	ldr	r0, [pc, #36]	; (80012b4 <is_connect_ADNS3080+0x58>)
 800128e:	f002 ff19 	bl	80040c4 <p>

    if (rbuf[1] == ADNS3080_PRODUCT_ID_VALUE)
 8001292:	4b06      	ldr	r3, [pc, #24]	; (80012ac <is_connect_ADNS3080+0x50>)
 8001294:	785b      	ldrb	r3, [r3, #1]
 8001296:	2b17      	cmp	r3, #23
 8001298:	d101      	bne.n	800129e <is_connect_ADNS3080+0x42>
    {
        return true;
 800129a:	2301      	movs	r3, #1
 800129c:	e000      	b.n	80012a0 <is_connect_ADNS3080+0x44>
    }
    else
    {
        return false;
 800129e:	2300      	movs	r3, #0
    }
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	200003bc 	.word	0x200003bc
 80012ac:	200003cc 	.word	0x200003cc
 80012b0:	200004b8 	.word	0x200004b8
 80012b4:	0800de08 	.word	0x0800de08

080012b8 <init_ADNS3080>:

void init_ADNS3080(bool ips_1600)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af02      	add	r7, sp, #8
 80012be:	4603      	mov	r3, r0
 80012c0:	71fb      	strb	r3, [r7, #7]
    delta_x = 0;
 80012c2:	4b20      	ldr	r3, [pc, #128]	; (8001344 <init_ADNS3080+0x8c>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	701a      	strb	r2, [r3, #0]
    delta_y = 0;
 80012c8:	4b1f      	ldr	r3, [pc, #124]	; (8001348 <init_ADNS3080+0x90>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	701a      	strb	r2, [r3, #0]
    quality = 0;
 80012ce:	4b1f      	ldr	r3, [pc, #124]	; (800134c <init_ADNS3080+0x94>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
    integral_x = 0;
 80012d4:	4b1e      	ldr	r3, [pc, #120]	; (8001350 <init_ADNS3080+0x98>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
    integral_y = 0;
 80012da:	4b1e      	ldr	r3, [pc, #120]	; (8001354 <init_ADNS3080+0x9c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
    reset();
 80012e0:	f7ff ff90 	bl	8001204 <reset>


    start_transmit();
 80012e4:	f7ff ff78 	bl	80011d8 <start_transmit>

    sbuf[0] = ADNS3080_REG_WRITE & ADNS3080_CONFIGURATION_BITS; // config write
 80012e8:	4b1b      	ldr	r3, [pc, #108]	; (8001358 <init_ADNS3080+0xa0>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 1, 1000);
 80012ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012f2:	9300      	str	r3, [sp, #0]
 80012f4:	2301      	movs	r3, #1
 80012f6:	4a19      	ldr	r2, [pc, #100]	; (800135c <init_ADNS3080+0xa4>)
 80012f8:	4917      	ldr	r1, [pc, #92]	; (8001358 <init_ADNS3080+0xa0>)
 80012fa:	4819      	ldr	r0, [pc, #100]	; (8001360 <init_ADNS3080+0xa8>)
 80012fc:	f007 f8b9 	bl	8008472 <HAL_SPI_TransmitReceive>

    //delay >75us
    for (int i = 0; i < 1000; i++)
 8001300:	2300      	movs	r3, #0
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	e002      	b.n	800130c <init_ADNS3080+0x54>
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	3301      	adds	r3, #1
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001312:	dbf8      	blt.n	8001306 <init_ADNS3080+0x4e>
    {
    }

    uint8_t mouse_config = rbuf[1];
 8001314:	4b11      	ldr	r3, [pc, #68]	; (800135c <init_ADNS3080+0xa4>)
 8001316:	785b      	ldrb	r3, [r3, #1]
 8001318:	72fb      	strb	r3, [r7, #11]
    sbuf[0] = mouse_config | ADNS3080_BIT_1600IPS; // set 1600 ips
 800131a:	7afb      	ldrb	r3, [r7, #11]
 800131c:	f043 0310 	orr.w	r3, r3, #16
 8001320:	b2da      	uxtb	r2, r3
 8001322:	4b0d      	ldr	r3, [pc, #52]	; (8001358 <init_ADNS3080+0xa0>)
 8001324:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 1, 1000);
 8001326:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800132a:	9300      	str	r3, [sp, #0]
 800132c:	2301      	movs	r3, #1
 800132e:	4a0b      	ldr	r2, [pc, #44]	; (800135c <init_ADNS3080+0xa4>)
 8001330:	4909      	ldr	r1, [pc, #36]	; (8001358 <init_ADNS3080+0xa0>)
 8001332:	480b      	ldr	r0, [pc, #44]	; (8001360 <init_ADNS3080+0xa8>)
 8001334:	f007 f89d 	bl	8008472 <HAL_SPI_TransmitReceive>
    
    end_transmit();
 8001338:	f7ff ff59 	bl	80011ee <end_transmit>
}
 800133c:	bf00      	nop
 800133e:	3710      	adds	r7, #16
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	200003dc 	.word	0x200003dc
 8001348:	200003dd 	.word	0x200003dd
 800134c:	200003de 	.word	0x200003de
 8001350:	200003e0 	.word	0x200003e0
 8001354:	200003e4 	.word	0x200003e4
 8001358:	200003bc 	.word	0x200003bc
 800135c:	200003cc 	.word	0x200003cc
 8001360:	200004b8 	.word	0x200004b8

08001364 <update_ADNS3080>:


bool update_ADNS3080(void){
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af02      	add	r7, sp, #8
    
    start_transmit();
 800136a:	f7ff ff35 	bl	80011d8 <start_transmit>

    sbuf[0] = ADNS3080_MOTION_BURST;
 800136e:	4b1f      	ldr	r3, [pc, #124]	; (80013ec <update_ADNS3080+0x88>)
 8001370:	2250      	movs	r2, #80	; 0x50
 8001372:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 8, 1000);
 8001374:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001378:	9300      	str	r3, [sp, #0]
 800137a:	2308      	movs	r3, #8
 800137c:	4a1c      	ldr	r2, [pc, #112]	; (80013f0 <update_ADNS3080+0x8c>)
 800137e:	491b      	ldr	r1, [pc, #108]	; (80013ec <update_ADNS3080+0x88>)
 8001380:	481c      	ldr	r0, [pc, #112]	; (80013f4 <update_ADNS3080+0x90>)
 8001382:	f007 f876 	bl	8008472 <HAL_SPI_TransmitReceive>
    
    end_transmit();
 8001386:	f7ff ff32 	bl	80011ee <end_transmit>
    quality = rbuf[4];
 800138a:	4b19      	ldr	r3, [pc, #100]	; (80013f0 <update_ADNS3080+0x8c>)
 800138c:	791a      	ldrb	r2, [r3, #4]
 800138e:	4b1a      	ldr	r3, [pc, #104]	; (80013f8 <update_ADNS3080+0x94>)
 8001390:	701a      	strb	r2, [r3, #0]
    
    if (rbuf[1] & ADNS3080_BIT_MOTION)
 8001392:	4b17      	ldr	r3, [pc, #92]	; (80013f0 <update_ADNS3080+0x8c>)
 8001394:	785b      	ldrb	r3, [r3, #1]
 8001396:	b25b      	sxtb	r3, r3
 8001398:	2b00      	cmp	r3, #0
 800139a:	da1d      	bge.n	80013d8 <update_ADNS3080+0x74>
    {
        delta_x = (int8_t)rbuf[2];
 800139c:	4b14      	ldr	r3, [pc, #80]	; (80013f0 <update_ADNS3080+0x8c>)
 800139e:	789b      	ldrb	r3, [r3, #2]
 80013a0:	b25a      	sxtb	r2, r3
 80013a2:	4b16      	ldr	r3, [pc, #88]	; (80013fc <update_ADNS3080+0x98>)
 80013a4:	701a      	strb	r2, [r3, #0]
        delta_y = (int8_t)rbuf[3];
 80013a6:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <update_ADNS3080+0x8c>)
 80013a8:	78db      	ldrb	r3, [r3, #3]
 80013aa:	b25a      	sxtb	r2, r3
 80013ac:	4b14      	ldr	r3, [pc, #80]	; (8001400 <update_ADNS3080+0x9c>)
 80013ae:	701a      	strb	r2, [r3, #0]
        integral_x += delta_x;
 80013b0:	4b12      	ldr	r3, [pc, #72]	; (80013fc <update_ADNS3080+0x98>)
 80013b2:	f993 3000 	ldrsb.w	r3, [r3]
 80013b6:	461a      	mov	r2, r3
 80013b8:	4b12      	ldr	r3, [pc, #72]	; (8001404 <update_ADNS3080+0xa0>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4413      	add	r3, r2
 80013be:	4a11      	ldr	r2, [pc, #68]	; (8001404 <update_ADNS3080+0xa0>)
 80013c0:	6013      	str	r3, [r2, #0]
        integral_y += delta_y;
 80013c2:	4b0f      	ldr	r3, [pc, #60]	; (8001400 <update_ADNS3080+0x9c>)
 80013c4:	f993 3000 	ldrsb.w	r3, [r3]
 80013c8:	461a      	mov	r2, r3
 80013ca:	4b0f      	ldr	r3, [pc, #60]	; (8001408 <update_ADNS3080+0xa4>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4413      	add	r3, r2
 80013d0:	4a0d      	ldr	r2, [pc, #52]	; (8001408 <update_ADNS3080+0xa4>)
 80013d2:	6013      	str	r3, [r2, #0]
        return true;
 80013d4:	2301      	movs	r3, #1
 80013d6:	e006      	b.n	80013e6 <update_ADNS3080+0x82>
    }else{
    	delta_x = 0;
 80013d8:	4b08      	ldr	r3, [pc, #32]	; (80013fc <update_ADNS3080+0x98>)
 80013da:	2200      	movs	r2, #0
 80013dc:	701a      	strb	r2, [r3, #0]
    	delta_y = 0;
 80013de:	4b08      	ldr	r3, [pc, #32]	; (8001400 <update_ADNS3080+0x9c>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	701a      	strb	r2, [r3, #0]
    	return false;
 80013e4:	2300      	movs	r3, #0
    }
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	200003bc 	.word	0x200003bc
 80013f0:	200003cc 	.word	0x200003cc
 80013f4:	200004b8 	.word	0x200004b8
 80013f8:	200003de 	.word	0x200003de
 80013fc:	200003dc 	.word	0x200003dc
 8001400:	200003dd 	.word	0x200003dd
 8001404:	200003e0 	.word	0x200003e0
 8001408:	200003e4 	.word	0x200003e4

0800140c <get_DeltaX_ADNS3080>:


int8_t get_DeltaX_ADNS3080(void){
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
    return delta_x;
 8001410:	4b03      	ldr	r3, [pc, #12]	; (8001420 <get_DeltaX_ADNS3080+0x14>)
 8001412:	f993 3000 	ldrsb.w	r3, [r3]
}
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	200003dc 	.word	0x200003dc

08001424 <get_DeltaY_ADNS3080>:
int8_t get_DeltaY_ADNS3080(void){
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
    return delta_y;
 8001428:	4b03      	ldr	r3, [pc, #12]	; (8001438 <get_DeltaY_ADNS3080+0x14>)
 800142a:	f993 3000 	ldrsb.w	r3, [r3]
}
 800142e:	4618      	mov	r0, r3
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	200003dd 	.word	0x200003dd

0800143c <get_Qualty_ADNS3080>:
uint8_t get_Qualty_ADNS3080(void){
 800143c:	b480      	push	{r7}
 800143e:	af00      	add	r7, sp, #0
    return quality;
 8001440:	4b03      	ldr	r3, [pc, #12]	; (8001450 <get_Qualty_ADNS3080+0x14>)
 8001442:	781b      	ldrb	r3, [r3, #0]
}
 8001444:	4618      	mov	r0, r3
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	200003de 	.word	0x200003de

08001454 <get_X_ADNS3080>:

void clear_XY_ADNS3080(void){
    integral_x = 0;
    integral_y = 0;
}
int32_t get_X_ADNS3080(void){
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
    return integral_x;
 8001458:	4b03      	ldr	r3, [pc, #12]	; (8001468 <get_X_ADNS3080+0x14>)
 800145a:	681b      	ldr	r3, [r3, #0]
}
 800145c:	4618      	mov	r0, r3
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	200003e0 	.word	0x200003e0

0800146c <get_Y_ADNS3080>:
int32_t get_Y_ADNS3080(void){
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
    return integral_y;
 8001470:	4b03      	ldr	r3, [pc, #12]	; (8001480 <get_Y_ADNS3080+0x14>)
 8001472:	681b      	ldr	r3, [r3, #0]
}
 8001474:	4618      	mov	r0, r3
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	200003e4 	.word	0x200003e4

08001484 <frame_print_ADNS3080>:

void frame_print_ADNS3080(void){
 8001484:	b5b0      	push	{r4, r5, r7, lr}
 8001486:	b08a      	sub	sp, #40	; 0x28
 8001488:	af02      	add	r7, sp, #8
    char scale[] = "#987654321-,.'` ";
 800148a:	4b30      	ldr	r3, [pc, #192]	; (800154c <frame_print_ADNS3080+0xc8>)
 800148c:	1d3c      	adds	r4, r7, #4
 800148e:	461d      	mov	r5, r3
 8001490:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001492:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001494:	682b      	ldr	r3, [r5, #0]
 8001496:	7023      	strb	r3, [r4, #0]
    sbuf[0] = ADNS3080_FRAME_CAPTURE | ADNS3080_REG_WRITE; // frame capture write
 8001498:	4b2d      	ldr	r3, [pc, #180]	; (8001550 <frame_print_ADNS3080+0xcc>)
 800149a:	2293      	movs	r2, #147	; 0x93
 800149c:	701a      	strb	r2, [r3, #0]
    sbuf[1] = ADNS3080_FRAME_CAPTURE_START;
 800149e:	4b2c      	ldr	r3, [pc, #176]	; (8001550 <frame_print_ADNS3080+0xcc>)
 80014a0:	2283      	movs	r2, #131	; 0x83
 80014a2:	705a      	strb	r2, [r3, #1]
    start_transmit();
 80014a4:	f7ff fe98 	bl	80011d8 <start_transmit>
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 2, 1000);
 80014a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ac:	9300      	str	r3, [sp, #0]
 80014ae:	2302      	movs	r3, #2
 80014b0:	4a28      	ldr	r2, [pc, #160]	; (8001554 <frame_print_ADNS3080+0xd0>)
 80014b2:	4927      	ldr	r1, [pc, #156]	; (8001550 <frame_print_ADNS3080+0xcc>)
 80014b4:	4828      	ldr	r0, [pc, #160]	; (8001558 <frame_print_ADNS3080+0xd4>)
 80014b6:	f006 ffdc 	bl	8008472 <HAL_SPI_TransmitReceive>
    end_transmit();
 80014ba:	f7ff fe98 	bl	80011ee <end_transmit>
    HAL_Delay(2);
 80014be:	2002      	movs	r0, #2
 80014c0:	f002 ff40 	bl	8004344 <HAL_Delay>

    for (int pixel_x = 0; pixel_x < ADNS3080_PIXELS_X; pixel_x++)
 80014c4:	2300      	movs	r3, #0
 80014c6:	61fb      	str	r3, [r7, #28]
 80014c8:	e036      	b.n	8001538 <frame_print_ADNS3080+0xb4>
    {
        for (int pixel_y = 0; pixel_y < ADNS3080_PIXELS_Y; pixel_y++)
 80014ca:	2300      	movs	r3, #0
 80014cc:	61bb      	str	r3, [r7, #24]
 80014ce:	e02a      	b.n	8001526 <frame_print_ADNS3080+0xa2>
        {
            sbuf[0] = ADNS3080_FRAME_CAPTURE; // frame capture
 80014d0:	4b1f      	ldr	r3, [pc, #124]	; (8001550 <frame_print_ADNS3080+0xcc>)
 80014d2:	2213      	movs	r2, #19
 80014d4:	701a      	strb	r2, [r3, #0]
            start_transmit();
 80014d6:	f7ff fe7f 	bl	80011d8 <start_transmit>
            HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 2, 1000);
 80014da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014de:	9300      	str	r3, [sp, #0]
 80014e0:	2302      	movs	r3, #2
 80014e2:	4a1c      	ldr	r2, [pc, #112]	; (8001554 <frame_print_ADNS3080+0xd0>)
 80014e4:	491a      	ldr	r1, [pc, #104]	; (8001550 <frame_print_ADNS3080+0xcc>)
 80014e6:	481c      	ldr	r0, [pc, #112]	; (8001558 <frame_print_ADNS3080+0xd4>)
 80014e8:	f006 ffc3 	bl	8008472 <HAL_SPI_TransmitReceive>
            end_transmit();
 80014ec:	f7ff fe7f 	bl	80011ee <end_transmit>

            p("%c ", scale[(rbuf[1] % 0x3F) >> 2]);
 80014f0:	4b18      	ldr	r3, [pc, #96]	; (8001554 <frame_print_ADNS3080+0xd0>)
 80014f2:	785a      	ldrb	r2, [r3, #1]
 80014f4:	4b19      	ldr	r3, [pc, #100]	; (800155c <frame_print_ADNS3080+0xd8>)
 80014f6:	fba3 1302 	umull	r1, r3, r3, r2
 80014fa:	1ad1      	subs	r1, r2, r3
 80014fc:	0849      	lsrs	r1, r1, #1
 80014fe:	440b      	add	r3, r1
 8001500:	0959      	lsrs	r1, r3, #5
 8001502:	460b      	mov	r3, r1
 8001504:	019b      	lsls	r3, r3, #6
 8001506:	1a5b      	subs	r3, r3, r1
 8001508:	1ad3      	subs	r3, r2, r3
 800150a:	b2db      	uxtb	r3, r3
 800150c:	089b      	lsrs	r3, r3, #2
 800150e:	b2db      	uxtb	r3, r3
 8001510:	3320      	adds	r3, #32
 8001512:	443b      	add	r3, r7
 8001514:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001518:	4619      	mov	r1, r3
 800151a:	4811      	ldr	r0, [pc, #68]	; (8001560 <frame_print_ADNS3080+0xdc>)
 800151c:	f002 fdd2 	bl	80040c4 <p>
        for (int pixel_y = 0; pixel_y < ADNS3080_PIXELS_Y; pixel_y++)
 8001520:	69bb      	ldr	r3, [r7, #24]
 8001522:	3301      	adds	r3, #1
 8001524:	61bb      	str	r3, [r7, #24]
 8001526:	69bb      	ldr	r3, [r7, #24]
 8001528:	2b1d      	cmp	r3, #29
 800152a:	ddd1      	ble.n	80014d0 <frame_print_ADNS3080+0x4c>
        }
        p("\n");
 800152c:	480d      	ldr	r0, [pc, #52]	; (8001564 <frame_print_ADNS3080+0xe0>)
 800152e:	f002 fdc9 	bl	80040c4 <p>
    for (int pixel_x = 0; pixel_x < ADNS3080_PIXELS_X; pixel_x++)
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	3301      	adds	r3, #1
 8001536:	61fb      	str	r3, [r7, #28]
 8001538:	69fb      	ldr	r3, [r7, #28]
 800153a:	2b1d      	cmp	r3, #29
 800153c:	ddc5      	ble.n	80014ca <frame_print_ADNS3080+0x46>
    }
    p("\n\n");
 800153e:	480a      	ldr	r0, [pc, #40]	; (8001568 <frame_print_ADNS3080+0xe4>)
 8001540:	f002 fdc0 	bl	80040c4 <p>
}
 8001544:	bf00      	nop
 8001546:	3720      	adds	r7, #32
 8001548:	46bd      	mov	sp, r7
 800154a:	bdb0      	pop	{r4, r5, r7, pc}
 800154c:	0800de24 	.word	0x0800de24
 8001550:	200003bc 	.word	0x200003bc
 8001554:	200003cc 	.word	0x200003cc
 8001558:	200004b8 	.word	0x200004b8
 800155c:	04104105 	.word	0x04104105
 8001560:	0800de18 	.word	0x0800de18
 8001564:	0800de1c 	.word	0x0800de1c
 8001568:	0800de20 	.word	0x0800de20

0800156c <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8001570:	4b17      	ldr	r3, [pc, #92]	; (80015d0 <MX_CAN_Init+0x64>)
 8001572:	4a18      	ldr	r2, [pc, #96]	; (80015d4 <MX_CAN_Init+0x68>)
 8001574:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 8001576:	4b16      	ldr	r3, [pc, #88]	; (80015d0 <MX_CAN_Init+0x64>)
 8001578:	2202      	movs	r2, #2
 800157a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800157c:	4b14      	ldr	r3, [pc, #80]	; (80015d0 <MX_CAN_Init+0x64>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001582:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <MX_CAN_Init+0x64>)
 8001584:	2200      	movs	r2, #0
 8001586:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_9TQ;
 8001588:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <MX_CAN_Init+0x64>)
 800158a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800158e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_8TQ;
 8001590:	4b0f      	ldr	r3, [pc, #60]	; (80015d0 <MX_CAN_Init+0x64>)
 8001592:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 8001596:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001598:	4b0d      	ldr	r3, [pc, #52]	; (80015d0 <MX_CAN_Init+0x64>)
 800159a:	2200      	movs	r2, #0
 800159c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800159e:	4b0c      	ldr	r3, [pc, #48]	; (80015d0 <MX_CAN_Init+0x64>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80015a4:	4b0a      	ldr	r3, [pc, #40]	; (80015d0 <MX_CAN_Init+0x64>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80015aa:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <MX_CAN_Init+0x64>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80015b0:	4b07      	ldr	r3, [pc, #28]	; (80015d0 <MX_CAN_Init+0x64>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80015b6:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <MX_CAN_Init+0x64>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80015bc:	4804      	ldr	r0, [pc, #16]	; (80015d0 <MX_CAN_Init+0x64>)
 80015be:	f003 ff53 	bl	8005468 <HAL_CAN_Init>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80015c8:	f002 f83b 	bl	8003642 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80015cc:	bf00      	nop
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	200003e8 	.word	0x200003e8
 80015d4:	40006400 	.word	0x40006400

080015d8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b08a      	sub	sp, #40	; 0x28
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e0:	f107 0314 	add.w	r3, r7, #20
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	605a      	str	r2, [r3, #4]
 80015ea:	609a      	str	r2, [r3, #8]
 80015ec:	60da      	str	r2, [r3, #12]
 80015ee:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a1c      	ldr	r2, [pc, #112]	; (8001668 <HAL_CAN_MspInit+0x90>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d131      	bne.n	800165e <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80015fa:	4b1c      	ldr	r3, [pc, #112]	; (800166c <HAL_CAN_MspInit+0x94>)
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	4a1b      	ldr	r2, [pc, #108]	; (800166c <HAL_CAN_MspInit+0x94>)
 8001600:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001604:	61d3      	str	r3, [r2, #28]
 8001606:	4b19      	ldr	r3, [pc, #100]	; (800166c <HAL_CAN_MspInit+0x94>)
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800160e:	613b      	str	r3, [r7, #16]
 8001610:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001612:	4b16      	ldr	r3, [pc, #88]	; (800166c <HAL_CAN_MspInit+0x94>)
 8001614:	695b      	ldr	r3, [r3, #20]
 8001616:	4a15      	ldr	r2, [pc, #84]	; (800166c <HAL_CAN_MspInit+0x94>)
 8001618:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800161c:	6153      	str	r3, [r2, #20]
 800161e:	4b13      	ldr	r3, [pc, #76]	; (800166c <HAL_CAN_MspInit+0x94>)
 8001620:	695b      	ldr	r3, [r3, #20]
 8001622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001626:	60fb      	str	r3, [r7, #12]
 8001628:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800162a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800162e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001630:	2302      	movs	r3, #2
 8001632:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001634:	2300      	movs	r3, #0
 8001636:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001638:	2303      	movs	r3, #3
 800163a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800163c:	2309      	movs	r3, #9
 800163e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001640:	f107 0314 	add.w	r3, r7, #20
 8001644:	4619      	mov	r1, r3
 8001646:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800164a:	f005 f899 	bl	8006780 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 1, 0);
 800164e:	2200      	movs	r2, #0
 8001650:	2101      	movs	r1, #1
 8001652:	2014      	movs	r0, #20
 8001654:	f004 fe33 	bl	80062be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8001658:	2014      	movs	r0, #20
 800165a:	f004 fe4c 	bl	80062f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 800165e:	bf00      	nop
 8001660:	3728      	adds	r7, #40	; 0x28
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40006400 	.word	0x40006400
 800166c:	40021000 	.word	0x40021000

08001670 <CAN_Filter_Init>:
  /* USER CODE END CAN_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void CAN_Filter_Init(void) {
 8001670:	b580      	push	{r7, lr}
 8001672:	b08a      	sub	sp, #40	; 0x28
 8001674:	af00      	add	r7, sp, #0
  CAN_FilterTypeDef sFilterConfig;
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
 8001676:	2301      	movs	r3, #1
 8001678:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 800167a:	2300      	movs	r3, #0
 800167c:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterBank = 0;
 800167e:	2300      	movs	r3, #0
 8001680:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterIdHigh = (0x00) << 5;
 8001682:	2300      	movs	r3, #0
 8001684:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = (0x100) << 5;
 8001686:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800168a:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = (0x010) << 5;
 800168c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001690:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = (0x110) << 5;
 8001692:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 8001696:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001698:	2300      	movs	r3, #0
 800169a:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 800169c:	2301      	movs	r3, #1
 800169e:	623b      	str	r3, [r7, #32]
  sFilterConfig.SlaveStartFilterBank = 0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK) {
 80016a4:	463b      	mov	r3, r7
 80016a6:	4619      	mov	r1, r3
 80016a8:	480a      	ldr	r0, [pc, #40]	; (80016d4 <CAN_Filter_Init+0x64>)
 80016aa:	f003 ffd8 	bl	800565e <HAL_CAN_ConfigFilter>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d001      	beq.n	80016b8 <CAN_Filter_Init+0x48>
    Error_Handler();
 80016b4:	f001 ffc5 	bl	8003642 <Error_Handler>
  }
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 80016b8:	2102      	movs	r1, #2
 80016ba:	4806      	ldr	r0, [pc, #24]	; (80016d4 <CAN_Filter_Init+0x64>)
 80016bc:	f004 facf 	bl	8005c5e <HAL_CAN_ActivateNotification>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <CAN_Filter_Init+0x5a>
    Error_Handler();
 80016c6:	f001 ffbc 	bl	8003642 <Error_Handler>
  }
}
 80016ca:	bf00      	nop
 80016cc:	3728      	adds	r7, #40	; 0x28
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	200003e8 	.word	0x200003e8

080016d8 <sendCanTemp>:

static CAN_TxHeaderTypeDef can_header;
static uint8_t can_data[8];
static uint32_t can_mailbox;
static uint8_to_float_t tx;
void sendCanTemp(uint8_t temp_fet, uint8_t temp_coil_1, uint8_t temp_coil_2) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	71fb      	strb	r3, [r7, #7]
 80016e2:	460b      	mov	r3, r1
 80016e4:	71bb      	strb	r3, [r7, #6]
 80016e6:	4613      	mov	r3, r2
 80016e8:	717b      	strb	r3, [r7, #5]

  can_header.StdId = 0x224;
 80016ea:	4b11      	ldr	r3, [pc, #68]	; (8001730 <sendCanTemp+0x58>)
 80016ec:	f44f 7209 	mov.w	r2, #548	; 0x224
 80016f0:	601a      	str	r2, [r3, #0]
  can_header.RTR = CAN_RTR_DATA;
 80016f2:	4b0f      	ldr	r3, [pc, #60]	; (8001730 <sendCanTemp+0x58>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	60da      	str	r2, [r3, #12]
  can_header.DLC = 8;
 80016f8:	4b0d      	ldr	r3, [pc, #52]	; (8001730 <sendCanTemp+0x58>)
 80016fa:	2208      	movs	r2, #8
 80016fc:	611a      	str	r2, [r3, #16]
  can_header.TransmitGlobalTime = DISABLE;
 80016fe:	4b0c      	ldr	r3, [pc, #48]	; (8001730 <sendCanTemp+0x58>)
 8001700:	2200      	movs	r2, #0
 8001702:	751a      	strb	r2, [r3, #20]
  can_data[0] = temp_fet;
 8001704:	4a0b      	ldr	r2, [pc, #44]	; (8001734 <sendCanTemp+0x5c>)
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	7013      	strb	r3, [r2, #0]
  can_data[1] = temp_coil_1;
 800170a:	4a0a      	ldr	r2, [pc, #40]	; (8001734 <sendCanTemp+0x5c>)
 800170c:	79bb      	ldrb	r3, [r7, #6]
 800170e:	7053      	strb	r3, [r2, #1]
  can_data[2] = temp_coil_2;
 8001710:	4a08      	ldr	r2, [pc, #32]	; (8001734 <sendCanTemp+0x5c>)
 8001712:	797b      	ldrb	r3, [r7, #5]
 8001714:	7093      	strb	r3, [r2, #2]
  can_data[3] = 1;
 8001716:	4b07      	ldr	r3, [pc, #28]	; (8001734 <sendCanTemp+0x5c>)
 8001718:	2201      	movs	r2, #1
 800171a:	70da      	strb	r2, [r3, #3]
  HAL_CAN_AddTxMessage(&hcan, &can_header, can_data, &can_mailbox);
 800171c:	4b06      	ldr	r3, [pc, #24]	; (8001738 <sendCanTemp+0x60>)
 800171e:	4a05      	ldr	r2, [pc, #20]	; (8001734 <sendCanTemp+0x5c>)
 8001720:	4903      	ldr	r1, [pc, #12]	; (8001730 <sendCanTemp+0x58>)
 8001722:	4806      	ldr	r0, [pc, #24]	; (800173c <sendCanTemp+0x64>)
 8001724:	f004 f8a9 	bl	800587a <HAL_CAN_AddTxMessage>
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20000410 	.word	0x20000410
 8001734:	20000428 	.word	0x20000428
 8001738:	20000430 	.word	0x20000430
 800173c:	200003e8 	.word	0x200003e8

08001740 <sendCanMouse>:

void sendCanMouse(int16_t delta_x, int16_t delta_y, uint16_t quality) {
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	80fb      	strh	r3, [r7, #6]
 800174a:	460b      	mov	r3, r1
 800174c:	80bb      	strh	r3, [r7, #4]
 800174e:	4613      	mov	r3, r2
 8001750:	807b      	strh	r3, [r7, #2]
  can_header.StdId = 0x240;
 8001752:	4b10      	ldr	r3, [pc, #64]	; (8001794 <sendCanMouse+0x54>)
 8001754:	f44f 7210 	mov.w	r2, #576	; 0x240
 8001758:	601a      	str	r2, [r3, #0]
  can_header.RTR = CAN_RTR_DATA;
 800175a:	4b0e      	ldr	r3, [pc, #56]	; (8001794 <sendCanMouse+0x54>)
 800175c:	2200      	movs	r2, #0
 800175e:	60da      	str	r2, [r3, #12]
  can_header.DLC = 4;
 8001760:	4b0c      	ldr	r3, [pc, #48]	; (8001794 <sendCanMouse+0x54>)
 8001762:	2204      	movs	r2, #4
 8001764:	611a      	str	r2, [r3, #16]
  can_header.TransmitGlobalTime = DISABLE;
 8001766:	4b0b      	ldr	r3, [pc, #44]	; (8001794 <sendCanMouse+0x54>)
 8001768:	2200      	movs	r2, #0
 800176a:	751a      	strb	r2, [r3, #20]
  tx.mouse.delta_x = delta_x;
 800176c:	4a0a      	ldr	r2, [pc, #40]	; (8001798 <sendCanMouse+0x58>)
 800176e:	88fb      	ldrh	r3, [r7, #6]
 8001770:	8013      	strh	r3, [r2, #0]
  tx.mouse.delta_y = delta_y;
 8001772:	4a09      	ldr	r2, [pc, #36]	; (8001798 <sendCanMouse+0x58>)
 8001774:	88bb      	ldrh	r3, [r7, #4]
 8001776:	8053      	strh	r3, [r2, #2]
  tx.mouse.quality = quality;
 8001778:	4a07      	ldr	r2, [pc, #28]	; (8001798 <sendCanMouse+0x58>)
 800177a:	887b      	ldrh	r3, [r7, #2]
 800177c:	8093      	strh	r3, [r2, #4]
  HAL_CAN_AddTxMessage(&hcan, &can_header, tx.data, &can_mailbox);
 800177e:	4b07      	ldr	r3, [pc, #28]	; (800179c <sendCanMouse+0x5c>)
 8001780:	4a05      	ldr	r2, [pc, #20]	; (8001798 <sendCanMouse+0x58>)
 8001782:	4904      	ldr	r1, [pc, #16]	; (8001794 <sendCanMouse+0x54>)
 8001784:	4806      	ldr	r0, [pc, #24]	; (80017a0 <sendCanMouse+0x60>)
 8001786:	f004 f878 	bl	800587a <HAL_CAN_AddTxMessage>
}
 800178a:	bf00      	nop
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000410 	.word	0x20000410
 8001798:	20000434 	.word	0x20000434
 800179c:	20000430 	.word	0x20000430
 80017a0:	200003e8 	.word	0x200003e8

080017a4 <sendCanError>:

void sendCanError(uint16_t type, uint32_t data) {
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	4603      	mov	r3, r0
 80017ac:	6039      	str	r1, [r7, #0]
 80017ae:	80fb      	strh	r3, [r7, #6]

  can_header.StdId = 0x0;
 80017b0:	4b12      	ldr	r3, [pc, #72]	; (80017fc <sendCanError+0x58>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
  can_header.RTR = CAN_RTR_DATA;
 80017b6:	4b11      	ldr	r3, [pc, #68]	; (80017fc <sendCanError+0x58>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	60da      	str	r2, [r3, #12]
  can_header.DLC = 8;
 80017bc:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <sendCanError+0x58>)
 80017be:	2208      	movs	r2, #8
 80017c0:	611a      	str	r2, [r3, #16]
  can_header.TransmitGlobalTime = DISABLE;
 80017c2:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <sendCanError+0x58>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	751a      	strb	r2, [r3, #20]
  can_data[0] = 0;
 80017c8:	4b0d      	ldr	r3, [pc, #52]	; (8001800 <sendCanError+0x5c>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	701a      	strb	r2, [r3, #0]
  can_data[1] = 0;
 80017ce:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <sendCanError+0x5c>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	705a      	strb	r2, [r3, #1]
  can_data[2] = type;
 80017d4:	88fb      	ldrh	r3, [r7, #6]
 80017d6:	b2da      	uxtb	r2, r3
 80017d8:	4b09      	ldr	r3, [pc, #36]	; (8001800 <sendCanError+0x5c>)
 80017da:	709a      	strb	r2, [r3, #2]
  can_data[3] = type >> 8;
 80017dc:	88fb      	ldrh	r3, [r7, #6]
 80017de:	0a1b      	lsrs	r3, r3, #8
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	b2da      	uxtb	r2, r3
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <sendCanError+0x5c>)
 80017e6:	70da      	strb	r2, [r3, #3]
  HAL_CAN_AddTxMessage(&hcan, &can_header, can_data, &can_mailbox);
 80017e8:	4b06      	ldr	r3, [pc, #24]	; (8001804 <sendCanError+0x60>)
 80017ea:	4a05      	ldr	r2, [pc, #20]	; (8001800 <sendCanError+0x5c>)
 80017ec:	4903      	ldr	r1, [pc, #12]	; (80017fc <sendCanError+0x58>)
 80017ee:	4806      	ldr	r0, [pc, #24]	; (8001808 <sendCanError+0x64>)
 80017f0:	f004 f843 	bl	800587a <HAL_CAN_AddTxMessage>
}
 80017f4:	bf00      	nop
 80017f6:	3708      	adds	r7, #8
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	20000410 	.word	0x20000410
 8001800:	20000428 	.word	0x20000428
 8001804:	20000430 	.word	0x20000430
 8001808:	200003e8 	.word	0x200003e8

0800180c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001812:	4b1e      	ldr	r3, [pc, #120]	; (800188c <MX_DMA_Init+0x80>)
 8001814:	695b      	ldr	r3, [r3, #20]
 8001816:	4a1d      	ldr	r2, [pc, #116]	; (800188c <MX_DMA_Init+0x80>)
 8001818:	f043 0302 	orr.w	r3, r3, #2
 800181c:	6153      	str	r3, [r2, #20]
 800181e:	4b1b      	ldr	r3, [pc, #108]	; (800188c <MX_DMA_Init+0x80>)
 8001820:	695b      	ldr	r3, [r3, #20]
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	607b      	str	r3, [r7, #4]
 8001828:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800182a:	4b18      	ldr	r3, [pc, #96]	; (800188c <MX_DMA_Init+0x80>)
 800182c:	695b      	ldr	r3, [r3, #20]
 800182e:	4a17      	ldr	r2, [pc, #92]	; (800188c <MX_DMA_Init+0x80>)
 8001830:	f043 0301 	orr.w	r3, r3, #1
 8001834:	6153      	str	r3, [r2, #20]
 8001836:	4b15      	ldr	r3, [pc, #84]	; (800188c <MX_DMA_Init+0x80>)
 8001838:	695b      	ldr	r3, [r3, #20]
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	603b      	str	r3, [r7, #0]
 8001840:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001842:	2200      	movs	r2, #0
 8001844:	2100      	movs	r1, #0
 8001846:	200b      	movs	r0, #11
 8001848:	f004 fd39 	bl	80062be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800184c:	200b      	movs	r0, #11
 800184e:	f004 fd52 	bl	80062f6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001852:	2200      	movs	r2, #0
 8001854:	2100      	movs	r1, #0
 8001856:	200e      	movs	r0, #14
 8001858:	f004 fd31 	bl	80062be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800185c:	200e      	movs	r0, #14
 800185e:	f004 fd4a 	bl	80062f6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 8001862:	2200      	movs	r2, #0
 8001864:	2100      	movs	r1, #0
 8001866:	2039      	movs	r0, #57	; 0x39
 8001868:	f004 fd29 	bl	80062be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 800186c:	2039      	movs	r0, #57	; 0x39
 800186e:	f004 fd42 	bl	80062f6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8001872:	2200      	movs	r2, #0
 8001874:	2100      	movs	r1, #0
 8001876:	203c      	movs	r0, #60	; 0x3c
 8001878:	f004 fd21 	bl	80062be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 800187c:	203c      	movs	r0, #60	; 0x3c
 800187e:	f004 fd3a 	bl	80062f6 <HAL_NVIC_EnableIRQ>

}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	40021000 	.word	0x40021000

08001890 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b08a      	sub	sp, #40	; 0x28
 8001894:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001896:	f107 0314 	add.w	r3, r7, #20
 800189a:	2200      	movs	r2, #0
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	605a      	str	r2, [r3, #4]
 80018a0:	609a      	str	r2, [r3, #8]
 80018a2:	60da      	str	r2, [r3, #12]
 80018a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018a6:	4b41      	ldr	r3, [pc, #260]	; (80019ac <MX_GPIO_Init+0x11c>)
 80018a8:	695b      	ldr	r3, [r3, #20]
 80018aa:	4a40      	ldr	r2, [pc, #256]	; (80019ac <MX_GPIO_Init+0x11c>)
 80018ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80018b0:	6153      	str	r3, [r2, #20]
 80018b2:	4b3e      	ldr	r3, [pc, #248]	; (80019ac <MX_GPIO_Init+0x11c>)
 80018b4:	695b      	ldr	r3, [r3, #20]
 80018b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80018ba:	613b      	str	r3, [r7, #16]
 80018bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018be:	4b3b      	ldr	r3, [pc, #236]	; (80019ac <MX_GPIO_Init+0x11c>)
 80018c0:	695b      	ldr	r3, [r3, #20]
 80018c2:	4a3a      	ldr	r2, [pc, #232]	; (80019ac <MX_GPIO_Init+0x11c>)
 80018c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80018c8:	6153      	str	r3, [r2, #20]
 80018ca:	4b38      	ldr	r3, [pc, #224]	; (80019ac <MX_GPIO_Init+0x11c>)
 80018cc:	695b      	ldr	r3, [r3, #20]
 80018ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d6:	4b35      	ldr	r3, [pc, #212]	; (80019ac <MX_GPIO_Init+0x11c>)
 80018d8:	695b      	ldr	r3, [r3, #20]
 80018da:	4a34      	ldr	r2, [pc, #208]	; (80019ac <MX_GPIO_Init+0x11c>)
 80018dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018e0:	6153      	str	r3, [r2, #20]
 80018e2:	4b32      	ldr	r3, [pc, #200]	; (80019ac <MX_GPIO_Init+0x11c>)
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ea:	60bb      	str	r3, [r7, #8]
 80018ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ee:	4b2f      	ldr	r3, [pc, #188]	; (80019ac <MX_GPIO_Init+0x11c>)
 80018f0:	695b      	ldr	r3, [r3, #20]
 80018f2:	4a2e      	ldr	r2, [pc, #184]	; (80019ac <MX_GPIO_Init+0x11c>)
 80018f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018f8:	6153      	str	r3, [r2, #20]
 80018fa:	4b2c      	ldr	r3, [pc, #176]	; (80019ac <MX_GPIO_Init+0x11c>)
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_1_Pin|LED_2_Pin|LED_3_Pin, GPIO_PIN_RESET);
 8001906:	2200      	movs	r2, #0
 8001908:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 800190c:	4828      	ldr	r0, [pc, #160]	; (80019b0 <MX_GPIO_Init+0x120>)
 800190e:	f005 f8c9 	bl	8006aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_CURRENT_Pin|MOUSE_NSS_Pin, GPIO_PIN_RESET);
 8001912:	2200      	movs	r2, #0
 8001914:	f248 0110 	movw	r1, #32784	; 0x8010
 8001918:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800191c:	f005 f8c2 	bl	8006aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, POWER_SW_EN_Pin|LED_4_Pin|LED_5_Pin|MOUSE_RST_Pin, GPIO_PIN_RESET);
 8001920:	2200      	movs	r2, #0
 8001922:	f640 4144 	movw	r1, #3140	; 0xc44
 8001926:	4823      	ldr	r0, [pc, #140]	; (80019b4 <MX_GPIO_Init+0x124>)
 8001928:	f005 f8bc 	bl	8006aa4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin;
 800192c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001930:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001932:	2301      	movs	r3, #1
 8001934:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193a:	2300      	movs	r3, #0
 800193c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800193e:	f107 0314 	add.w	r3, r7, #20
 8001942:	4619      	mov	r1, r3
 8001944:	481a      	ldr	r0, [pc, #104]	; (80019b0 <MX_GPIO_Init+0x120>)
 8001946:	f004 ff1b 	bl	8006780 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED_CURRENT_Pin|MOUSE_NSS_Pin;
 800194a:	f248 0310 	movw	r3, #32784	; 0x8010
 800194e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001950:	2301      	movs	r3, #1
 8001952:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001958:	2300      	movs	r3, #0
 800195a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195c:	f107 0314 	add.w	r3, r7, #20
 8001960:	4619      	mov	r1, r3
 8001962:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001966:	f004 ff0b 	bl	8006780 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = POWER_SW_EN_Pin|LED_4_Pin|LED_5_Pin|MOUSE_RST_Pin;
 800196a:	f640 4344 	movw	r3, #3140	; 0xc44
 800196e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001970:	2301      	movs	r3, #1
 8001972:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001978:	2300      	movs	r3, #0
 800197a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800197c:	f107 0314 	add.w	r3, r7, #20
 8001980:	4619      	mov	r1, r3
 8001982:	480c      	ldr	r0, [pc, #48]	; (80019b4 <MX_GPIO_Init+0x124>)
 8001984:	f004 fefc 	bl	8006780 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SW_1_Pin|SW_2_Pin;
 8001988:	f44f 7340 	mov.w	r3, #768	; 0x300
 800198c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800198e:	2300      	movs	r3, #0
 8001990:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001992:	2301      	movs	r3, #1
 8001994:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001996:	f107 0314 	add.w	r3, r7, #20
 800199a:	4619      	mov	r1, r3
 800199c:	4805      	ldr	r0, [pc, #20]	; (80019b4 <MX_GPIO_Init+0x124>)
 800199e:	f004 feef 	bl	8006780 <HAL_GPIO_Init>

}
 80019a2:	bf00      	nop
 80019a4:	3728      	adds	r7, #40	; 0x28
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40021000 	.word	0x40021000
 80019b0:	48000800 	.word	0x48000800
 80019b4:	48000400 	.word	0x48000400

080019b8 <powerOutputEnable>:

/* USER CODE BEGIN 2 */
void powerOutputEnable(void) { HAL_GPIO_WritePin(POWER_SW_EN_GPIO_Port, POWER_SW_EN_Pin, GPIO_PIN_SET); }
 80019b8:	b580      	push	{r7, lr}
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	2201      	movs	r2, #1
 80019be:	2104      	movs	r1, #4
 80019c0:	4802      	ldr	r0, [pc, #8]	; (80019cc <powerOutputEnable+0x14>)
 80019c2:	f005 f86f 	bl	8006aa4 <HAL_GPIO_WritePin>
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	48000400 	.word	0x48000400

080019d0 <powerOutputDisable>:
void powerOutputDisable(void) { HAL_GPIO_WritePin(POWER_SW_EN_GPIO_Port, POWER_SW_EN_Pin, GPIO_PIN_RESET); }
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	2200      	movs	r2, #0
 80019d6:	2104      	movs	r1, #4
 80019d8:	4802      	ldr	r0, [pc, #8]	; (80019e4 <powerOutputDisable+0x14>)
 80019da:	f005 f863 	bl	8006aa4 <HAL_GPIO_WritePin>
 80019de:	bf00      	nop
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	48000400 	.word	0x48000400

080019e8 <mouseLedEnable>:
void mouseLedEnable(void) { HAL_GPIO_WritePin(LED_CURRENT_GPIO_Port, LED_CURRENT_Pin, GPIO_PIN_SET); }
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	2201      	movs	r2, #1
 80019ee:	2110      	movs	r1, #16
 80019f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019f4:	f005 f856 	bl	8006aa4 <HAL_GPIO_WritePin>
 80019f8:	bf00      	nop
 80019fa:	bd80      	pop	{r7, pc}

080019fc <mouseLedDisable>:
void mouseLedDisable(void) { HAL_GPIO_WritePin(LED_CURRENT_GPIO_Port, LED_CURRENT_Pin, GPIO_PIN_RESET); }
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	2200      	movs	r2, #0
 8001a02:	2110      	movs	r1, #16
 8001a04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a08:	f005 f84c 	bl	8006aa4 <HAL_GPIO_WritePin>
 8001a0c:	bf00      	nop
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <setErrorLedHigh>:

void setErrorLedHigh(void) { HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET); };
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
 8001a14:	2201      	movs	r2, #1
 8001a16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a1a:	4802      	ldr	r0, [pc, #8]	; (8001a24 <setErrorLedHigh+0x14>)
 8001a1c:	f005 f842 	bl	8006aa4 <HAL_GPIO_WritePin>
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	48000800 	.word	0x48000800

08001a28 <setErrorLedLow>:
void setErrorLedLow(void) { HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET); };
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a32:	4802      	ldr	r0, [pc, #8]	; (8001a3c <setErrorLedLow+0x14>)
 8001a34:	f005 f836 	bl	8006aa4 <HAL_GPIO_WritePin>
 8001a38:	bf00      	nop
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	48000800 	.word	0x48000800

08001a40 <setOutSwLedHigh>:

void setOutSwLedHigh(void) { HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET); };
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	2201      	movs	r2, #1
 8001a46:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a4a:	4802      	ldr	r0, [pc, #8]	; (8001a54 <setOutSwLedHigh+0x14>)
 8001a4c:	f005 f82a 	bl	8006aa4 <HAL_GPIO_WritePin>
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	48000800 	.word	0x48000800

08001a58 <setOutSwLedLow>:
void setOutSwLedLow(void) { HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET); };
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a62:	4802      	ldr	r0, [pc, #8]	; (8001a6c <setOutSwLedLow+0x14>)
 8001a64:	f005 f81e 	bl	8006aa4 <HAL_GPIO_WritePin>
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	48000800 	.word	0x48000800

08001a70 <setHVWarningLedHigh>:

void setHVWarningLedHigh(void) { HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET); };
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	2201      	movs	r2, #1
 8001a76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a7a:	4802      	ldr	r0, [pc, #8]	; (8001a84 <setHVWarningLedHigh+0x14>)
 8001a7c:	f005 f812 	bl	8006aa4 <HAL_GPIO_WritePin>
 8001a80:	bf00      	nop
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	48000800 	.word	0x48000800

08001a88 <setHVWarningLedLow>:
void setHVWarningLedLow(void) { HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET); };
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a92:	4802      	ldr	r0, [pc, #8]	; (8001a9c <setHVWarningLedLow+0x14>)
 8001a94:	f005 f806 	bl	8006aa4 <HAL_GPIO_WritePin>
 8001a98:	bf00      	nop
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	48000800 	.word	0x48000800

08001aa0 <setCanEnCmdLedHigh>:

void setCanEnCmdLedHigh(void) { HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET); };
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001aaa:	4802      	ldr	r0, [pc, #8]	; (8001ab4 <setCanEnCmdLedHigh+0x14>)
 8001aac:	f004 fffa 	bl	8006aa4 <HAL_GPIO_WritePin>
 8001ab0:	bf00      	nop
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	48000400 	.word	0x48000400

08001ab8 <setCanEnCmdLedLow>:
void setCanEnCmdLedLow(void) { HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET); };
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	2200      	movs	r2, #0
 8001abe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ac2:	4802      	ldr	r0, [pc, #8]	; (8001acc <setCanEnCmdLedLow+0x14>)
 8001ac4:	f004 ffee 	bl	8006aa4 <HAL_GPIO_WritePin>
 8001ac8:	bf00      	nop
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	48000400 	.word	0x48000400

08001ad0 <setChargingLedHigh>:

void setChargingLedHigh(void) { HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET); };
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ada:	4802      	ldr	r0, [pc, #8]	; (8001ae4 <setChargingLedHigh+0x14>)
 8001adc:	f004 ffe2 	bl	8006aa4 <HAL_GPIO_WritePin>
 8001ae0:	bf00      	nop
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	48000400 	.word	0x48000400

08001ae8 <setChargingLedLow>:
void setChargingLedLow(void) { HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET); };
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	2200      	movs	r2, #0
 8001aee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001af2:	4802      	ldr	r0, [pc, #8]	; (8001afc <setChargingLedLow+0x14>)
 8001af4:	f004 ffd6 	bl	8006aa4 <HAL_GPIO_WritePin>
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	48000400 	.word	0x48000400

08001b00 <isPushedUserSw1>:

bool isPushedUserSw1(void) { return !(bool)HAL_GPIO_ReadPin(SW_1_GPIO_Port, SW_1_Pin); };
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b08:	4805      	ldr	r0, [pc, #20]	; (8001b20 <isPushedUserSw1+0x20>)
 8001b0a:	f004 ffb3 	bl	8006a74 <HAL_GPIO_ReadPin>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	bf0c      	ite	eq
 8001b14:	2301      	moveq	r3, #1
 8001b16:	2300      	movne	r3, #0
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	48000400 	.word	0x48000400

08001b24 <isPushedUserSw2>:
bool isPushedUserSw2(void) { return !(bool)HAL_GPIO_ReadPin(SW_2_GPIO_Port, SW_2_Pin); };
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b2c:	4805      	ldr	r0, [pc, #20]	; (8001b44 <isPushedUserSw2+0x20>)
 8001b2e:	f004 ffa1 	bl	8006a74 <HAL_GPIO_ReadPin>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	bf0c      	ite	eq
 8001b38:	2301      	moveq	r3, #1
 8001b3a:	2300      	movne	r3, #0
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	4618      	mov	r0, r3
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	48000400 	.word	0x48000400

08001b48 <setTargetVoltage>:
  int sw_enable_cnt;
  float min_v, max_v, max_c, fet_temp, coil_temp;
} power_cmd;


void setTargetVoltage(float target) {
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	ed87 0a01 	vstr	s0, [r7, #4]
  if (target > 450) {
 8001b52:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b56:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001b90 <setTargetVoltage+0x48>
 8001b5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b62:	dd01      	ble.n	8001b68 <setTargetVoltage+0x20>
    target = 450;
 8001b64:	4b0b      	ldr	r3, [pc, #44]	; (8001b94 <setTargetVoltage+0x4c>)
 8001b66:	607b      	str	r3, [r7, #4]
  }
  if (target < 20) {
 8001b68:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b6c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001b70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b78:	d501      	bpl.n	8001b7e <setTargetVoltage+0x36>
    target = 20;
 8001b7a:	4b07      	ldr	r3, [pc, #28]	; (8001b98 <setTargetVoltage+0x50>)
 8001b7c:	607b      	str	r3, [r7, #4]
  }
  power_cmd.target_voltage = target;
 8001b7e:	4a07      	ldr	r2, [pc, #28]	; (8001b9c <setTargetVoltage+0x54>)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6053      	str	r3, [r2, #4]
  // printf("set target voltage = %f\n",power_cmd.target_voltage);
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	43e10000 	.word	0x43e10000
 8001b94:	43e10000 	.word	0x43e10000
 8001b98:	41a00000 	.word	0x41a00000
 8001b9c:	2000043c 	.word	0x2000043c

08001ba0 <startKick>:
  bool power_enabled;
  uint16_t error;
  uint32_t system_loop_cnt;
} stat;

void startKick(uint8_t power) {
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	71fb      	strb	r3, [r7, #7]
  if (stat.kick_cnt == 0) {
 8001baa:	4b0f      	ldr	r3, [pc, #60]	; (8001be8 <startKick+0x48>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d113      	bne.n	8001bda <startKick+0x3a>
    stat.kick_cnt = 100;
 8001bb2:	4b0d      	ldr	r3, [pc, #52]	; (8001be8 <startKick+0x48>)
 8001bb4:	2264      	movs	r2, #100	; 0x64
 8001bb6:	605a      	str	r2, [r3, #4]
    stat.boost_cnt = 0;
 8001bb8:	4b0b      	ldr	r3, [pc, #44]	; (8001be8 <startKick+0x48>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	609a      	str	r2, [r3, #8]
    power_cmd.kick_power = TIM_KICK_PERI * power / 255;
 8001bbe:	79fb      	ldrb	r3, [r7, #7]
 8001bc0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001bc4:	fb02 f303 	mul.w	r3, r2, r3
 8001bc8:	4a08      	ldr	r2, [pc, #32]	; (8001bec <startKick+0x4c>)
 8001bca:	fb82 1203 	smull	r1, r2, r2, r3
 8001bce:	441a      	add	r2, r3
 8001bd0:	11d2      	asrs	r2, r2, #7
 8001bd2:	17db      	asrs	r3, r3, #31
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	4a06      	ldr	r2, [pc, #24]	; (8001bf0 <startKick+0x50>)
 8001bd8:	6093      	str	r3, [r2, #8]
    // p("start kick! : %d\n", power_cmd.kick_power);
  }
}
 8001bda:	bf00      	nop
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	20000460 	.word	0x20000460
 8001bec:	80808081 	.word	0x80808081
 8001bf0:	2000043c 	.word	0x2000043c

08001bf4 <startCharge>:

void startCharge() {
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  if (stat.boost_cnt == 0 && stat.kick_cnt == 0) {
 8001bf8:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <startCharge+0x28>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d107      	bne.n	8001c10 <startCharge+0x1c>
 8001c00:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <startCharge+0x28>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d103      	bne.n	8001c10 <startCharge+0x1c>
    // printf("boost start!!\n");
    stat.boost_cnt = 1000;
 8001c08:	4b04      	ldr	r3, [pc, #16]	; (8001c1c <startCharge+0x28>)
 8001c0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c0e:	609a      	str	r2, [r3, #8]
  }
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	20000460 	.word	0x20000460

08001c20 <HAL_CAN_RxFifo0MsgPendingCallback>:

uint32_t can_rx_cnt = 0;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08c      	sub	sp, #48	; 0x30
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  CAN_RxHeaderTypeDef can_rx_header;
  uint8_to_float_t rx;

  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, rx.data) != HAL_OK) {
 8001c28:	f107 030c 	add.w	r3, r7, #12
 8001c2c:	f107 0214 	add.w	r2, r7, #20
 8001c30:	2100      	movs	r1, #0
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f003 fef1 	bl	8005a1a <HAL_CAN_GetRxMessage>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
    /* Reception Error */
    Error_Handler();
 8001c3e:	f001 fd00 	bl	8003642 <Error_Handler>
  }

  can_rx_cnt++;
 8001c42:	4b3f      	ldr	r3, [pc, #252]	; (8001d40 <HAL_CAN_RxFifo0MsgPendingCallback+0x120>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	3301      	adds	r3, #1
 8001c48:	4a3d      	ldr	r2, [pc, #244]	; (8001d40 <HAL_CAN_RxFifo0MsgPendingCallback+0x120>)
 8001c4a:	6013      	str	r3, [r2, #0]
  switch (can_rx_header.StdId) {
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8001c52:	d03c      	beq.n	8001cce <HAL_CAN_RxFifo0MsgPendingCallback+0xae>
 8001c54:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8001c58:	d86d      	bhi.n	8001d36 <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d002      	beq.n	8001c64 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
 8001c5e:	2b10      	cmp	r3, #16
 8001c60:	d004      	beq.n	8001c6c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
    default:
      break;
    }
    break;
  default:
    break;
 8001c62:	e068      	b.n	8001d36 <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
    power_cmd.charge_enabled = false;
 8001c64:	4b37      	ldr	r3, [pc, #220]	; (8001d44 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	701a      	strb	r2, [r3, #0]
    break;
 8001c6a:	e065      	b.n	8001d38 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>
    switch (rx.data[0]) {
 8001c6c:	7b3b      	ldrb	r3, [r7, #12]
 8001c6e:	2b05      	cmp	r3, #5
 8001c70:	d829      	bhi.n	8001cc6 <HAL_CAN_RxFifo0MsgPendingCallback+0xa6>
 8001c72:	a201      	add	r2, pc, #4	; (adr r2, 8001c78 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8001c74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c78:	08001c91 	.word	0x08001c91
 8001c7c:	08001c9f 	.word	0x08001c9f
 8001c80:	08001ca7 	.word	0x08001ca7
 8001c84:	08001caf 	.word	0x08001caf
 8001c88:	08001cb7 	.word	0x08001cb7
 8001c8c:	08001cbf 	.word	0x08001cbf
      if (rx.power_en.enable) {
 8001c90:	7b7b      	ldrb	r3, [r7, #13]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d019      	beq.n	8001cca <HAL_CAN_RxFifo0MsgPendingCallback+0xaa>
        power_cmd.sw_enable_cnt = 100;
 8001c96:	4b2b      	ldr	r3, [pc, #172]	; (8001d44 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001c98:	2264      	movs	r2, #100	; 0x64
 8001c9a:	60da      	str	r2, [r3, #12]
      break;
 8001c9c:	e015      	b.n	8001cca <HAL_CAN_RxFifo0MsgPendingCallback+0xaa>
      power_cmd.min_v = rx.set_protect_param.value;
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	4a28      	ldr	r2, [pc, #160]	; (8001d44 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001ca2:	6113      	str	r3, [r2, #16]
      break;
 8001ca4:	e012      	b.n	8001ccc <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
      power_cmd.max_v = rx.set_protect_param.value;
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	4a26      	ldr	r2, [pc, #152]	; (8001d44 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001caa:	6153      	str	r3, [r2, #20]
      break;
 8001cac:	e00e      	b.n	8001ccc <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
      power_cmd.max_c = rx.set_protect_param.value;
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	4a24      	ldr	r2, [pc, #144]	; (8001d44 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001cb2:	6193      	str	r3, [r2, #24]
      break;
 8001cb4:	e00a      	b.n	8001ccc <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
      power_cmd.fet_temp = rx.set_protect_param.value;
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	4a22      	ldr	r2, [pc, #136]	; (8001d44 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001cba:	61d3      	str	r3, [r2, #28]
      break;
 8001cbc:	e006      	b.n	8001ccc <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
      power_cmd.coil_temp = rx.set_protect_param.value;
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	4a20      	ldr	r2, [pc, #128]	; (8001d44 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001cc2:	6213      	str	r3, [r2, #32]
      break;
 8001cc4:	e002      	b.n	8001ccc <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
      break;
 8001cc6:	bf00      	nop
 8001cc8:	e036      	b.n	8001d38 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>
      break;
 8001cca:	bf00      	nop
    break;
 8001ccc:	e034      	b.n	8001d38 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>
    switch (rx.power.idx) {
 8001cce:	7b3b      	ldrb	r3, [r7, #12]
 8001cd0:	2b03      	cmp	r3, #3
 8001cd2:	d82e      	bhi.n	8001d32 <HAL_CAN_RxFifo0MsgPendingCallback+0x112>
 8001cd4:	a201      	add	r2, pc, #4	; (adr r2, 8001cdc <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8001cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cda:	bf00      	nop
 8001cdc:	08001ced 	.word	0x08001ced
 8001ce0:	08001cfb 	.word	0x08001cfb
 8001ce4:	08001d15 	.word	0x08001d15
 8001ce8:	08001d2b 	.word	0x08001d2b
      setTargetVoltage(rx.power.value);
 8001cec:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cf0:	eeb0 0a67 	vmov.f32	s0, s15
 8001cf4:	f7ff ff28 	bl	8001b48 <setTargetVoltage>
      break;
 8001cf8:	e01c      	b.n	8001d34 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>
      if (rx.data[1] == 1) {
 8001cfa:	7b7b      	ldrb	r3, [r7, #13]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d105      	bne.n	8001d0c <HAL_CAN_RxFifo0MsgPendingCallback+0xec>
        power_cmd.charge_enabled = true;
 8001d00:	4b10      	ldr	r3, [pc, #64]	; (8001d44 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001d02:	2201      	movs	r2, #1
 8001d04:	701a      	strb	r2, [r3, #0]
        startCharge();
 8001d06:	f7ff ff75 	bl	8001bf4 <startCharge>
      break;
 8001d0a:	e013      	b.n	8001d34 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>
        power_cmd.charge_enabled = false;
 8001d0c:	4b0d      	ldr	r3, [pc, #52]	; (8001d44 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	701a      	strb	r2, [r3, #0]
      break;
 8001d12:	e00f      	b.n	8001d34 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>
      if (rx.data[1] == 1) {
 8001d14:	7b7b      	ldrb	r3, [r7, #13]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d103      	bne.n	8001d22 <HAL_CAN_RxFifo0MsgPendingCallback+0x102>
        power_cmd.kick_chip_selected = true;
 8001d1a:	4b0a      	ldr	r3, [pc, #40]	; (8001d44 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	705a      	strb	r2, [r3, #1]
      break;
 8001d20:	e008      	b.n	8001d34 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>
        power_cmd.kick_chip_selected = false;
 8001d22:	4b08      	ldr	r3, [pc, #32]	; (8001d44 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	705a      	strb	r2, [r3, #1]
      break;
 8001d28:	e004      	b.n	8001d34 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>
      startKick(255);
 8001d2a:	20ff      	movs	r0, #255	; 0xff
 8001d2c:	f7ff ff38 	bl	8001ba0 <startKick>
      break;
 8001d30:	e000      	b.n	8001d34 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>
      break;
 8001d32:	bf00      	nop
    break;
 8001d34:	e000      	b.n	8001d38 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>
    break;
 8001d36:	bf00      	nop
  }
}
 8001d38:	bf00      	nop
 8001d3a:	3730      	adds	r7, #48	; 0x30
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	20000474 	.word	0x20000474
 8001d44:	2000043c 	.word	0x2000043c

08001d48 <updateADCs>:
  float batt_v_min, batt_v_max;
  float gd_16p_min, gd_16m_min;
  float batt_cs_max;
} peak;

void updateADCs(void) {
 8001d48:	b5b0      	push	{r4, r5, r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  sensor.batt_v = (float)HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1) * 3.3 / 4096 * 11 / 1;
 8001d4c:	2101      	movs	r1, #1
 8001d4e:	48de      	ldr	r0, [pc, #888]	; (80020c8 <updateADCs+0x380>)
 8001d50:	f002 fe12 	bl	8004978 <HAL_ADCEx_InjectedGetValue>
 8001d54:	ee07 0a90 	vmov	s15, r0
 8001d58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d5c:	ee17 0a90 	vmov	r0, s15
 8001d60:	f7fe fbf2 	bl	8000548 <__aeabi_f2d>
 8001d64:	a3d6      	add	r3, pc, #856	; (adr r3, 80020c0 <updateADCs+0x378>)
 8001d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6a:	f7fe fc45 	bl	80005f8 <__aeabi_dmul>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	460b      	mov	r3, r1
 8001d72:	4610      	mov	r0, r2
 8001d74:	4619      	mov	r1, r3
 8001d76:	f04f 0200 	mov.w	r2, #0
 8001d7a:	4bd4      	ldr	r3, [pc, #848]	; (80020cc <updateADCs+0x384>)
 8001d7c:	f7fe fd66 	bl	800084c <__aeabi_ddiv>
 8001d80:	4602      	mov	r2, r0
 8001d82:	460b      	mov	r3, r1
 8001d84:	4610      	mov	r0, r2
 8001d86:	4619      	mov	r1, r3
 8001d88:	f04f 0200 	mov.w	r2, #0
 8001d8c:	4bd0      	ldr	r3, [pc, #832]	; (80020d0 <updateADCs+0x388>)
 8001d8e:	f7fe fc33 	bl	80005f8 <__aeabi_dmul>
 8001d92:	4602      	mov	r2, r0
 8001d94:	460b      	mov	r3, r1
 8001d96:	4610      	mov	r0, r2
 8001d98:	4619      	mov	r1, r3
 8001d9a:	f7fe ff05 	bl	8000ba8 <__aeabi_d2f>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	4acc      	ldr	r2, [pc, #816]	; (80020d4 <updateADCs+0x38c>)
 8001da2:	6053      	str	r3, [r2, #4]
  sensor.gd_16p = (float)HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2) * 3.3 / 4096 * 11 / 1;
 8001da4:	2102      	movs	r1, #2
 8001da6:	48c8      	ldr	r0, [pc, #800]	; (80020c8 <updateADCs+0x380>)
 8001da8:	f002 fde6 	bl	8004978 <HAL_ADCEx_InjectedGetValue>
 8001dac:	ee07 0a90 	vmov	s15, r0
 8001db0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001db4:	ee17 0a90 	vmov	r0, s15
 8001db8:	f7fe fbc6 	bl	8000548 <__aeabi_f2d>
 8001dbc:	a3c0      	add	r3, pc, #768	; (adr r3, 80020c0 <updateADCs+0x378>)
 8001dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc2:	f7fe fc19 	bl	80005f8 <__aeabi_dmul>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	460b      	mov	r3, r1
 8001dca:	4610      	mov	r0, r2
 8001dcc:	4619      	mov	r1, r3
 8001dce:	f04f 0200 	mov.w	r2, #0
 8001dd2:	4bbe      	ldr	r3, [pc, #760]	; (80020cc <updateADCs+0x384>)
 8001dd4:	f7fe fd3a 	bl	800084c <__aeabi_ddiv>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	4610      	mov	r0, r2
 8001dde:	4619      	mov	r1, r3
 8001de0:	f04f 0200 	mov.w	r2, #0
 8001de4:	4bba      	ldr	r3, [pc, #744]	; (80020d0 <updateADCs+0x388>)
 8001de6:	f7fe fc07 	bl	80005f8 <__aeabi_dmul>
 8001dea:	4602      	mov	r2, r0
 8001dec:	460b      	mov	r3, r1
 8001dee:	4610      	mov	r0, r2
 8001df0:	4619      	mov	r1, r3
 8001df2:	f7fe fed9 	bl	8000ba8 <__aeabi_d2f>
 8001df6:	4603      	mov	r3, r0
 8001df8:	4ab6      	ldr	r2, [pc, #728]	; (80020d4 <updateADCs+0x38c>)
 8001dfa:	6093      	str	r3, [r2, #8]
  sensor.gd_16m = (((float)HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3) * 3.3 / 4096) * 21 - sensor.gd_16p * 11) / 10;
 8001dfc:	2103      	movs	r1, #3
 8001dfe:	48b2      	ldr	r0, [pc, #712]	; (80020c8 <updateADCs+0x380>)
 8001e00:	f002 fdba 	bl	8004978 <HAL_ADCEx_InjectedGetValue>
 8001e04:	ee07 0a90 	vmov	s15, r0
 8001e08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e0c:	ee17 0a90 	vmov	r0, s15
 8001e10:	f7fe fb9a 	bl	8000548 <__aeabi_f2d>
 8001e14:	a3aa      	add	r3, pc, #680	; (adr r3, 80020c0 <updateADCs+0x378>)
 8001e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e1a:	f7fe fbed 	bl	80005f8 <__aeabi_dmul>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	460b      	mov	r3, r1
 8001e22:	4610      	mov	r0, r2
 8001e24:	4619      	mov	r1, r3
 8001e26:	f04f 0200 	mov.w	r2, #0
 8001e2a:	4ba8      	ldr	r3, [pc, #672]	; (80020cc <updateADCs+0x384>)
 8001e2c:	f7fe fd0e 	bl	800084c <__aeabi_ddiv>
 8001e30:	4602      	mov	r2, r0
 8001e32:	460b      	mov	r3, r1
 8001e34:	4610      	mov	r0, r2
 8001e36:	4619      	mov	r1, r3
 8001e38:	f04f 0200 	mov.w	r2, #0
 8001e3c:	4ba6      	ldr	r3, [pc, #664]	; (80020d8 <updateADCs+0x390>)
 8001e3e:	f7fe fbdb 	bl	80005f8 <__aeabi_dmul>
 8001e42:	4602      	mov	r2, r0
 8001e44:	460b      	mov	r3, r1
 8001e46:	4614      	mov	r4, r2
 8001e48:	461d      	mov	r5, r3
 8001e4a:	4ba2      	ldr	r3, [pc, #648]	; (80020d4 <updateADCs+0x38c>)
 8001e4c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e50:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8001e54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e58:	ee17 0a90 	vmov	r0, s15
 8001e5c:	f7fe fb74 	bl	8000548 <__aeabi_f2d>
 8001e60:	4602      	mov	r2, r0
 8001e62:	460b      	mov	r3, r1
 8001e64:	4620      	mov	r0, r4
 8001e66:	4629      	mov	r1, r5
 8001e68:	f7fe fa0e 	bl	8000288 <__aeabi_dsub>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	460b      	mov	r3, r1
 8001e70:	4610      	mov	r0, r2
 8001e72:	4619      	mov	r1, r3
 8001e74:	f04f 0200 	mov.w	r2, #0
 8001e78:	4b98      	ldr	r3, [pc, #608]	; (80020dc <updateADCs+0x394>)
 8001e7a:	f7fe fce7 	bl	800084c <__aeabi_ddiv>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	4610      	mov	r0, r2
 8001e84:	4619      	mov	r1, r3
 8001e86:	f7fe fe8f 	bl	8000ba8 <__aeabi_d2f>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	4a91      	ldr	r2, [pc, #580]	; (80020d4 <updateADCs+0x38c>)
 8001e8e:	60d3      	str	r3, [r2, #12]
  sensor.boost_v = (float)HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_3) * 213 * 3.3 / 4096;// * 1.038; // 1.038 is calib(v3),
 8001e90:	2103      	movs	r1, #3
 8001e92:	4893      	ldr	r0, [pc, #588]	; (80020e0 <updateADCs+0x398>)
 8001e94:	f002 fd70 	bl	8004978 <HAL_ADCEx_InjectedGetValue>
 8001e98:	ee07 0a90 	vmov	s15, r0
 8001e9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ea0:	ed9f 7a90 	vldr	s14, [pc, #576]	; 80020e4 <updateADCs+0x39c>
 8001ea4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ea8:	ee17 0a90 	vmov	r0, s15
 8001eac:	f7fe fb4c 	bl	8000548 <__aeabi_f2d>
 8001eb0:	a383      	add	r3, pc, #524	; (adr r3, 80020c0 <updateADCs+0x378>)
 8001eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb6:	f7fe fb9f 	bl	80005f8 <__aeabi_dmul>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	4610      	mov	r0, r2
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	f04f 0200 	mov.w	r2, #0
 8001ec6:	4b81      	ldr	r3, [pc, #516]	; (80020cc <updateADCs+0x384>)
 8001ec8:	f7fe fcc0 	bl	800084c <__aeabi_ddiv>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	460b      	mov	r3, r1
 8001ed0:	4610      	mov	r0, r2
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	f7fe fe68 	bl	8000ba8 <__aeabi_d2f>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	4a7e      	ldr	r2, [pc, #504]	; (80020d4 <updateADCs+0x38c>)
 8001edc:	6013      	str	r3, [r2, #0]
  // 33A-max (v3 board)

  // ZXCT1085 : 25V/V
  //  2m ohm x 25VV -> 50m V / A
  // 66A-max (v4 board)
  sensor.batt_cs = ((float)HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1) * 3.3 / 4096) * 20 - 2;	// 2A offset is manual offfset (~0.14V~)
 8001ede:	2101      	movs	r1, #1
 8001ee0:	487f      	ldr	r0, [pc, #508]	; (80020e0 <updateADCs+0x398>)
 8001ee2:	f002 fd49 	bl	8004978 <HAL_ADCEx_InjectedGetValue>
 8001ee6:	ee07 0a90 	vmov	s15, r0
 8001eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001eee:	ee17 0a90 	vmov	r0, s15
 8001ef2:	f7fe fb29 	bl	8000548 <__aeabi_f2d>
 8001ef6:	a372      	add	r3, pc, #456	; (adr r3, 80020c0 <updateADCs+0x378>)
 8001ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001efc:	f7fe fb7c 	bl	80005f8 <__aeabi_dmul>
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	4610      	mov	r0, r2
 8001f06:	4619      	mov	r1, r3
 8001f08:	f04f 0200 	mov.w	r2, #0
 8001f0c:	4b6f      	ldr	r3, [pc, #444]	; (80020cc <updateADCs+0x384>)
 8001f0e:	f7fe fc9d 	bl	800084c <__aeabi_ddiv>
 8001f12:	4602      	mov	r2, r0
 8001f14:	460b      	mov	r3, r1
 8001f16:	4610      	mov	r0, r2
 8001f18:	4619      	mov	r1, r3
 8001f1a:	f04f 0200 	mov.w	r2, #0
 8001f1e:	4b72      	ldr	r3, [pc, #456]	; (80020e8 <updateADCs+0x3a0>)
 8001f20:	f7fe fb6a 	bl	80005f8 <__aeabi_dmul>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	4610      	mov	r0, r2
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	f04f 0200 	mov.w	r2, #0
 8001f30:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001f34:	f7fe f9a8 	bl	8000288 <__aeabi_dsub>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4610      	mov	r0, r2
 8001f3e:	4619      	mov	r1, r3
 8001f40:	f7fe fe32 	bl	8000ba8 <__aeabi_d2f>
 8001f44:	4603      	mov	r3, r0
 8001f46:	4a63      	ldr	r2, [pc, #396]	; (80020d4 <updateADCs+0x38c>)
 8001f48:	6113      	str	r3, [r2, #16]
  sensor.temp_fet = (-((float)HAL_ADCEx_InjectedGetValue(&hadc4, ADC_INJECTED_RANK_1) * 3.3 / 4096) + 1.5) * 70 + 25;
 8001f4a:	2101      	movs	r1, #1
 8001f4c:	4867      	ldr	r0, [pc, #412]	; (80020ec <updateADCs+0x3a4>)
 8001f4e:	f002 fd13 	bl	8004978 <HAL_ADCEx_InjectedGetValue>
 8001f52:	ee07 0a90 	vmov	s15, r0
 8001f56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f5a:	ee17 0a90 	vmov	r0, s15
 8001f5e:	f7fe faf3 	bl	8000548 <__aeabi_f2d>
 8001f62:	a357      	add	r3, pc, #348	; (adr r3, 80020c0 <updateADCs+0x378>)
 8001f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f68:	f7fe fb46 	bl	80005f8 <__aeabi_dmul>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	4610      	mov	r0, r2
 8001f72:	4619      	mov	r1, r3
 8001f74:	f04f 0200 	mov.w	r2, #0
 8001f78:	4b54      	ldr	r3, [pc, #336]	; (80020cc <updateADCs+0x384>)
 8001f7a:	f7fe fc67 	bl	800084c <__aeabi_ddiv>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	460b      	mov	r3, r1
 8001f82:	f04f 0000 	mov.w	r0, #0
 8001f86:	495a      	ldr	r1, [pc, #360]	; (80020f0 <updateADCs+0x3a8>)
 8001f88:	f7fe f97e 	bl	8000288 <__aeabi_dsub>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	460b      	mov	r3, r1
 8001f90:	4610      	mov	r0, r2
 8001f92:	4619      	mov	r1, r3
 8001f94:	f04f 0200 	mov.w	r2, #0
 8001f98:	4b56      	ldr	r3, [pc, #344]	; (80020f4 <updateADCs+0x3ac>)
 8001f9a:	f7fe fb2d 	bl	80005f8 <__aeabi_dmul>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	4610      	mov	r0, r2
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	f04f 0200 	mov.w	r2, #0
 8001faa:	4b53      	ldr	r3, [pc, #332]	; (80020f8 <updateADCs+0x3b0>)
 8001fac:	f7fe f96e 	bl	800028c <__adddf3>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	4610      	mov	r0, r2
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	f7fe fdf6 	bl	8000ba8 <__aeabi_d2f>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	4a45      	ldr	r2, [pc, #276]	; (80020d4 <updateADCs+0x38c>)
 8001fc0:	61d3      	str	r3, [r2, #28]
  sensor.temp_coil_1 = (-((float)HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_2) * 3.3 / 4096) + 1.5) * 70 + 25;
 8001fc2:	2102      	movs	r1, #2
 8001fc4:	4846      	ldr	r0, [pc, #280]	; (80020e0 <updateADCs+0x398>)
 8001fc6:	f002 fcd7 	bl	8004978 <HAL_ADCEx_InjectedGetValue>
 8001fca:	ee07 0a90 	vmov	s15, r0
 8001fce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fd2:	ee17 0a90 	vmov	r0, s15
 8001fd6:	f7fe fab7 	bl	8000548 <__aeabi_f2d>
 8001fda:	a339      	add	r3, pc, #228	; (adr r3, 80020c0 <updateADCs+0x378>)
 8001fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe0:	f7fe fb0a 	bl	80005f8 <__aeabi_dmul>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	4610      	mov	r0, r2
 8001fea:	4619      	mov	r1, r3
 8001fec:	f04f 0200 	mov.w	r2, #0
 8001ff0:	4b36      	ldr	r3, [pc, #216]	; (80020cc <updateADCs+0x384>)
 8001ff2:	f7fe fc2b 	bl	800084c <__aeabi_ddiv>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	f04f 0000 	mov.w	r0, #0
 8001ffe:	493c      	ldr	r1, [pc, #240]	; (80020f0 <updateADCs+0x3a8>)
 8002000:	f7fe f942 	bl	8000288 <__aeabi_dsub>
 8002004:	4602      	mov	r2, r0
 8002006:	460b      	mov	r3, r1
 8002008:	4610      	mov	r0, r2
 800200a:	4619      	mov	r1, r3
 800200c:	f04f 0200 	mov.w	r2, #0
 8002010:	4b38      	ldr	r3, [pc, #224]	; (80020f4 <updateADCs+0x3ac>)
 8002012:	f7fe faf1 	bl	80005f8 <__aeabi_dmul>
 8002016:	4602      	mov	r2, r0
 8002018:	460b      	mov	r3, r1
 800201a:	4610      	mov	r0, r2
 800201c:	4619      	mov	r1, r3
 800201e:	f04f 0200 	mov.w	r2, #0
 8002022:	4b35      	ldr	r3, [pc, #212]	; (80020f8 <updateADCs+0x3b0>)
 8002024:	f7fe f932 	bl	800028c <__adddf3>
 8002028:	4602      	mov	r2, r0
 800202a:	460b      	mov	r3, r1
 800202c:	4610      	mov	r0, r2
 800202e:	4619      	mov	r1, r3
 8002030:	f7fe fdba 	bl	8000ba8 <__aeabi_d2f>
 8002034:	4603      	mov	r3, r0
 8002036:	4a27      	ldr	r2, [pc, #156]	; (80020d4 <updateADCs+0x38c>)
 8002038:	6153      	str	r3, [r2, #20]
  sensor.temp_coil_2 = (-((float)HAL_ADCEx_InjectedGetValue(&hadc4, ADC_INJECTED_RANK_2) * 3.3 / 4096) + 1.5) * 70 + 25;
 800203a:	2102      	movs	r1, #2
 800203c:	482b      	ldr	r0, [pc, #172]	; (80020ec <updateADCs+0x3a4>)
 800203e:	f002 fc9b 	bl	8004978 <HAL_ADCEx_InjectedGetValue>
 8002042:	ee07 0a90 	vmov	s15, r0
 8002046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800204a:	ee17 0a90 	vmov	r0, s15
 800204e:	f7fe fa7b 	bl	8000548 <__aeabi_f2d>
 8002052:	a31b      	add	r3, pc, #108	; (adr r3, 80020c0 <updateADCs+0x378>)
 8002054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002058:	f7fe face 	bl	80005f8 <__aeabi_dmul>
 800205c:	4602      	mov	r2, r0
 800205e:	460b      	mov	r3, r1
 8002060:	4610      	mov	r0, r2
 8002062:	4619      	mov	r1, r3
 8002064:	f04f 0200 	mov.w	r2, #0
 8002068:	4b18      	ldr	r3, [pc, #96]	; (80020cc <updateADCs+0x384>)
 800206a:	f7fe fbef 	bl	800084c <__aeabi_ddiv>
 800206e:	4602      	mov	r2, r0
 8002070:	460b      	mov	r3, r1
 8002072:	f04f 0000 	mov.w	r0, #0
 8002076:	491e      	ldr	r1, [pc, #120]	; (80020f0 <updateADCs+0x3a8>)
 8002078:	f7fe f906 	bl	8000288 <__aeabi_dsub>
 800207c:	4602      	mov	r2, r0
 800207e:	460b      	mov	r3, r1
 8002080:	4610      	mov	r0, r2
 8002082:	4619      	mov	r1, r3
 8002084:	f04f 0200 	mov.w	r2, #0
 8002088:	4b1a      	ldr	r3, [pc, #104]	; (80020f4 <updateADCs+0x3ac>)
 800208a:	f7fe fab5 	bl	80005f8 <__aeabi_dmul>
 800208e:	4602      	mov	r2, r0
 8002090:	460b      	mov	r3, r1
 8002092:	4610      	mov	r0, r2
 8002094:	4619      	mov	r1, r3
 8002096:	f04f 0200 	mov.w	r2, #0
 800209a:	4b17      	ldr	r3, [pc, #92]	; (80020f8 <updateADCs+0x3b0>)
 800209c:	f7fe f8f6 	bl	800028c <__adddf3>
 80020a0:	4602      	mov	r2, r0
 80020a2:	460b      	mov	r3, r1
 80020a4:	4610      	mov	r0, r2
 80020a6:	4619      	mov	r1, r3
 80020a8:	f7fe fd7e 	bl	8000ba8 <__aeabi_d2f>
 80020ac:	4603      	mov	r3, r0
 80020ae:	4a09      	ldr	r2, [pc, #36]	; (80020d4 <updateADCs+0x38c>)
 80020b0:	6193      	str	r3, [r2, #24]

  // real : normal -> 1.4V
  // 80~100deg -> 0.7V
  // 0.7V / 50 deg ->

  if (sensor.batt_v < peak.batt_v_min) {
 80020b2:	4b08      	ldr	r3, [pc, #32]	; (80020d4 <updateADCs+0x38c>)
 80020b4:	ed93 7a01 	vldr	s14, [r3, #4]
 80020b8:	e020      	b.n	80020fc <updateADCs+0x3b4>
 80020ba:	bf00      	nop
 80020bc:	f3af 8000 	nop.w
 80020c0:	66666666 	.word	0x66666666
 80020c4:	400a6666 	.word	0x400a6666
 80020c8:	200001fc 	.word	0x200001fc
 80020cc:	40b00000 	.word	0x40b00000
 80020d0:	40260000 	.word	0x40260000
 80020d4:	20000478 	.word	0x20000478
 80020d8:	40350000 	.word	0x40350000
 80020dc:	40240000 	.word	0x40240000
 80020e0:	2000024c 	.word	0x2000024c
 80020e4:	43550000 	.word	0x43550000
 80020e8:	40340000 	.word	0x40340000
 80020ec:	2000029c 	.word	0x2000029c
 80020f0:	3ff80000 	.word	0x3ff80000
 80020f4:	40518000 	.word	0x40518000
 80020f8:	40390000 	.word	0x40390000
 80020fc:	4b25      	ldr	r3, [pc, #148]	; (8002194 <updateADCs+0x44c>)
 80020fe:	edd3 7a00 	vldr	s15, [r3]
 8002102:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800210a:	d503      	bpl.n	8002114 <updateADCs+0x3cc>
    peak.batt_v_min = sensor.batt_v;
 800210c:	4b22      	ldr	r3, [pc, #136]	; (8002198 <updateADCs+0x450>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	4a20      	ldr	r2, [pc, #128]	; (8002194 <updateADCs+0x44c>)
 8002112:	6013      	str	r3, [r2, #0]
  }
  if (sensor.batt_v > peak.batt_v_max) {
 8002114:	4b20      	ldr	r3, [pc, #128]	; (8002198 <updateADCs+0x450>)
 8002116:	ed93 7a01 	vldr	s14, [r3, #4]
 800211a:	4b1e      	ldr	r3, [pc, #120]	; (8002194 <updateADCs+0x44c>)
 800211c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002120:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002128:	dd03      	ble.n	8002132 <updateADCs+0x3ea>
    peak.batt_v_max = sensor.batt_v;
 800212a:	4b1b      	ldr	r3, [pc, #108]	; (8002198 <updateADCs+0x450>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	4a19      	ldr	r2, [pc, #100]	; (8002194 <updateADCs+0x44c>)
 8002130:	6053      	str	r3, [r2, #4]
  }
  if (sensor.batt_cs > peak.batt_cs_max) {
 8002132:	4b19      	ldr	r3, [pc, #100]	; (8002198 <updateADCs+0x450>)
 8002134:	ed93 7a04 	vldr	s14, [r3, #16]
 8002138:	4b16      	ldr	r3, [pc, #88]	; (8002194 <updateADCs+0x44c>)
 800213a:	edd3 7a04 	vldr	s15, [r3, #16]
 800213e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002146:	dd03      	ble.n	8002150 <updateADCs+0x408>
    peak.batt_cs_max = sensor.batt_cs;
 8002148:	4b13      	ldr	r3, [pc, #76]	; (8002198 <updateADCs+0x450>)
 800214a:	691b      	ldr	r3, [r3, #16]
 800214c:	4a11      	ldr	r2, [pc, #68]	; (8002194 <updateADCs+0x44c>)
 800214e:	6113      	str	r3, [r2, #16]
  }
  if (sensor.gd_16p < peak.gd_16p_min) {
 8002150:	4b11      	ldr	r3, [pc, #68]	; (8002198 <updateADCs+0x450>)
 8002152:	ed93 7a02 	vldr	s14, [r3, #8]
 8002156:	4b0f      	ldr	r3, [pc, #60]	; (8002194 <updateADCs+0x44c>)
 8002158:	edd3 7a02 	vldr	s15, [r3, #8]
 800215c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002164:	d503      	bpl.n	800216e <updateADCs+0x426>
    peak.gd_16p_min = sensor.gd_16p;
 8002166:	4b0c      	ldr	r3, [pc, #48]	; (8002198 <updateADCs+0x450>)
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	4a0a      	ldr	r2, [pc, #40]	; (8002194 <updateADCs+0x44c>)
 800216c:	6093      	str	r3, [r2, #8]
  }
  if (sensor.gd_16m > peak.gd_16m_min) {
 800216e:	4b0a      	ldr	r3, [pc, #40]	; (8002198 <updateADCs+0x450>)
 8002170:	ed93 7a03 	vldr	s14, [r3, #12]
 8002174:	4b07      	ldr	r3, [pc, #28]	; (8002194 <updateADCs+0x44c>)
 8002176:	edd3 7a03 	vldr	s15, [r3, #12]
 800217a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800217e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002182:	dc00      	bgt.n	8002186 <updateADCs+0x43e>
    peak.gd_16m_min = sensor.gd_16m;
  }
}
 8002184:	e003      	b.n	800218e <updateADCs+0x446>
    peak.gd_16m_min = sensor.gd_16m;
 8002186:	4b04      	ldr	r3, [pc, #16]	; (8002198 <updateADCs+0x450>)
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	4a02      	ldr	r2, [pc, #8]	; (8002194 <updateADCs+0x44c>)
 800218c:	60d3      	str	r3, [r2, #12]
}
 800218e:	bf00      	nop
 8002190:	bdb0      	pop	{r4, r5, r7, pc}
 8002192:	bf00      	nop
 8002194:	20000498 	.word	0x20000498
 8002198:	20000478 	.word	0x20000478

0800219c <protecter>:

#define FET_TEST_TEMP (60)
#define COIL_OVER_HEAT_TEMP (70)

void protecter(void) {
 800219c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021a0:	b08a      	sub	sp, #40	; 0x28
 80021a2:	af08      	add	r7, sp, #32
  static uint16_t pre_sys_error = NONE;
  if (sensor.batt_v < 20 && stat.power_enabled) {
 80021a4:	4b3e      	ldr	r3, [pc, #248]	; (80022a0 <protecter+0x104>)
 80021a6:	edd3 7a01 	vldr	s15, [r3, #4]
 80021aa:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80021ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021b6:	d516      	bpl.n	80021e6 <protecter+0x4a>
 80021b8:	4b3a      	ldr	r3, [pc, #232]	; (80022a4 <protecter+0x108>)
 80021ba:	7b1b      	ldrb	r3, [r3, #12]
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d011      	beq.n	80021e6 <protecter+0x4a>
    stat.error |= UNDER_VOLTAGE;
 80021c2:	4b38      	ldr	r3, [pc, #224]	; (80022a4 <protecter+0x108>)
 80021c4:	89db      	ldrh	r3, [r3, #14]
 80021c6:	b29b      	uxth	r3, r3
 80021c8:	f043 0301 	orr.w	r3, r3, #1
 80021cc:	b29a      	uxth	r2, r3
 80021ce:	4b35      	ldr	r3, [pc, #212]	; (80022a4 <protecter+0x108>)
 80021d0:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 80021d2:	4b34      	ldr	r3, [pc, #208]	; (80022a4 <protecter+0x108>)
 80021d4:	89db      	ldrh	r3, [r3, #14]
 80021d6:	b29a      	uxth	r2, r3
 80021d8:	4b33      	ldr	r3, [pc, #204]	; (80022a8 <protecter+0x10c>)
 80021da:	881b      	ldrh	r3, [r3, #0]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d002      	beq.n	80021e6 <protecter+0x4a>
      p("\n\n[ERR] UNDER_VOLTAGE\n\n");
 80021e0:	4832      	ldr	r0, [pc, #200]	; (80022ac <protecter+0x110>)
 80021e2:	f001 ff6f 	bl	80040c4 <p>
    }
  }
  if (sensor.batt_v > 35) {
 80021e6:	4b2e      	ldr	r3, [pc, #184]	; (80022a0 <protecter+0x104>)
 80021e8:	edd3 7a01 	vldr	s15, [r3, #4]
 80021ec:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80022b0 <protecter+0x114>
 80021f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021f8:	dd11      	ble.n	800221e <protecter+0x82>
    stat.error |= OVER_VOLTAGE;
 80021fa:	4b2a      	ldr	r3, [pc, #168]	; (80022a4 <protecter+0x108>)
 80021fc:	89db      	ldrh	r3, [r3, #14]
 80021fe:	b29b      	uxth	r3, r3
 8002200:	f043 0302 	orr.w	r3, r3, #2
 8002204:	b29a      	uxth	r2, r3
 8002206:	4b27      	ldr	r3, [pc, #156]	; (80022a4 <protecter+0x108>)
 8002208:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 800220a:	4b26      	ldr	r3, [pc, #152]	; (80022a4 <protecter+0x108>)
 800220c:	89db      	ldrh	r3, [r3, #14]
 800220e:	b29a      	uxth	r2, r3
 8002210:	4b25      	ldr	r3, [pc, #148]	; (80022a8 <protecter+0x10c>)
 8002212:	881b      	ldrh	r3, [r3, #0]
 8002214:	429a      	cmp	r2, r3
 8002216:	d002      	beq.n	800221e <protecter+0x82>
      p("\n\n[ERR] OVER_VOLTAGE\n\n");
 8002218:	4826      	ldr	r0, [pc, #152]	; (80022b4 <protecter+0x118>)
 800221a:	f001 ff53 	bl	80040c4 <p>
    }
  }
  if (sensor.batt_cs > 30) {
 800221e:	4b20      	ldr	r3, [pc, #128]	; (80022a0 <protecter+0x104>)
 8002220:	edd3 7a04 	vldr	s15, [r3, #16]
 8002224:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002228:	eef4 7ac7 	vcmpe.f32	s15, s14
 800222c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002230:	dd11      	ble.n	8002256 <protecter+0xba>
    stat.error |= SHORT_CURCUIT;
 8002232:	4b1c      	ldr	r3, [pc, #112]	; (80022a4 <protecter+0x108>)
 8002234:	89db      	ldrh	r3, [r3, #14]
 8002236:	b29b      	uxth	r3, r3
 8002238:	f043 0308 	orr.w	r3, r3, #8
 800223c:	b29a      	uxth	r2, r3
 800223e:	4b19      	ldr	r3, [pc, #100]	; (80022a4 <protecter+0x108>)
 8002240:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 8002242:	4b18      	ldr	r3, [pc, #96]	; (80022a4 <protecter+0x108>)
 8002244:	89db      	ldrh	r3, [r3, #14]
 8002246:	b29a      	uxth	r2, r3
 8002248:	4b17      	ldr	r3, [pc, #92]	; (80022a8 <protecter+0x10c>)
 800224a:	881b      	ldrh	r3, [r3, #0]
 800224c:	429a      	cmp	r2, r3
 800224e:	d002      	beq.n	8002256 <protecter+0xba>
      p("\n\n[ERR] SHORT_CURCUIT\n\n");
 8002250:	4819      	ldr	r0, [pc, #100]	; (80022b8 <protecter+0x11c>)
 8002252:	f001 ff37 	bl	80040c4 <p>
    }
  }
  if (stat.boost_cnt > 10) {
 8002256:	4b13      	ldr	r3, [pc, #76]	; (80022a4 <protecter+0x108>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	2b0a      	cmp	r3, #10
 800225c:	dd30      	ble.n	80022c0 <protecter+0x124>
    if (sensor.batt_cs > 25) {
 800225e:	4b10      	ldr	r3, [pc, #64]	; (80022a0 <protecter+0x104>)
 8002260:	edd3 7a04 	vldr	s15, [r3, #16]
 8002264:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002268:	eef4 7ac7 	vcmpe.f32	s15, s14
 800226c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002270:	dd45      	ble.n	80022fe <protecter+0x162>
      stat.error |= OVER_CURRENT;
 8002272:	4b0c      	ldr	r3, [pc, #48]	; (80022a4 <protecter+0x108>)
 8002274:	89db      	ldrh	r3, [r3, #14]
 8002276:	b29b      	uxth	r3, r3
 8002278:	f043 0304 	orr.w	r3, r3, #4
 800227c:	b29a      	uxth	r2, r3
 800227e:	4b09      	ldr	r3, [pc, #36]	; (80022a4 <protecter+0x108>)
 8002280:	81da      	strh	r2, [r3, #14]
      if (pre_sys_error != stat.error) {
 8002282:	4b08      	ldr	r3, [pc, #32]	; (80022a4 <protecter+0x108>)
 8002284:	89db      	ldrh	r3, [r3, #14]
 8002286:	b29a      	uxth	r2, r3
 8002288:	4b07      	ldr	r3, [pc, #28]	; (80022a8 <protecter+0x10c>)
 800228a:	881b      	ldrh	r3, [r3, #0]
 800228c:	429a      	cmp	r2, r3
 800228e:	d036      	beq.n	80022fe <protecter+0x162>
        p("\n\n[ERR] OVER_CURRENT cnt %d\n\n",stat.boost_cnt);
 8002290:	4b04      	ldr	r3, [pc, #16]	; (80022a4 <protecter+0x108>)
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	4619      	mov	r1, r3
 8002296:	4809      	ldr	r0, [pc, #36]	; (80022bc <protecter+0x120>)
 8002298:	f001 ff14 	bl	80040c4 <p>
 800229c:	e02f      	b.n	80022fe <protecter+0x162>
 800229e:	bf00      	nop
 80022a0:	20000478 	.word	0x20000478
 80022a4:	20000460 	.word	0x20000460
 80022a8:	200004ac 	.word	0x200004ac
 80022ac:	0800de38 	.word	0x0800de38
 80022b0:	420c0000 	.word	0x420c0000
 80022b4:	0800de50 	.word	0x0800de50
 80022b8:	0800de68 	.word	0x0800de68
 80022bc:	0800de80 	.word	0x0800de80
      }
    }
  } else {
    if (sensor.batt_cs > 12) {
 80022c0:	4b8c      	ldr	r3, [pc, #560]	; (80024f4 <protecter+0x358>)
 80022c2:	edd3 7a04 	vldr	s15, [r3, #16]
 80022c6:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 80022ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d2:	dd14      	ble.n	80022fe <protecter+0x162>
      stat.error |= OVER_CURRENT;
 80022d4:	4b88      	ldr	r3, [pc, #544]	; (80024f8 <protecter+0x35c>)
 80022d6:	89db      	ldrh	r3, [r3, #14]
 80022d8:	b29b      	uxth	r3, r3
 80022da:	f043 0304 	orr.w	r3, r3, #4
 80022de:	b29a      	uxth	r2, r3
 80022e0:	4b85      	ldr	r3, [pc, #532]	; (80024f8 <protecter+0x35c>)
 80022e2:	81da      	strh	r2, [r3, #14]
      if (pre_sys_error != stat.error) {
 80022e4:	4b84      	ldr	r3, [pc, #528]	; (80024f8 <protecter+0x35c>)
 80022e6:	89db      	ldrh	r3, [r3, #14]
 80022e8:	b29a      	uxth	r2, r3
 80022ea:	4b84      	ldr	r3, [pc, #528]	; (80024fc <protecter+0x360>)
 80022ec:	881b      	ldrh	r3, [r3, #0]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d005      	beq.n	80022fe <protecter+0x162>
        p("\n\n[ERR] OVER_CURRENT %d\n\n",stat.boost_cnt);
 80022f2:	4b81      	ldr	r3, [pc, #516]	; (80024f8 <protecter+0x35c>)
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	4619      	mov	r1, r3
 80022f8:	4881      	ldr	r0, [pc, #516]	; (8002500 <protecter+0x364>)
 80022fa:	f001 fee3 	bl	80040c4 <p>
      }
    }
  }
  if (sensor.gd_16p < 10 || sensor.gd_16m > -5) {
 80022fe:	4b7d      	ldr	r3, [pc, #500]	; (80024f4 <protecter+0x358>)
 8002300:	edd3 7a02 	vldr	s15, [r3, #8]
 8002304:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002308:	eef4 7ac7 	vcmpe.f32	s15, s14
 800230c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002310:	d409      	bmi.n	8002326 <protecter+0x18a>
 8002312:	4b78      	ldr	r3, [pc, #480]	; (80024f4 <protecter+0x358>)
 8002314:	edd3 7a03 	vldr	s15, [r3, #12]
 8002318:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 800231c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002324:	dd11      	ble.n	800234a <protecter+0x1ae>
    stat.error |= GD_POWER_FAIL;
 8002326:	4b74      	ldr	r3, [pc, #464]	; (80024f8 <protecter+0x35c>)
 8002328:	89db      	ldrh	r3, [r3, #14]
 800232a:	b29b      	uxth	r3, r3
 800232c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002330:	b29a      	uxth	r2, r3
 8002332:	4b71      	ldr	r3, [pc, #452]	; (80024f8 <protecter+0x35c>)
 8002334:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 8002336:	4b70      	ldr	r3, [pc, #448]	; (80024f8 <protecter+0x35c>)
 8002338:	89db      	ldrh	r3, [r3, #14]
 800233a:	b29a      	uxth	r2, r3
 800233c:	4b6f      	ldr	r3, [pc, #444]	; (80024fc <protecter+0x360>)
 800233e:	881b      	ldrh	r3, [r3, #0]
 8002340:	429a      	cmp	r2, r3
 8002342:	d002      	beq.n	800234a <protecter+0x1ae>
      p("\n\n[ERR] GD_POWER_FAIL\n\n");
 8002344:	486f      	ldr	r0, [pc, #444]	; (8002504 <protecter+0x368>)
 8002346:	f001 febd 	bl	80040c4 <p>
    }
  }

  if (sensor.boost_v > 460) {
 800234a:	4b6a      	ldr	r3, [pc, #424]	; (80024f4 <protecter+0x358>)
 800234c:	edd3 7a00 	vldr	s15, [r3]
 8002350:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8002508 <protecter+0x36c>
 8002354:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800235c:	dd11      	ble.n	8002382 <protecter+0x1e6>
    stat.error |= NO_CAP;
 800235e:	4b66      	ldr	r3, [pc, #408]	; (80024f8 <protecter+0x35c>)
 8002360:	89db      	ldrh	r3, [r3, #14]
 8002362:	b29b      	uxth	r3, r3
 8002364:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002368:	b29a      	uxth	r2, r3
 800236a:	4b63      	ldr	r3, [pc, #396]	; (80024f8 <protecter+0x35c>)
 800236c:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 800236e:	4b62      	ldr	r3, [pc, #392]	; (80024f8 <protecter+0x35c>)
 8002370:	89db      	ldrh	r3, [r3, #14]
 8002372:	b29a      	uxth	r2, r3
 8002374:	4b61      	ldr	r3, [pc, #388]	; (80024fc <protecter+0x360>)
 8002376:	881b      	ldrh	r3, [r3, #0]
 8002378:	429a      	cmp	r2, r3
 800237a:	d002      	beq.n	8002382 <protecter+0x1e6>
      p("\n\n[ERR] NO_CAP\n\n");
 800237c:	4863      	ldr	r0, [pc, #396]	; (800250c <protecter+0x370>)
 800237e:	f001 fea1 	bl	80040c4 <p>
    }
  }

  if (sensor.temp_coil_1 > COIL_OVER_HEAT_TEMP || sensor.temp_coil_2 > COIL_OVER_HEAT_TEMP) {
 8002382:	4b5c      	ldr	r3, [pc, #368]	; (80024f4 <protecter+0x358>)
 8002384:	edd3 7a05 	vldr	s15, [r3, #20]
 8002388:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8002510 <protecter+0x374>
 800238c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002394:	dc09      	bgt.n	80023aa <protecter+0x20e>
 8002396:	4b57      	ldr	r3, [pc, #348]	; (80024f4 <protecter+0x358>)
 8002398:	edd3 7a06 	vldr	s15, [r3, #24]
 800239c:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8002510 <protecter+0x374>
 80023a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023a8:	dd11      	ble.n	80023ce <protecter+0x232>
    stat.error |= COIL_OVER_HEAT;
 80023aa:	4b53      	ldr	r3, [pc, #332]	; (80024f8 <protecter+0x35c>)
 80023ac:	89db      	ldrh	r3, [r3, #14]
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023b4:	b29a      	uxth	r2, r3
 80023b6:	4b50      	ldr	r3, [pc, #320]	; (80024f8 <protecter+0x35c>)
 80023b8:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 80023ba:	4b4f      	ldr	r3, [pc, #316]	; (80024f8 <protecter+0x35c>)
 80023bc:	89db      	ldrh	r3, [r3, #14]
 80023be:	b29a      	uxth	r2, r3
 80023c0:	4b4e      	ldr	r3, [pc, #312]	; (80024fc <protecter+0x360>)
 80023c2:	881b      	ldrh	r3, [r3, #0]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d002      	beq.n	80023ce <protecter+0x232>
      p("\n\n[ERR] COIL_OVER_HEAT\n\n");
 80023c8:	4852      	ldr	r0, [pc, #328]	; (8002514 <protecter+0x378>)
 80023ca:	f001 fe7b 	bl	80040c4 <p>
    }
  }

  if (sensor.temp_fet > 80) {
 80023ce:	4b49      	ldr	r3, [pc, #292]	; (80024f4 <protecter+0x358>)
 80023d0:	edd3 7a07 	vldr	s15, [r3, #28]
 80023d4:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8002518 <protecter+0x37c>
 80023d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e0:	dd11      	ble.n	8002406 <protecter+0x26a>
    stat.error |= FET_OVER_HEAT;
 80023e2:	4b45      	ldr	r3, [pc, #276]	; (80024f8 <protecter+0x35c>)
 80023e4:	89db      	ldrh	r3, [r3, #14]
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80023ec:	b29a      	uxth	r2, r3
 80023ee:	4b42      	ldr	r3, [pc, #264]	; (80024f8 <protecter+0x35c>)
 80023f0:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 80023f2:	4b41      	ldr	r3, [pc, #260]	; (80024f8 <protecter+0x35c>)
 80023f4:	89db      	ldrh	r3, [r3, #14]
 80023f6:	b29a      	uxth	r2, r3
 80023f8:	4b40      	ldr	r3, [pc, #256]	; (80024fc <protecter+0x360>)
 80023fa:	881b      	ldrh	r3, [r3, #0]
 80023fc:	429a      	cmp	r2, r3
 80023fe:	d002      	beq.n	8002406 <protecter+0x26a>
      p("\n\n[ERR] FET_OVER_HEAT\n\n");
 8002400:	4846      	ldr	r0, [pc, #280]	; (800251c <protecter+0x380>)
 8002402:	f001 fe5f 	bl	80040c4 <p>
    }
  }


  if (stat.error && stat.error != pre_sys_error) {
 8002406:	4b3c      	ldr	r3, [pc, #240]	; (80024f8 <protecter+0x35c>)
 8002408:	89db      	ldrh	r3, [r3, #14]
 800240a:	b29b      	uxth	r3, r3
 800240c:	2b00      	cmp	r3, #0
 800240e:	d066      	beq.n	80024de <protecter+0x342>
 8002410:	4b39      	ldr	r3, [pc, #228]	; (80024f8 <protecter+0x35c>)
 8002412:	89db      	ldrh	r3, [r3, #14]
 8002414:	b29a      	uxth	r2, r3
 8002416:	4b39      	ldr	r3, [pc, #228]	; (80024fc <protecter+0x360>)
 8002418:	881b      	ldrh	r3, [r3, #0]
 800241a:	429a      	cmp	r2, r3
 800241c:	d05f      	beq.n	80024de <protecter+0x342>
    powerOutputDisable(); // output disable
 800241e:	f7ff fad7 	bl	80019d0 <powerOutputDisable>
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8002422:	4b3f      	ldr	r3, [pc, #252]	; (8002520 <protecter+0x384>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2200      	movs	r2, #0
 8002428:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 800242a:	4b3d      	ldr	r3, [pc, #244]	; (8002520 <protecter+0x384>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2200      	movs	r2, #0
 8002430:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8002432:	4b3c      	ldr	r3, [pc, #240]	; (8002524 <protecter+0x388>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	2200      	movs	r2, #0
 8002438:	641a      	str	r2, [r3, #64]	; 0x40
    sendCanError(stat.error, 0);
 800243a:	4b2f      	ldr	r3, [pc, #188]	; (80024f8 <protecter+0x35c>)
 800243c:	89db      	ldrh	r3, [r3, #14]
 800243e:	b29b      	uxth	r3, r3
 8002440:	2100      	movs	r1, #0
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff f9ae 	bl	80017a4 <sendCanError>

    p("[ERR] power line error!!! / battv %6.2f battcs %6.3f / GDp %+5.2f GDm %+5.2f boost %6.2f\n", sensor.batt_v, sensor.batt_cs, sensor.gd_16p,
 8002448:	4b2a      	ldr	r3, [pc, #168]	; (80024f4 <protecter+0x358>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	4618      	mov	r0, r3
 800244e:	f7fe f87b 	bl	8000548 <__aeabi_f2d>
 8002452:	e9c7 0100 	strd	r0, r1, [r7]
 8002456:	4b27      	ldr	r3, [pc, #156]	; (80024f4 <protecter+0x358>)
 8002458:	691b      	ldr	r3, [r3, #16]
 800245a:	4618      	mov	r0, r3
 800245c:	f7fe f874 	bl	8000548 <__aeabi_f2d>
 8002460:	4604      	mov	r4, r0
 8002462:	460d      	mov	r5, r1
 8002464:	4b23      	ldr	r3, [pc, #140]	; (80024f4 <protecter+0x358>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	4618      	mov	r0, r3
 800246a:	f7fe f86d 	bl	8000548 <__aeabi_f2d>
 800246e:	4680      	mov	r8, r0
 8002470:	4689      	mov	r9, r1
      sensor.gd_16m, sensor.boost_v);
 8002472:	4b20      	ldr	r3, [pc, #128]	; (80024f4 <protecter+0x358>)
 8002474:	68db      	ldr	r3, [r3, #12]
    p("[ERR] power line error!!! / battv %6.2f battcs %6.3f / GDp %+5.2f GDm %+5.2f boost %6.2f\n", sensor.batt_v, sensor.batt_cs, sensor.gd_16p,
 8002476:	4618      	mov	r0, r3
 8002478:	f7fe f866 	bl	8000548 <__aeabi_f2d>
 800247c:	4682      	mov	sl, r0
 800247e:	468b      	mov	fp, r1
      sensor.gd_16m, sensor.boost_v);
 8002480:	4b1c      	ldr	r3, [pc, #112]	; (80024f4 <protecter+0x358>)
 8002482:	681b      	ldr	r3, [r3, #0]
    p("[ERR] power line error!!! / battv %6.2f battcs %6.3f / GDp %+5.2f GDm %+5.2f boost %6.2f\n", sensor.batt_v, sensor.batt_cs, sensor.gd_16p,
 8002484:	4618      	mov	r0, r3
 8002486:	f7fe f85f 	bl	8000548 <__aeabi_f2d>
 800248a:	4602      	mov	r2, r0
 800248c:	460b      	mov	r3, r1
 800248e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002492:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002496:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800249a:	e9cd 4500 	strd	r4, r5, [sp]
 800249e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024a2:	4821      	ldr	r0, [pc, #132]	; (8002528 <protecter+0x38c>)
 80024a4:	f001 fe0e 	bl	80040c4 <p>
    if (stat.error == UNDER_VOLTAGE) {
 80024a8:	4b13      	ldr	r3, [pc, #76]	; (80024f8 <protecter+0x35c>)
 80024aa:	89db      	ldrh	r3, [r3, #14]
 80024ac:	b29b      	uxth	r3, r3
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d10f      	bne.n	80024d2 <protecter+0x336>
      // discharge!!
      p("DISCHARGE!!!\n");
 80024b2:	481e      	ldr	r0, [pc, #120]	; (800252c <protecter+0x390>)
 80024b4:	f001 fe06 	bl	80040c4 <p>
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, TIM_KICK_PERI/20);
 80024b8:	4b19      	ldr	r3, [pc, #100]	; (8002520 <protecter+0x384>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2264      	movs	r2, #100	; 0x64
 80024be:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, TIM_KICK_PERI/20);
 80024c0:	4b17      	ldr	r3, [pc, #92]	; (8002520 <protecter+0x384>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2264      	movs	r2, #100	; 0x64
 80024c6:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(1000);
 80024c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80024cc:	f001 ff3a 	bl	8004344 <HAL_Delay>
 80024d0:	e005      	b.n	80024de <protecter+0x342>
    } else {
      stat.kick_cnt = 0;
 80024d2:	4b09      	ldr	r3, [pc, #36]	; (80024f8 <protecter+0x35c>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	605a      	str	r2, [r3, #4]
      stat.boost_cnt = 0;
 80024d8:	4b07      	ldr	r3, [pc, #28]	; (80024f8 <protecter+0x35c>)
 80024da:	2200      	movs	r2, #0
 80024dc:	609a      	str	r2, [r3, #8]
    }
  }
  pre_sys_error = stat.error;
 80024de:	4b06      	ldr	r3, [pc, #24]	; (80024f8 <protecter+0x35c>)
 80024e0:	89db      	ldrh	r3, [r3, #14]
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	4b05      	ldr	r3, [pc, #20]	; (80024fc <protecter+0x360>)
 80024e6:	801a      	strh	r2, [r3, #0]
}
 80024e8:	bf00      	nop
 80024ea:	3708      	adds	r7, #8
 80024ec:	46bd      	mov	sp, r7
 80024ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024f2:	bf00      	nop
 80024f4:	20000478 	.word	0x20000478
 80024f8:	20000460 	.word	0x20000460
 80024fc:	200004ac 	.word	0x200004ac
 8002500:	0800dea0 	.word	0x0800dea0
 8002504:	0800debc 	.word	0x0800debc
 8002508:	43e60000 	.word	0x43e60000
 800250c:	0800ded4 	.word	0x0800ded4
 8002510:	428c0000 	.word	0x428c0000
 8002514:	0800dee8 	.word	0x0800dee8
 8002518:	42a00000 	.word	0x42a00000
 800251c:	0800df04 	.word	0x0800df04
 8002520:	200005b8 	.word	0x200005b8
 8002524:	2000056c 	.word	0x2000056c
 8002528:	0800df1c 	.word	0x0800df1c
 800252c:	0800df78 	.word	0x0800df78

08002530 <boostControl>:

void boostControl(void) {
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af02      	add	r7, sp, #8
  static int temp_pwm_autoreload = 1000, pre_pwm_autoreload = 0;

  if (sensor.boost_v < power_cmd.target_voltage && stat.boost_cnt > 0) {
 8002536:	4b5a      	ldr	r3, [pc, #360]	; (80026a0 <boostControl+0x170>)
 8002538:	ed93 7a00 	vldr	s14, [r3]
 800253c:	4b59      	ldr	r3, [pc, #356]	; (80026a4 <boostControl+0x174>)
 800253e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002542:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800254a:	f140 8083 	bpl.w	8002654 <boostControl+0x124>
 800254e:	4b56      	ldr	r3, [pc, #344]	; (80026a8 <boostControl+0x178>)
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	2b00      	cmp	r3, #0
 8002554:	dd7e      	ble.n	8002654 <boostControl+0x124>
    stat.boost_cnt--;
 8002556:	4b54      	ldr	r3, [pc, #336]	; (80026a8 <boostControl+0x178>)
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	3b01      	subs	r3, #1
 800255c:	4a52      	ldr	r2, [pc, #328]	; (80026a8 <boostControl+0x178>)
 800255e:	6093      	str	r3, [r2, #8]
    if (sensor.boost_v < 50) {
 8002560:	4b4f      	ldr	r3, [pc, #316]	; (80026a0 <boostControl+0x170>)
 8002562:	edd3 7a00 	vldr	s15, [r3]
 8002566:	ed9f 7a51 	vldr	s14, [pc, #324]	; 80026ac <boostControl+0x17c>
 800256a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800256e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002572:	d504      	bpl.n	800257e <boostControl+0x4e>
      temp_pwm_autoreload = PWM_CNT * 10;
 8002574:	4b4e      	ldr	r3, [pc, #312]	; (80026b0 <boostControl+0x180>)
 8002576:	f641 524c 	movw	r2, #7500	; 0x1d4c
 800257a:	601a      	str	r2, [r3, #0]
 800257c:	e03f      	b.n	80025fe <boostControl+0xce>
    } else if (sensor.boost_v < 100) {
 800257e:	4b48      	ldr	r3, [pc, #288]	; (80026a0 <boostControl+0x170>)
 8002580:	edd3 7a00 	vldr	s15, [r3]
 8002584:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80026b4 <boostControl+0x184>
 8002588:	eef4 7ac7 	vcmpe.f32	s15, s14
 800258c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002590:	d504      	bpl.n	800259c <boostControl+0x6c>
      temp_pwm_autoreload = PWM_CNT * 3;
 8002592:	4b47      	ldr	r3, [pc, #284]	; (80026b0 <boostControl+0x180>)
 8002594:	f640 02ca 	movw	r2, #2250	; 0x8ca
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	e030      	b.n	80025fe <boostControl+0xce>
    } else if (sensor.boost_v < 200) {
 800259c:	4b40      	ldr	r3, [pc, #256]	; (80026a0 <boostControl+0x170>)
 800259e:	edd3 7a00 	vldr	s15, [r3]
 80025a2:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80026b8 <boostControl+0x188>
 80025a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ae:	d504      	bpl.n	80025ba <boostControl+0x8a>
      temp_pwm_autoreload = PWM_CNT * 1.5;
 80025b0:	4b3f      	ldr	r3, [pc, #252]	; (80026b0 <boostControl+0x180>)
 80025b2:	f240 4265 	movw	r2, #1125	; 0x465
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	e021      	b.n	80025fe <boostControl+0xce>
    } else if (sensor.boost_v < 300) {
 80025ba:	4b39      	ldr	r3, [pc, #228]	; (80026a0 <boostControl+0x170>)
 80025bc:	edd3 7a00 	vldr	s15, [r3]
 80025c0:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80026bc <boostControl+0x18c>
 80025c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025cc:	d504      	bpl.n	80025d8 <boostControl+0xa8>
      temp_pwm_autoreload = PWM_CNT * 1.4;
 80025ce:	4b38      	ldr	r3, [pc, #224]	; (80026b0 <boostControl+0x180>)
 80025d0:	f240 421a 	movw	r2, #1050	; 0x41a
 80025d4:	601a      	str	r2, [r3, #0]
 80025d6:	e012      	b.n	80025fe <boostControl+0xce>
    } else if (sensor.boost_v < 400) {
 80025d8:	4b31      	ldr	r3, [pc, #196]	; (80026a0 <boostControl+0x170>)
 80025da:	edd3 7a00 	vldr	s15, [r3]
 80025de:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80026c0 <boostControl+0x190>
 80025e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ea:	d504      	bpl.n	80025f6 <boostControl+0xc6>
      temp_pwm_autoreload = PWM_CNT * 1.3;
 80025ec:	4b30      	ldr	r3, [pc, #192]	; (80026b0 <boostControl+0x180>)
 80025ee:	f240 32cf 	movw	r2, #975	; 0x3cf
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	e003      	b.n	80025fe <boostControl+0xce>
    } else {
      temp_pwm_autoreload = PWM_CNT * 1.25;
 80025f6:	4b2e      	ldr	r3, [pc, #184]	; (80026b0 <boostControl+0x180>)
 80025f8:	f240 32a9 	movw	r2, #937	; 0x3a9
 80025fc:	601a      	str	r2, [r3, #0]
    }
    if (pre_pwm_autoreload != temp_pwm_autoreload) {
 80025fe:	4b31      	ldr	r3, [pc, #196]	; (80026c4 <boostControl+0x194>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	4b2b      	ldr	r3, [pc, #172]	; (80026b0 <boostControl+0x180>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	429a      	cmp	r2, r3
 8002608:	d00d      	beq.n	8002626 <boostControl+0xf6>
      htim2.Instance->CNT = 0;
 800260a:	4b2f      	ldr	r3, [pc, #188]	; (80026c8 <boostControl+0x198>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	2200      	movs	r2, #0
 8002610:	625a      	str	r2, [r3, #36]	; 0x24
      __HAL_TIM_SET_AUTORELOAD(&htim2, temp_pwm_autoreload);
 8002612:	4b27      	ldr	r3, [pc, #156]	; (80026b0 <boostControl+0x180>)
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	4b2c      	ldr	r3, [pc, #176]	; (80026c8 <boostControl+0x198>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	62da      	str	r2, [r3, #44]	; 0x2c
 800261c:	4b24      	ldr	r3, [pc, #144]	; (80026b0 <boostControl+0x180>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	461a      	mov	r2, r3
 8002622:	4b29      	ldr	r3, [pc, #164]	; (80026c8 <boostControl+0x198>)
 8002624:	60da      	str	r2, [r3, #12]
    }
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, PWM_CNT);
 8002626:	4b28      	ldr	r3, [pc, #160]	; (80026c8 <boostControl+0x198>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f240 22ee 	movw	r2, #750	; 0x2ee
 800262e:	641a      	str	r2, [r3, #64]	; 0x40
    pre_pwm_autoreload = temp_pwm_autoreload;
 8002630:	4b1f      	ldr	r3, [pc, #124]	; (80026b0 <boostControl+0x180>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a23      	ldr	r2, [pc, #140]	; (80026c4 <boostControl+0x194>)
 8002636:	6013      	str	r3, [r2, #0]

    setChargingLedHigh();
 8002638:	f7ff fa4a 	bl	8001ad0 <setChargingLedHigh>
    if (stat.boost_cnt == 0) {
 800263c:	4b1a      	ldr	r3, [pc, #104]	; (80026a8 <boostControl+0x178>)
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d129      	bne.n	8002698 <boostControl+0x168>
      p("[ERR] boost timeout!!\n");
 8002644:	4821      	ldr	r0, [pc, #132]	; (80026cc <boostControl+0x19c>)
 8002646:	f001 fd3d 	bl	80040c4 <p>
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 800264a:	4b1f      	ldr	r3, [pc, #124]	; (80026c8 <boostControl+0x198>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	2200      	movs	r2, #0
 8002650:	641a      	str	r2, [r3, #64]	; 0x40
    if (stat.boost_cnt == 0) {
 8002652:	e021      	b.n	8002698 <boostControl+0x168>
    }
  } else {
    if (stat.boost_cnt != 0) {
 8002654:	4b14      	ldr	r3, [pc, #80]	; (80026a8 <boostControl+0x178>)
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d016      	beq.n	800268a <boostControl+0x15a>
    	if(stat.boost_cnt < 900){
 800265c:	4b12      	ldr	r3, [pc, #72]	; (80026a8 <boostControl+0x178>)
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8002664:	da0e      	bge.n	8002684 <boostControl+0x154>
    	      p("boost end!! / %4.2f V / %3d\n",sensor.boost_v,1000 - stat.boost_cnt);
 8002666:	4b0e      	ldr	r3, [pc, #56]	; (80026a0 <boostControl+0x170>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f7fd ff6c 	bl	8000548 <__aeabi_f2d>
 8002670:	4602      	mov	r2, r0
 8002672:	460b      	mov	r3, r1
 8002674:	490c      	ldr	r1, [pc, #48]	; (80026a8 <boostControl+0x178>)
 8002676:	6889      	ldr	r1, [r1, #8]
 8002678:	f5c1 717a 	rsb	r1, r1, #1000	; 0x3e8
 800267c:	9100      	str	r1, [sp, #0]
 800267e:	4814      	ldr	r0, [pc, #80]	; (80026d0 <boostControl+0x1a0>)
 8002680:	f001 fd20 	bl	80040c4 <p>
    	}
      stat.boost_cnt = 0;
 8002684:	4b08      	ldr	r3, [pc, #32]	; (80026a8 <boostControl+0x178>)
 8002686:	2200      	movs	r2, #0
 8002688:	609a      	str	r2, [r3, #8]
    }
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 800268a:	4b0f      	ldr	r3, [pc, #60]	; (80026c8 <boostControl+0x198>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	2200      	movs	r2, #0
 8002690:	641a      	str	r2, [r3, #64]	; 0x40
    setChargingLedLow();
 8002692:	f7ff fa29 	bl	8001ae8 <setChargingLedLow>
  }
}
 8002696:	bf00      	nop
 8002698:	bf00      	nop
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	20000478 	.word	0x20000478
 80026a4:	2000043c 	.word	0x2000043c
 80026a8:	20000460 	.word	0x20000460
 80026ac:	42480000 	.word	0x42480000
 80026b0:	20000000 	.word	0x20000000
 80026b4:	42c80000 	.word	0x42c80000
 80026b8:	43480000 	.word	0x43480000
 80026bc:	43960000 	.word	0x43960000
 80026c0:	43c80000 	.word	0x43c80000
 80026c4:	200004b0 	.word	0x200004b0
 80026c8:	2000056c 	.word	0x2000056c
 80026cc:	0800df88 	.word	0x0800df88
 80026d0:	0800dfa0 	.word	0x0800dfa0

080026d4 <kickControl>:

void kickControl(void) {
 80026d4:	b580      	push	{r7, lr}
 80026d6:	af00      	add	r7, sp, #0
  if (stat.kick_cnt > 0) {
 80026d8:	4b1f      	ldr	r3, [pc, #124]	; (8002758 <kickControl+0x84>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d030      	beq.n	8002742 <kickControl+0x6e>
    // kick!!!
    if (power_cmd.kick_chip_selected) {
 80026e0:	4b1e      	ldr	r3, [pc, #120]	; (800275c <kickControl+0x88>)
 80026e2:	785b      	ldrb	r3, [r3, #1]
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d009      	beq.n	80026fe <kickControl+0x2a>
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, power_cmd.kick_power); // chip
 80026ea:	4b1c      	ldr	r3, [pc, #112]	; (800275c <kickControl+0x88>)
 80026ec:	689a      	ldr	r2, [r3, #8]
 80026ee:	4b1c      	ldr	r3, [pc, #112]	; (8002760 <kickControl+0x8c>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80026f4:	4b1a      	ldr	r3, [pc, #104]	; (8002760 <kickControl+0x8c>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2200      	movs	r2, #0
 80026fa:	635a      	str	r2, [r3, #52]	; 0x34
 80026fc:	e008      	b.n	8002710 <kickControl+0x3c>
    } else {
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, power_cmd.kick_power); // straight
 80026fe:	4b17      	ldr	r3, [pc, #92]	; (800275c <kickControl+0x88>)
 8002700:	689a      	ldr	r2, [r3, #8]
 8002702:	4b17      	ldr	r3, [pc, #92]	; (8002760 <kickControl+0x8c>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8002708:	4b15      	ldr	r3, [pc, #84]	; (8002760 <kickControl+0x8c>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2200      	movs	r2, #0
 800270e:	639a      	str	r2, [r3, #56]	; 0x38
    }
    stat.kick_cnt--;
 8002710:	4b11      	ldr	r3, [pc, #68]	; (8002758 <kickControl+0x84>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	3b01      	subs	r3, #1
 8002716:	4a10      	ldr	r2, [pc, #64]	; (8002758 <kickControl+0x84>)
 8002718:	6053      	str	r3, [r2, #4]
    if (stat.kick_cnt == 0) {
 800271a:	4b0f      	ldr	r3, [pc, #60]	; (8002758 <kickControl+0x84>)
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d117      	bne.n	8002752 <kickControl+0x7e>
      // p("kick end!!\n");
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8002722:	4b0f      	ldr	r3, [pc, #60]	; (8002760 <kickControl+0x8c>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2200      	movs	r2, #0
 8002728:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 800272a:	4b0d      	ldr	r3, [pc, #52]	; (8002760 <kickControl+0x8c>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2200      	movs	r2, #0
 8002730:	639a      	str	r2, [r3, #56]	; 0x38
      if (power_cmd.charge_enabled) {
 8002732:	4b0a      	ldr	r3, [pc, #40]	; (800275c <kickControl+0x88>)
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	b2db      	uxtb	r3, r3
 8002738:	2b00      	cmp	r3, #0
 800273a:	d00a      	beq.n	8002752 <kickControl+0x7e>
        // p("continue charge!!\n");
        startCharge();
 800273c:	f7ff fa5a 	bl	8001bf4 <startCharge>
  } else {
    // idol
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
  }
}
 8002740:	e007      	b.n	8002752 <kickControl+0x7e>
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8002742:	4b07      	ldr	r3, [pc, #28]	; (8002760 <kickControl+0x8c>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2200      	movs	r2, #0
 8002748:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 800274a:	4b05      	ldr	r3, [pc, #20]	; (8002760 <kickControl+0x8c>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2200      	movs	r2, #0
 8002750:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002752:	bf00      	nop
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	20000460 	.word	0x20000460
 800275c:	2000043c 	.word	0x2000043c
 8002760:	200005b8 	.word	0x200005b8

08002764 <userInterface>:

void userInterface(void) {
 8002764:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002768:	b08e      	sub	sp, #56	; 0x38
 800276a:	af0a      	add	r7, sp, #40	; 0x28
  static bool pre_sw_pushed[2],user_control_chip_select = false;

  // User SW control
  if (isPushedUserSw1()) {
 800276c:	f7ff f9c8 	bl	8001b00 <isPushedUserSw1>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d02a      	beq.n	80027cc <userInterface+0x68>
    if (!pre_sw_pushed[0]){
 8002776:	4b90      	ldr	r3, [pc, #576]	; (80029b8 <userInterface+0x254>)
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	f083 0301 	eor.w	r3, r3, #1
 800277e:	b2db      	uxtb	r3, r3
 8002780:	2b00      	cmp	r3, #0
 8002782:	d026      	beq.n	80027d2 <userInterface+0x6e>
      pre_sw_pushed[0] = true;
 8002784:	4b8c      	ldr	r3, [pc, #560]	; (80029b8 <userInterface+0x254>)
 8002786:	2201      	movs	r2, #1
 8002788:	701a      	strb	r2, [r3, #0]
      p("[USR] kick start!! : chip %d\n" ,user_control_chip_select);
 800278a:	4b8c      	ldr	r3, [pc, #560]	; (80029bc <userInterface+0x258>)
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	4619      	mov	r1, r3
 8002790:	488b      	ldr	r0, [pc, #556]	; (80029c0 <userInterface+0x25c>)
 8002792:	f001 fc97 	bl	80040c4 <p>
      startKick(255);
 8002796:	20ff      	movs	r0, #255	; 0xff
 8002798:	f7ff fa02 	bl	8001ba0 <startKick>
      power_cmd.sw_enable_cnt = 1000;
 800279c:	4b89      	ldr	r3, [pc, #548]	; (80029c4 <userInterface+0x260>)
 800279e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80027a2:	60da      	str	r2, [r3, #12]
      power_cmd.kick_chip_selected = user_control_chip_select;
 80027a4:	4b85      	ldr	r3, [pc, #532]	; (80029bc <userInterface+0x258>)
 80027a6:	781a      	ldrb	r2, [r3, #0]
 80027a8:	4b86      	ldr	r3, [pc, #536]	; (80029c4 <userInterface+0x260>)
 80027aa:	705a      	strb	r2, [r3, #1]
      user_control_chip_select = !user_control_chip_select;
 80027ac:	4b83      	ldr	r3, [pc, #524]	; (80029bc <userInterface+0x258>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	bf14      	ite	ne
 80027b4:	2301      	movne	r3, #1
 80027b6:	2300      	moveq	r3, #0
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	f083 0301 	eor.w	r3, r3, #1
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	f003 0301 	and.w	r3, r3, #1
 80027c4:	b2da      	uxtb	r2, r3
 80027c6:	4b7d      	ldr	r3, [pc, #500]	; (80029bc <userInterface+0x258>)
 80027c8:	701a      	strb	r2, [r3, #0]
 80027ca:	e002      	b.n	80027d2 <userInterface+0x6e>
    }
  }else{
    pre_sw_pushed[0] = false;
 80027cc:	4b7a      	ldr	r3, [pc, #488]	; (80029b8 <userInterface+0x254>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	701a      	strb	r2, [r3, #0]
  }
  if (isPushedUserSw2()) {
 80027d2:	f7ff f9a7 	bl	8001b24 <isPushedUserSw2>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d013      	beq.n	8002804 <userInterface+0xa0>
    if (!pre_sw_pushed[1]) {
 80027dc:	4b76      	ldr	r3, [pc, #472]	; (80029b8 <userInterface+0x254>)
 80027de:	785b      	ldrb	r3, [r3, #1]
 80027e0:	f083 0301 	eor.w	r3, r3, #1
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d00f      	beq.n	800280a <userInterface+0xa6>
      pre_sw_pushed[1] = true;
 80027ea:	4b73      	ldr	r3, [pc, #460]	; (80029b8 <userInterface+0x254>)
 80027ec:	2201      	movs	r2, #1
 80027ee:	705a      	strb	r2, [r3, #1]
      p("[USR] boost start!!\n");
 80027f0:	4875      	ldr	r0, [pc, #468]	; (80029c8 <userInterface+0x264>)
 80027f2:	f001 fc67 	bl	80040c4 <p>
      startCharge();
 80027f6:	f7ff f9fd 	bl	8001bf4 <startCharge>
      power_cmd.sw_enable_cnt = 1000;
 80027fa:	4b72      	ldr	r3, [pc, #456]	; (80029c4 <userInterface+0x260>)
 80027fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002800:	60da      	str	r2, [r3, #12]
 8002802:	e002      	b.n	800280a <userInterface+0xa6>
    }
  } else {
    pre_sw_pushed[1] = false;
 8002804:	4b6c      	ldr	r3, [pc, #432]	; (80029b8 <userInterface+0x254>)
 8002806:	2200      	movs	r2, #0
 8002808:	705a      	strb	r2, [r3, #1]
  }

  stat.print_loop_cnt++;
 800280a:	4b70      	ldr	r3, [pc, #448]	; (80029cc <userInterface+0x268>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	3301      	adds	r3, #1
 8002810:	4a6e      	ldr	r2, [pc, #440]	; (80029cc <userInterface+0x268>)
 8002812:	6013      	str	r3, [r2, #0]
  // debug print
  if (stat.print_loop_cnt >= 50) {
 8002814:	4b6d      	ldr	r3, [pc, #436]	; (80029cc <userInterface+0x268>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	2b31      	cmp	r3, #49	; 0x31
 800281a:	f240 80b9 	bls.w	8002990 <userInterface+0x22c>
    stat.print_loop_cnt = 0;
 800281e:	4b6b      	ldr	r3, [pc, #428]	; (80029cc <userInterface+0x268>)
 8002820:	2200      	movs	r2, #0
 8002822:	601a      	str	r2, [r3, #0]
    // printf("%8ld
    // %8ld\n",HAL_ADCEx_InjectedGetValue(&hadc4,ADC_INJECTED_RANK_1),HAL_ADCEx_InjectedGetValue(&hadc4,ADC_INJECTED_RANK_2));
    // HAL_ADCEx_InjectedStart(&hadc1);

    // p("pwm = %d : ",temp_pwm_autoreload);
    if (stat.error) {
 8002824:	4b69      	ldr	r3, [pc, #420]	; (80029cc <userInterface+0x268>)
 8002826:	89db      	ldrh	r3, [r3, #14]
 8002828:	b29b      	uxth	r3, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	d007      	beq.n	800283e <userInterface+0xda>
      p("E:0x%04x ", stat.error);
 800282e:	4b67      	ldr	r3, [pc, #412]	; (80029cc <userInterface+0x268>)
 8002830:	89db      	ldrh	r3, [r3, #14]
 8002832:	b29b      	uxth	r3, r3
 8002834:	4619      	mov	r1, r3
 8002836:	4866      	ldr	r0, [pc, #408]	; (80029d0 <userInterface+0x26c>)
 8002838:	f001 fc44 	bl	80040c4 <p>
 800283c:	e002      	b.n	8002844 <userInterface+0xe0>
    } else {
      p("         ");
 800283e:	4865      	ldr	r0, [pc, #404]	; (80029d4 <userInterface+0x270>)
 8002840:	f001 fc40 	bl	80040c4 <p>
    }
    // p("Vm %3.1f VM %3.1f CM %3.1f DF %3.1f DC %3.1f
    // ",power_cmd.min_v,power_cmd.max_v,power_cmd.max_c,power_cmd.fet_temp,power_cmd.coil_temp);
    p("PW %3d BV %3.0f, CK %d, CH %d / ", power_cmd.sw_enable_cnt, power_cmd.target_voltage, power_cmd.kick_chip_selected, power_cmd.charge_enabled);
 8002844:	4b5f      	ldr	r3, [pc, #380]	; (80029c4 <userInterface+0x260>)
 8002846:	68dc      	ldr	r4, [r3, #12]
 8002848:	4b5e      	ldr	r3, [pc, #376]	; (80029c4 <userInterface+0x260>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	4618      	mov	r0, r3
 800284e:	f7fd fe7b 	bl	8000548 <__aeabi_f2d>
 8002852:	4602      	mov	r2, r0
 8002854:	460b      	mov	r3, r1
 8002856:	495b      	ldr	r1, [pc, #364]	; (80029c4 <userInterface+0x260>)
 8002858:	7849      	ldrb	r1, [r1, #1]
 800285a:	b2c9      	uxtb	r1, r1
 800285c:	4608      	mov	r0, r1
 800285e:	4959      	ldr	r1, [pc, #356]	; (80029c4 <userInterface+0x260>)
 8002860:	7809      	ldrb	r1, [r1, #0]
 8002862:	b2c9      	uxtb	r1, r1
 8002864:	9101      	str	r1, [sp, #4]
 8002866:	9000      	str	r0, [sp, #0]
 8002868:	4621      	mov	r1, r4
 800286a:	485b      	ldr	r0, [pc, #364]	; (80029d8 <userInterface+0x274>)
 800286c:	f001 fc2a 	bl	80040c4 <p>
    /*p("BattVm %3.1f VM %3.1f GD+ %+4.1f GD- %+4.1f BattCS %+5.1f / ", peak.batt_v_max, peak.batt_v_min, peak.gd_16p_min, peak.gd_16m_min,
      peak.batt_cs_max);*/
    p("%+3d %+3d %4d / ", get_DeltaX_ADNS3080(), get_DeltaY_ADNS3080(), get_Qualty_ADNS3080());
 8002870:	f7fe fdcc 	bl	800140c <get_DeltaX_ADNS3080>
 8002874:	4603      	mov	r3, r0
 8002876:	461c      	mov	r4, r3
 8002878:	f7fe fdd4 	bl	8001424 <get_DeltaY_ADNS3080>
 800287c:	4603      	mov	r3, r0
 800287e:	461d      	mov	r5, r3
 8002880:	f7fe fddc 	bl	800143c <get_Qualty_ADNS3080>
 8002884:	4603      	mov	r3, r0
 8002886:	462a      	mov	r2, r5
 8002888:	4621      	mov	r1, r4
 800288a:	4854      	ldr	r0, [pc, #336]	; (80029dc <userInterface+0x278>)
 800288c:	f001 fc1a 	bl	80040c4 <p>
    p("TargetV %5.1f, ",power_cmd.target_voltage);
 8002890:	4b4c      	ldr	r3, [pc, #304]	; (80029c4 <userInterface+0x260>)
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	4618      	mov	r0, r3
 8002896:	f7fd fe57 	bl	8000548 <__aeabi_f2d>
 800289a:	4602      	mov	r2, r0
 800289c:	460b      	mov	r3, r1
 800289e:	4850      	ldr	r0, [pc, #320]	; (80029e0 <userInterface+0x27c>)
 80028a0:	f001 fc10 	bl	80040c4 <p>
    p("BattV %3.1f, BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f ", sensor.batt_v, sensor.boost_v, sensor.batt_cs, sensor.temp_fet,
 80028a4:	4b4f      	ldr	r3, [pc, #316]	; (80029e4 <userInterface+0x280>)
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f7fd fe4d 	bl	8000548 <__aeabi_f2d>
 80028ae:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80028b2:	4b4c      	ldr	r3, [pc, #304]	; (80029e4 <userInterface+0x280>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7fd fe46 	bl	8000548 <__aeabi_f2d>
 80028bc:	4604      	mov	r4, r0
 80028be:	460d      	mov	r5, r1
 80028c0:	4b48      	ldr	r3, [pc, #288]	; (80029e4 <userInterface+0x280>)
 80028c2:	691b      	ldr	r3, [r3, #16]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f7fd fe3f 	bl	8000548 <__aeabi_f2d>
 80028ca:	4680      	mov	r8, r0
 80028cc:	4689      	mov	r9, r1
 80028ce:	4b45      	ldr	r3, [pc, #276]	; (80029e4 <userInterface+0x280>)
 80028d0:	69db      	ldr	r3, [r3, #28]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7fd fe38 	bl	8000548 <__aeabi_f2d>
 80028d8:	4682      	mov	sl, r0
 80028da:	468b      	mov	fp, r1
      sensor.temp_coil_1, sensor.temp_coil_2);
 80028dc:	4b41      	ldr	r3, [pc, #260]	; (80029e4 <userInterface+0x280>)
 80028de:	695b      	ldr	r3, [r3, #20]
    p("BattV %3.1f, BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f ", sensor.batt_v, sensor.boost_v, sensor.batt_cs, sensor.temp_fet,
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7fd fe31 	bl	8000548 <__aeabi_f2d>
 80028e6:	e9c7 0100 	strd	r0, r1, [r7]
      sensor.temp_coil_1, sensor.temp_coil_2);
 80028ea:	4b3e      	ldr	r3, [pc, #248]	; (80029e4 <userInterface+0x280>)
 80028ec:	699b      	ldr	r3, [r3, #24]
    p("BattV %3.1f, BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f ", sensor.batt_v, sensor.boost_v, sensor.batt_cs, sensor.temp_fet,
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7fd fe2a 	bl	8000548 <__aeabi_f2d>
 80028f4:	4602      	mov	r2, r0
 80028f6:	460b      	mov	r3, r1
 80028f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80028fc:	ed97 7b00 	vldr	d7, [r7]
 8002900:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002904:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002908:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800290c:	e9cd 4500 	strd	r4, r5, [sp]
 8002910:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002914:	4834      	ldr	r0, [pc, #208]	; (80029e8 <userInterface+0x284>)
 8002916:	f001 fbd5 	bl	80040c4 <p>
    p("loop-cnt %6d \n", stat.system_loop_cnt);
 800291a:	4b2c      	ldr	r3, [pc, #176]	; (80029cc <userInterface+0x268>)
 800291c:	691b      	ldr	r3, [r3, #16]
 800291e:	4619      	mov	r1, r3
 8002920:	4832      	ldr	r0, [pc, #200]	; (80029ec <userInterface+0x288>)
 8002922:	f001 fbcf 	bl	80040c4 <p>
    // printf("adc1 : ch1 %8ld / ch2 %8ld / ch3 %8ld / adc3: ch1 %8ld / ch5 %8ld / ch12 %8ld /
    // adc4 : ch3 %8ld / ch4 %8ld \n", adc1_raw_data[0], adc1_raw_data[1], adc1_raw_data[2],
    // adc3_raw_data[0],adc3_raw_data[1],adc3_raw_data[2],adc4_raw_data[0],adc4_raw_data[1]);
    sendCanTemp((uint8_t)sensor.temp_fet, (uint8_t)sensor.temp_coil_1, (uint8_t)sensor.temp_coil_2);
 8002926:	4b2f      	ldr	r3, [pc, #188]	; (80029e4 <userInterface+0x280>)
 8002928:	edd3 7a07 	vldr	s15, [r3, #28]
 800292c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002930:	edc7 7a02 	vstr	s15, [r7, #8]
 8002934:	7a3b      	ldrb	r3, [r7, #8]
 8002936:	b2db      	uxtb	r3, r3
 8002938:	4a2a      	ldr	r2, [pc, #168]	; (80029e4 <userInterface+0x280>)
 800293a:	edd2 7a05 	vldr	s15, [r2, #20]
 800293e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002942:	edc7 7a02 	vstr	s15, [r7, #8]
 8002946:	7a3a      	ldrb	r2, [r7, #8]
 8002948:	b2d1      	uxtb	r1, r2
 800294a:	4a26      	ldr	r2, [pc, #152]	; (80029e4 <userInterface+0x280>)
 800294c:	edd2 7a06 	vldr	s15, [r2, #24]
 8002950:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002954:	edc7 7a02 	vstr	s15, [r7, #8]
 8002958:	7a3a      	ldrb	r2, [r7, #8]
 800295a:	b2d2      	uxtb	r2, r2
 800295c:	4618      	mov	r0, r3
 800295e:	f7fe febb 	bl	80016d8 <sendCanTemp>

    if (!stat.power_enabled && stat.error) {
 8002962:	4b1a      	ldr	r3, [pc, #104]	; (80029cc <userInterface+0x268>)
 8002964:	7b1b      	ldrb	r3, [r3, #12]
 8002966:	b2db      	uxtb	r3, r3
 8002968:	f083 0301 	eor.w	r3, r3, #1
 800296c:	b2db      	uxtb	r3, r3
 800296e:	2b00      	cmp	r3, #0
 8002970:	d00e      	beq.n	8002990 <userInterface+0x22c>
 8002972:	4b16      	ldr	r3, [pc, #88]	; (80029cc <userInterface+0x268>)
 8002974:	89db      	ldrh	r3, [r3, #14]
 8002976:	b29b      	uxth	r3, r3
 8002978:	2b00      	cmp	r3, #0
 800297a:	d009      	beq.n	8002990 <userInterface+0x22c>
      p("!! clear Error : %d !!\n", stat.error);
 800297c:	4b13      	ldr	r3, [pc, #76]	; (80029cc <userInterface+0x268>)
 800297e:	89db      	ldrh	r3, [r3, #14]
 8002980:	b29b      	uxth	r3, r3
 8002982:	4619      	mov	r1, r3
 8002984:	481a      	ldr	r0, [pc, #104]	; (80029f0 <userInterface+0x28c>)
 8002986:	f001 fb9d 	bl	80040c4 <p>
      stat.error = 0;
 800298a:	4b10      	ldr	r3, [pc, #64]	; (80029cc <userInterface+0x268>)
 800298c:	2200      	movs	r2, #0
 800298e:	81da      	strh	r2, [r3, #14]
    }
  }
  // charge-indication
  if (sensor.boost_v > 100) {
 8002990:	4b14      	ldr	r3, [pc, #80]	; (80029e4 <userInterface+0x280>)
 8002992:	edd3 7a00 	vldr	s15, [r3]
 8002996:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80029f4 <userInterface+0x290>
 800299a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800299e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a2:	dd02      	ble.n	80029aa <userInterface+0x246>
    setHVWarningLedHigh();
 80029a4:	f7ff f864 	bl	8001a70 <setHVWarningLedHigh>
  } else {
    setHVWarningLedLow();
  }
}
 80029a8:	e001      	b.n	80029ae <userInterface+0x24a>
    setHVWarningLedLow();
 80029aa:	f7ff f86d 	bl	8001a88 <setHVWarningLedLow>
}
 80029ae:	bf00      	nop
 80029b0:	3710      	adds	r7, #16
 80029b2:	46bd      	mov	sp, r7
 80029b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029b8:	200004b4 	.word	0x200004b4
 80029bc:	200004b6 	.word	0x200004b6
 80029c0:	0800dfc0 	.word	0x0800dfc0
 80029c4:	2000043c 	.word	0x2000043c
 80029c8:	0800dfe0 	.word	0x0800dfe0
 80029cc:	20000460 	.word	0x20000460
 80029d0:	0800dff8 	.word	0x0800dff8
 80029d4:	0800e004 	.word	0x0800e004
 80029d8:	0800e010 	.word	0x0800e010
 80029dc:	0800e034 	.word	0x0800e034
 80029e0:	0800e048 	.word	0x0800e048
 80029e4:	20000478 	.word	0x20000478
 80029e8:	0800e058 	.word	0x0800e058
 80029ec:	0800e0a4 	.word	0x0800e0a4
 80029f0:	0800e0b4 	.word	0x0800e0b4
 80029f4:	42c80000 	.word	0x42c80000

080029f8 <connectionTest>:


void connectionTest(void) {
 80029f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029fc:	b098      	sub	sp, #96	; 0x60
 80029fe:	af0e      	add	r7, sp, #56	; 0x38
  while (1) {
    updateADCs();
 8002a00:	f7ff f9a2 	bl	8001d48 <updateADCs>
    HAL_Delay(100);
 8002a04:	2064      	movs	r0, #100	; 0x64
 8002a06:	f001 fc9d 	bl	8004344 <HAL_Delay>
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002a0a:	4bb3      	ldr	r3, [pc, #716]	; (8002cd8 <connectionTest+0x2e0>)
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7fd fd9a 	bl	8000548 <__aeabi_f2d>
 8002a14:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002a18:	4baf      	ldr	r3, [pc, #700]	; (8002cd8 <connectionTest+0x2e0>)
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7fd fd93 	bl	8000548 <__aeabi_f2d>
 8002a22:	4682      	mov	sl, r0
 8002a24:	468b      	mov	fp, r1
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002a26:	4bac      	ldr	r3, [pc, #688]	; (8002cd8 <connectionTest+0x2e0>)
 8002a28:	68db      	ldr	r3, [r3, #12]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f7fd fd8c 	bl	8000548 <__aeabi_f2d>
 8002a30:	e9c7 0104 	strd	r0, r1, [r7, #16]
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002a34:	4ba8      	ldr	r3, [pc, #672]	; (8002cd8 <connectionTest+0x2e0>)
 8002a36:	681b      	ldr	r3, [r3, #0]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7fd fd85 	bl	8000548 <__aeabi_f2d>
 8002a3e:	e9c7 0102 	strd	r0, r1, [r7, #8]
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002a42:	4ba5      	ldr	r3, [pc, #660]	; (8002cd8 <connectionTest+0x2e0>)
 8002a44:	691b      	ldr	r3, [r3, #16]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7fd fd7e 	bl	8000548 <__aeabi_f2d>
 8002a4c:	e9c7 0100 	strd	r0, r1, [r7]
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002a50:	4ba1      	ldr	r3, [pc, #644]	; (8002cd8 <connectionTest+0x2e0>)
 8002a52:	69db      	ldr	r3, [r3, #28]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7fd fd77 	bl	8000548 <__aeabi_f2d>
 8002a5a:	4680      	mov	r8, r0
 8002a5c:	4689      	mov	r9, r1
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002a5e:	4b9e      	ldr	r3, [pc, #632]	; (8002cd8 <connectionTest+0x2e0>)
 8002a60:	695b      	ldr	r3, [r3, #20]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7fd fd70 	bl	8000548 <__aeabi_f2d>
 8002a68:	4604      	mov	r4, r0
 8002a6a:	460d      	mov	r5, r1
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002a6c:	4b9a      	ldr	r3, [pc, #616]	; (8002cd8 <connectionTest+0x2e0>)
 8002a6e:	699b      	ldr	r3, [r3, #24]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7fd fd69 	bl	8000548 <__aeabi_f2d>
 8002a76:	4602      	mov	r2, r0
 8002a78:	460b      	mov	r3, r1
 8002a7a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8002a7e:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 8002a82:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8002a86:	ed97 7b00 	vldr	d7, [r7]
 8002a8a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002a8e:	ed97 7b02 	vldr	d7, [r7, #8]
 8002a92:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002a96:	ed97 7b04 	vldr	d7, [r7, #16]
 8002a9a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002a9e:	e9cd ab00 	strd	sl, fp, [sp]
 8002aa2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002aa6:	488d      	ldr	r0, [pc, #564]	; (8002cdc <connectionTest+0x2e4>)
 8002aa8:	f001 fb0c 	bl	80040c4 <p>
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002aac:	4b8a      	ldr	r3, [pc, #552]	; (8002cd8 <connectionTest+0x2e0>)
 8002aae:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ab2:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002ab6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002abe:	dd4e      	ble.n	8002b5e <connectionTest+0x166>
 8002ac0:	4b85      	ldr	r3, [pc, #532]	; (8002cd8 <connectionTest+0x2e0>)
 8002ac2:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ac6:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8002aca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ad2:	dd44      	ble.n	8002b5e <connectionTest+0x166>
 8002ad4:	4b80      	ldr	r3, [pc, #512]	; (8002cd8 <connectionTest+0x2e0>)
 8002ad6:	edd3 7a03 	vldr	s15, [r3, #12]
 8002ada:	eeba 7a00 	vmov.f32	s14, #160	; 0xc1000000 -8.0
 8002ade:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ae2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ae6:	d53a      	bpl.n	8002b5e <connectionTest+0x166>
 8002ae8:	4b7b      	ldr	r3, [pc, #492]	; (8002cd8 <connectionTest+0x2e0>)
 8002aea:	edd3 7a04 	vldr	s15, [r3, #16]
 8002aee:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002af2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002af6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002afa:	d530      	bpl.n	8002b5e <connectionTest+0x166>
 8002afc:	4b76      	ldr	r3, [pc, #472]	; (8002cd8 <connectionTest+0x2e0>)
 8002afe:	edd3 7a07 	vldr	s15, [r3, #28]
 8002b02:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8002ce0 <connectionTest+0x2e8>
 8002b06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b0e:	d526      	bpl.n	8002b5e <connectionTest+0x166>
 8002b10:	4b71      	ldr	r3, [pc, #452]	; (8002cd8 <connectionTest+0x2e0>)
 8002b12:	edd3 7a05 	vldr	s15, [r3, #20]
 8002b16:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002ce4 <connectionTest+0x2ec>
 8002b1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b22:	d51c      	bpl.n	8002b5e <connectionTest+0x166>
        sensor.temp_coil_2 < COIL_OVER_HEAT_TEMP) {
 8002b24:	4b6c      	ldr	r3, [pc, #432]	; (8002cd8 <connectionTest+0x2e0>)
 8002b26:	edd3 7a06 	vldr	s15, [r3, #24]
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002b2a:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8002ce4 <connectionTest+0x2ec>
 8002b2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b36:	d512      	bpl.n	8002b5e <connectionTest+0x166>

      p("Pre-test OK!!\n");
 8002b38:	486b      	ldr	r0, [pc, #428]	; (8002ce8 <connectionTest+0x2f0>)
 8002b3a:	f001 fac3 	bl	80040c4 <p>
      break;
 8002b3e:	bf00      	nop
    }
  }
  powerOutputEnable();
 8002b40:	f7fe ff3a 	bl	80019b8 <powerOutputEnable>

  setChargingLedLow();
 8002b44:	f7fe ffd0 	bl	8001ae8 <setChargingLedLow>
  setCanEnCmdLedHigh();
 8002b48:	f7fe ffaa 	bl	8001aa0 <setCanEnCmdLedHigh>
  setHVWarningLedLow();
 8002b4c:	f7fe ff9c 	bl	8001a88 <setHVWarningLedLow>
  setOutSwLedHigh();
 8002b50:	f7fe ff76 	bl	8001a40 <setOutSwLedHigh>
  setErrorLedLow();
 8002b54:	f7fe ff68 	bl	8001a28 <setErrorLedLow>

  int timeout_cnt = 0;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	627b      	str	r3, [r7, #36]	; 0x24
 8002b5c:	e000      	b.n	8002b60 <connectionTest+0x168>
    updateADCs();
 8002b5e:	e74f      	b.n	8002a00 <connectionTest+0x8>
  while (1) {
    timeout_cnt++;
 8002b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b62:	3301      	adds	r3, #1
 8002b64:	627b      	str	r3, [r7, #36]	; 0x24
    updateADCs();
 8002b66:	f7ff f8ef 	bl	8001d48 <updateADCs>
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002b6a:	4b5b      	ldr	r3, [pc, #364]	; (8002cd8 <connectionTest+0x2e0>)
 8002b6c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b70:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002b74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b7c:	f340 80bc 	ble.w	8002cf8 <connectionTest+0x300>
 8002b80:	4b55      	ldr	r3, [pc, #340]	; (8002cd8 <connectionTest+0x2e0>)
 8002b82:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b86:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8002b8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b92:	f340 80b1 	ble.w	8002cf8 <connectionTest+0x300>
 8002b96:	4b50      	ldr	r3, [pc, #320]	; (8002cd8 <connectionTest+0x2e0>)
 8002b98:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b9c:	eeba 7a00 	vmov.f32	s14, #160	; 0xc1000000 -8.0
 8002ba0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ba8:	f140 80a6 	bpl.w	8002cf8 <connectionTest+0x300>
 8002bac:	4b4a      	ldr	r3, [pc, #296]	; (8002cd8 <connectionTest+0x2e0>)
 8002bae:	edd3 7a04 	vldr	s15, [r3, #16]
 8002bb2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002bb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bbe:	f140 809b 	bpl.w	8002cf8 <connectionTest+0x300>
 8002bc2:	4b45      	ldr	r3, [pc, #276]	; (8002cd8 <connectionTest+0x2e0>)
 8002bc4:	edd3 7a07 	vldr	s15, [r3, #28]
 8002bc8:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8002ce0 <connectionTest+0x2e8>
 8002bcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd4:	f140 8090 	bpl.w	8002cf8 <connectionTest+0x300>
 8002bd8:	4b3f      	ldr	r3, [pc, #252]	; (8002cd8 <connectionTest+0x2e0>)
 8002bda:	edd3 7a05 	vldr	s15, [r3, #20]
 8002bde:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8002ce4 <connectionTest+0x2ec>
 8002be2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bea:	f140 8085 	bpl.w	8002cf8 <connectionTest+0x300>
        sensor.temp_coil_2 < COIL_OVER_HEAT_TEMP) {
 8002bee:	4b3a      	ldr	r3, [pc, #232]	; (8002cd8 <connectionTest+0x2e0>)
 8002bf0:	edd3 7a06 	vldr	s15, [r3, #24]
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002bf4:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002ce4 <connectionTest+0x2ec>
 8002bf8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c00:	d57a      	bpl.n	8002cf8 <connectionTest+0x300>
      p("PowerOn-test   OK!! cnt %3d : ", timeout_cnt);
 8002c02:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c04:	4839      	ldr	r0, [pc, #228]	; (8002cec <connectionTest+0x2f4>)
 8002c06:	f001 fa5d 	bl	80040c4 <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002c0a:	4b33      	ldr	r3, [pc, #204]	; (8002cd8 <connectionTest+0x2e0>)
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7fd fc9a 	bl	8000548 <__aeabi_f2d>
 8002c14:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002c18:	4b2f      	ldr	r3, [pc, #188]	; (8002cd8 <connectionTest+0x2e0>)
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7fd fc93 	bl	8000548 <__aeabi_f2d>
 8002c22:	4682      	mov	sl, r0
 8002c24:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002c26:	4b2c      	ldr	r3, [pc, #176]	; (8002cd8 <connectionTest+0x2e0>)
 8002c28:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7fd fc8c 	bl	8000548 <__aeabi_f2d>
 8002c30:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002c34:	4b28      	ldr	r3, [pc, #160]	; (8002cd8 <connectionTest+0x2e0>)
 8002c36:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7fd fc85 	bl	8000548 <__aeabi_f2d>
 8002c3e:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002c42:	4b25      	ldr	r3, [pc, #148]	; (8002cd8 <connectionTest+0x2e0>)
 8002c44:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fd fc7e 	bl	8000548 <__aeabi_f2d>
 8002c4c:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002c50:	4b21      	ldr	r3, [pc, #132]	; (8002cd8 <connectionTest+0x2e0>)
 8002c52:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7fd fc77 	bl	8000548 <__aeabi_f2d>
 8002c5a:	4680      	mov	r8, r0
 8002c5c:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002c5e:	4b1e      	ldr	r3, [pc, #120]	; (8002cd8 <connectionTest+0x2e0>)
 8002c60:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fd fc70 	bl	8000548 <__aeabi_f2d>
 8002c68:	4604      	mov	r4, r0
 8002c6a:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002c6c:	4b1a      	ldr	r3, [pc, #104]	; (8002cd8 <connectionTest+0x2e0>)
 8002c6e:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7fd fc69 	bl	8000548 <__aeabi_f2d>
 8002c76:	4602      	mov	r2, r0
 8002c78:	460b      	mov	r3, r1
 8002c7a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8002c7e:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 8002c82:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8002c86:	ed97 7b00 	vldr	d7, [r7]
 8002c8a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002c8e:	ed97 7b02 	vldr	d7, [r7, #8]
 8002c92:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002c96:	ed97 7b04 	vldr	d7, [r7, #16]
 8002c9a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002c9e:	e9cd ab00 	strd	sl, fp, [sp]
 8002ca2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ca6:	4812      	ldr	r0, [pc, #72]	; (8002cf0 <connectionTest+0x2f8>)
 8002ca8:	f001 fa0c 	bl	80040c4 <p>
      break;
 8002cac:	bf00      	nop
      while (1)
        ;
    }
  }

  setChargingLedLow();
 8002cae:	f7fe ff1b 	bl	8001ae8 <setChargingLedLow>
  setCanEnCmdLedHigh();
 8002cb2:	f7fe fef5 	bl	8001aa0 <setCanEnCmdLedHigh>
  setHVWarningLedHigh();
 8002cb6:	f7fe fedb 	bl	8001a70 <setHVWarningLedHigh>
  setOutSwLedHigh();
 8002cba:	f7fe fec1 	bl	8001a40 <setOutSwLedHigh>
  setErrorLedLow();
 8002cbe:	f7fe feb3 	bl	8001a28 <setErrorLedLow>

  timeout_cnt = 0;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	627b      	str	r3, [r7, #36]	; 0x24
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, TIM_KICK_PERI / 10);
 8002cc6:	4b0b      	ldr	r3, [pc, #44]	; (8002cf4 <connectionTest+0x2fc>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	22c8      	movs	r2, #200	; 0xc8
 8002ccc:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, TIM_KICK_PERI / 10);
 8002cce:	4b09      	ldr	r3, [pc, #36]	; (8002cf4 <connectionTest+0x2fc>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	22c8      	movs	r2, #200	; 0xc8
 8002cd4:	639a      	str	r2, [r3, #56]	; 0x38
 8002cd6:	e06c      	b.n	8002db2 <connectionTest+0x3ba>
 8002cd8:	20000478 	.word	0x20000478
 8002cdc:	0800e0cc 	.word	0x0800e0cc
 8002ce0:	42700000 	.word	0x42700000
 8002ce4:	428c0000 	.word	0x428c0000
 8002ce8:	0800e13c 	.word	0x0800e13c
 8002cec:	0800e14c 	.word	0x0800e14c
 8002cf0:	0800e16c 	.word	0x0800e16c
 8002cf4:	200005b8 	.word	0x200005b8
    if (timeout_cnt > 10) {
 8002cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfa:	2b0a      	cmp	r3, #10
 8002cfc:	f77f af30 	ble.w	8002b60 <connectionTest+0x168>
      powerOutputDisable();
 8002d00:	f7fe fe66 	bl	80019d0 <powerOutputDisable>
      p("PowerOn-test FAIL!! : ");
 8002d04:	4896      	ldr	r0, [pc, #600]	; (8002f60 <connectionTest+0x568>)
 8002d06:	f001 f9dd 	bl	80040c4 <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d0a:	4b96      	ldr	r3, [pc, #600]	; (8002f64 <connectionTest+0x56c>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7fd fc1a 	bl	8000548 <__aeabi_f2d>
 8002d14:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002d18:	4b92      	ldr	r3, [pc, #584]	; (8002f64 <connectionTest+0x56c>)
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7fd fc13 	bl	8000548 <__aeabi_f2d>
 8002d22:	4682      	mov	sl, r0
 8002d24:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d26:	4b8f      	ldr	r3, [pc, #572]	; (8002f64 <connectionTest+0x56c>)
 8002d28:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7fd fc0c 	bl	8000548 <__aeabi_f2d>
 8002d30:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d34:	4b8b      	ldr	r3, [pc, #556]	; (8002f64 <connectionTest+0x56c>)
 8002d36:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7fd fc05 	bl	8000548 <__aeabi_f2d>
 8002d3e:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d42:	4b88      	ldr	r3, [pc, #544]	; (8002f64 <connectionTest+0x56c>)
 8002d44:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fd fbfe 	bl	8000548 <__aeabi_f2d>
 8002d4c:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d50:	4b84      	ldr	r3, [pc, #528]	; (8002f64 <connectionTest+0x56c>)
 8002d52:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7fd fbf7 	bl	8000548 <__aeabi_f2d>
 8002d5a:	4680      	mov	r8, r0
 8002d5c:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d5e:	4b81      	ldr	r3, [pc, #516]	; (8002f64 <connectionTest+0x56c>)
 8002d60:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7fd fbf0 	bl	8000548 <__aeabi_f2d>
 8002d68:	4604      	mov	r4, r0
 8002d6a:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d6c:	4b7d      	ldr	r3, [pc, #500]	; (8002f64 <connectionTest+0x56c>)
 8002d6e:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7fd fbe9 	bl	8000548 <__aeabi_f2d>
 8002d76:	4602      	mov	r2, r0
 8002d78:	460b      	mov	r3, r1
 8002d7a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8002d7e:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 8002d82:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8002d86:	ed97 7b00 	vldr	d7, [r7]
 8002d8a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002d8e:	ed97 7b02 	vldr	d7, [r7, #8]
 8002d92:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002d96:	ed97 7b04 	vldr	d7, [r7, #16]
 8002d9a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002d9e:	e9cd ab00 	strd	sl, fp, [sp]
 8002da2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002da6:	4870      	ldr	r0, [pc, #448]	; (8002f68 <connectionTest+0x570>)
 8002da8:	f001 f98c 	bl	80040c4 <p>
      setErrorLedHigh();
 8002dac:	f7fe fe30 	bl	8001a10 <setErrorLedHigh>
      while (1)
 8002db0:	e7fe      	b.n	8002db0 <connectionTest+0x3b8>

  while (1) {
    timeout_cnt++;
 8002db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db4:	3301      	adds	r3, #1
 8002db6:	627b      	str	r3, [r7, #36]	; 0x24
    updateADCs();
 8002db8:	f7fe ffc6 	bl	8001d48 <updateADCs>
    HAL_Delay(1);
 8002dbc:	2001      	movs	r0, #1
 8002dbe:	f001 fac1 	bl	8004344 <HAL_Delay>
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002dc2:	4b68      	ldr	r3, [pc, #416]	; (8002f64 <connectionTest+0x56c>)
 8002dc4:	edd3 7a01 	vldr	s15, [r3, #4]
 8002dc8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002dcc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dd4:	f340 80d6 	ble.w	8002f84 <connectionTest+0x58c>
 8002dd8:	4b62      	ldr	r3, [pc, #392]	; (8002f64 <connectionTest+0x56c>)
 8002dda:	edd3 7a02 	vldr	s15, [r3, #8]
 8002dde:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8002de2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002de6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dea:	f340 80cb 	ble.w	8002f84 <connectionTest+0x58c>
 8002dee:	4b5d      	ldr	r3, [pc, #372]	; (8002f64 <connectionTest+0x56c>)
 8002df0:	edd3 7a03 	vldr	s15, [r3, #12]
 8002df4:	eeba 7a00 	vmov.f32	s14, #160	; 0xc1000000 -8.0
 8002df8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e00:	f140 80c0 	bpl.w	8002f84 <connectionTest+0x58c>
 8002e04:	4b57      	ldr	r3, [pc, #348]	; (8002f64 <connectionTest+0x56c>)
 8002e06:	edd3 7a04 	vldr	s15, [r3, #16]
 8002e0a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002e0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e16:	f140 80b5 	bpl.w	8002f84 <connectionTest+0x58c>
 8002e1a:	4b52      	ldr	r3, [pc, #328]	; (8002f64 <connectionTest+0x56c>)
 8002e1c:	edd3 7a07 	vldr	s15, [r3, #28]
 8002e20:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8002f6c <connectionTest+0x574>
 8002e24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e2c:	f140 80aa 	bpl.w	8002f84 <connectionTest+0x58c>
 8002e30:	4b4c      	ldr	r3, [pc, #304]	; (8002f64 <connectionTest+0x56c>)
 8002e32:	edd3 7a05 	vldr	s15, [r3, #20]
 8002e36:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8002f70 <connectionTest+0x578>
 8002e3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e42:	f140 809f 	bpl.w	8002f84 <connectionTest+0x58c>
        sensor.temp_coil_2 < COIL_OVER_HEAT_TEMP && sensor.boost_v < 20) {
 8002e46:	4b47      	ldr	r3, [pc, #284]	; (8002f64 <connectionTest+0x56c>)
 8002e48:	edd3 7a06 	vldr	s15, [r3, #24]
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002e4c:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002f70 <connectionTest+0x578>
 8002e50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e58:	f140 8094 	bpl.w	8002f84 <connectionTest+0x58c>
        sensor.temp_coil_2 < COIL_OVER_HEAT_TEMP && sensor.boost_v < 20) {
 8002e5c:	4b41      	ldr	r3, [pc, #260]	; (8002f64 <connectionTest+0x56c>)
 8002e5e:	edd3 7a00 	vldr	s15, [r3]
 8002e62:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002e66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e6e:	f140 8089 	bpl.w	8002f84 <connectionTest+0x58c>
      p("DisCharge-test OK!! cnt %3d : ", timeout_cnt);
 8002e72:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e74:	483f      	ldr	r0, [pc, #252]	; (8002f74 <connectionTest+0x57c>)
 8002e76:	f001 f925 	bl	80040c4 <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002e7a:	4b3a      	ldr	r3, [pc, #232]	; (8002f64 <connectionTest+0x56c>)
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f7fd fb62 	bl	8000548 <__aeabi_f2d>
 8002e84:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002e88:	4b36      	ldr	r3, [pc, #216]	; (8002f64 <connectionTest+0x56c>)
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f7fd fb5b 	bl	8000548 <__aeabi_f2d>
 8002e92:	4682      	mov	sl, r0
 8002e94:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002e96:	4b33      	ldr	r3, [pc, #204]	; (8002f64 <connectionTest+0x56c>)
 8002e98:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7fd fb54 	bl	8000548 <__aeabi_f2d>
 8002ea0:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002ea4:	4b2f      	ldr	r3, [pc, #188]	; (8002f64 <connectionTest+0x56c>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7fd fb4d 	bl	8000548 <__aeabi_f2d>
 8002eae:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002eb2:	4b2c      	ldr	r3, [pc, #176]	; (8002f64 <connectionTest+0x56c>)
 8002eb4:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f7fd fb46 	bl	8000548 <__aeabi_f2d>
 8002ebc:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002ec0:	4b28      	ldr	r3, [pc, #160]	; (8002f64 <connectionTest+0x56c>)
 8002ec2:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7fd fb3f 	bl	8000548 <__aeabi_f2d>
 8002eca:	4680      	mov	r8, r0
 8002ecc:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002ece:	4b25      	ldr	r3, [pc, #148]	; (8002f64 <connectionTest+0x56c>)
 8002ed0:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7fd fb38 	bl	8000548 <__aeabi_f2d>
 8002ed8:	4604      	mov	r4, r0
 8002eda:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002edc:	4b21      	ldr	r3, [pc, #132]	; (8002f64 <connectionTest+0x56c>)
 8002ede:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7fd fb31 	bl	8000548 <__aeabi_f2d>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	460b      	mov	r3, r1
 8002eea:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8002eee:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 8002ef2:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8002ef6:	ed97 7b00 	vldr	d7, [r7]
 8002efa:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002efe:	ed97 7b02 	vldr	d7, [r7, #8]
 8002f02:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002f06:	ed97 7b04 	vldr	d7, [r7, #16]
 8002f0a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002f0e:	e9cd ab00 	strd	sl, fp, [sp]
 8002f12:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f16:	4814      	ldr	r0, [pc, #80]	; (8002f68 <connectionTest+0x570>)
 8002f18:	f001 f8d4 	bl	80040c4 <p>
      break;
 8002f1c:	bf00      	nop
      while (1)
        ;
    }
  }

  setChargingLedHigh();
 8002f1e:	f7fe fdd7 	bl	8001ad0 <setChargingLedHigh>
  setCanEnCmdLedLow();
 8002f22:	f7fe fdc9 	bl	8001ab8 <setCanEnCmdLedLow>
  setHVWarningLedHigh();
 8002f26:	f7fe fda3 	bl	8001a70 <setHVWarningLedHigh>
  setOutSwLedHigh();
 8002f2a:	f7fe fd89 	bl	8001a40 <setOutSwLedHigh>
  setErrorLedLow();
 8002f2e:	f7fe fd7b 	bl	8001a28 <setErrorLedLow>

  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8002f32:	4b11      	ldr	r3, [pc, #68]	; (8002f78 <connectionTest+0x580>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2200      	movs	r2, #0
 8002f38:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8002f3a:	4b0f      	ldr	r3, [pc, #60]	; (8002f78 <connectionTest+0x580>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	639a      	str	r2, [r3, #56]	; 0x38

  timeout_cnt = 0;
 8002f42:	2300      	movs	r3, #0
 8002f44:	627b      	str	r3, [r7, #36]	; 0x24
  __HAL_TIM_SET_AUTORELOAD(&htim2, 72000);
 8002f46:	4b0d      	ldr	r3, [pc, #52]	; (8002f7c <connectionTest+0x584>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a0d      	ldr	r2, [pc, #52]	; (8002f80 <connectionTest+0x588>)
 8002f4c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002f4e:	4b0b      	ldr	r3, [pc, #44]	; (8002f7c <connectionTest+0x584>)
 8002f50:	4a0b      	ldr	r2, [pc, #44]	; (8002f80 <connectionTest+0x588>)
 8002f52:	60da      	str	r2, [r3, #12]
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 100);
 8002f54:	4b09      	ldr	r3, [pc, #36]	; (8002f7c <connectionTest+0x584>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2264      	movs	r2, #100	; 0x64
 8002f5a:	641a      	str	r2, [r3, #64]	; 0x40
 8002f5c:	e06e      	b.n	800303c <connectionTest+0x644>
 8002f5e:	bf00      	nop
 8002f60:	0800e1d0 	.word	0x0800e1d0
 8002f64:	20000478 	.word	0x20000478
 8002f68:	0800e16c 	.word	0x0800e16c
 8002f6c:	42700000 	.word	0x42700000
 8002f70:	428c0000 	.word	0x428c0000
 8002f74:	0800e1e8 	.word	0x0800e1e8
 8002f78:	200005b8 	.word	0x200005b8
 8002f7c:	2000056c 	.word	0x2000056c
 8002f80:	00011940 	.word	0x00011940
    if (timeout_cnt > 1000) {
 8002f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002f8a:	f77f af12 	ble.w	8002db2 <connectionTest+0x3ba>
      p("DisCharge-test FAIL!! : ");
 8002f8e:	489a      	ldr	r0, [pc, #616]	; (80031f8 <connectionTest+0x800>)
 8002f90:	f001 f898 	bl	80040c4 <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002f94:	4b99      	ldr	r3, [pc, #612]	; (80031fc <connectionTest+0x804>)
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7fd fad5 	bl	8000548 <__aeabi_f2d>
 8002f9e:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002fa2:	4b96      	ldr	r3, [pc, #600]	; (80031fc <connectionTest+0x804>)
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7fd face 	bl	8000548 <__aeabi_f2d>
 8002fac:	4682      	mov	sl, r0
 8002fae:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002fb0:	4b92      	ldr	r3, [pc, #584]	; (80031fc <connectionTest+0x804>)
 8002fb2:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7fd fac7 	bl	8000548 <__aeabi_f2d>
 8002fba:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002fbe:	4b8f      	ldr	r3, [pc, #572]	; (80031fc <connectionTest+0x804>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f7fd fac0 	bl	8000548 <__aeabi_f2d>
 8002fc8:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002fcc:	4b8b      	ldr	r3, [pc, #556]	; (80031fc <connectionTest+0x804>)
 8002fce:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7fd fab9 	bl	8000548 <__aeabi_f2d>
 8002fd6:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002fda:	4b88      	ldr	r3, [pc, #544]	; (80031fc <connectionTest+0x804>)
 8002fdc:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fd fab2 	bl	8000548 <__aeabi_f2d>
 8002fe4:	4680      	mov	r8, r0
 8002fe6:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002fe8:	4b84      	ldr	r3, [pc, #528]	; (80031fc <connectionTest+0x804>)
 8002fea:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7fd faab 	bl	8000548 <__aeabi_f2d>
 8002ff2:	4604      	mov	r4, r0
 8002ff4:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002ff6:	4b81      	ldr	r3, [pc, #516]	; (80031fc <connectionTest+0x804>)
 8002ff8:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7fd faa4 	bl	8000548 <__aeabi_f2d>
 8003000:	4602      	mov	r2, r0
 8003002:	460b      	mov	r3, r1
 8003004:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8003008:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 800300c:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8003010:	ed97 7b00 	vldr	d7, [r7]
 8003014:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003018:	ed97 7b02 	vldr	d7, [r7, #8]
 800301c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003020:	ed97 7b04 	vldr	d7, [r7, #16]
 8003024:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003028:	e9cd ab00 	strd	sl, fp, [sp]
 800302c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003030:	4873      	ldr	r0, [pc, #460]	; (8003200 <connectionTest+0x808>)
 8003032:	f001 f847 	bl	80040c4 <p>
      setErrorLedHigh();
 8003036:	f7fe fceb 	bl	8001a10 <setErrorLedHigh>
      while (1)
 800303a:	e7fe      	b.n	800303a <connectionTest+0x642>

  while (1) {

    timeout_cnt++;
 800303c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303e:	3301      	adds	r3, #1
 8003040:	627b      	str	r3, [r7, #36]	; 0x24
    updateADCs();
 8003042:	f7fe fe81 	bl	8001d48 <updateADCs>
    if (sensor.boost_v > 30 || sensor.batt_cs > 1.0) {
 8003046:	4b6d      	ldr	r3, [pc, #436]	; (80031fc <connectionTest+0x804>)
 8003048:	edd3 7a00 	vldr	s15, [r3]
 800304c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003050:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003058:	dc09      	bgt.n	800306e <connectionTest+0x676>
 800305a:	4b68      	ldr	r3, [pc, #416]	; (80031fc <connectionTest+0x804>)
 800305c:	edd3 7a04 	vldr	s15, [r3, #16]
 8003060:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003064:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800306c:	dd5d      	ble.n	800312a <connectionTest+0x732>
      powerOutputDisable();
 800306e:	f7fe fcaf 	bl	80019d0 <powerOutputDisable>
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8003072:	4b64      	ldr	r3, [pc, #400]	; (8003204 <connectionTest+0x80c>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2200      	movs	r2, #0
 8003078:	641a      	str	r2, [r3, #64]	; 0x40
      p("Capacitor-test FAIL!! %d : ", timeout_cnt);
 800307a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800307c:	4862      	ldr	r0, [pc, #392]	; (8003208 <connectionTest+0x810>)
 800307e:	f001 f821 	bl	80040c4 <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003082:	4b5e      	ldr	r3, [pc, #376]	; (80031fc <connectionTest+0x804>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	4618      	mov	r0, r3
 8003088:	f7fd fa5e 	bl	8000548 <__aeabi_f2d>
 800308c:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8003090:	4b5a      	ldr	r3, [pc, #360]	; (80031fc <connectionTest+0x804>)
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	4618      	mov	r0, r3
 8003096:	f7fd fa57 	bl	8000548 <__aeabi_f2d>
 800309a:	4682      	mov	sl, r0
 800309c:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 800309e:	4b57      	ldr	r3, [pc, #348]	; (80031fc <connectionTest+0x804>)
 80030a0:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7fd fa50 	bl	8000548 <__aeabi_f2d>
 80030a8:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80030ac:	4b53      	ldr	r3, [pc, #332]	; (80031fc <connectionTest+0x804>)
 80030ae:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80030b0:	4618      	mov	r0, r3
 80030b2:	f7fd fa49 	bl	8000548 <__aeabi_f2d>
 80030b6:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80030ba:	4b50      	ldr	r3, [pc, #320]	; (80031fc <connectionTest+0x804>)
 80030bc:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80030be:	4618      	mov	r0, r3
 80030c0:	f7fd fa42 	bl	8000548 <__aeabi_f2d>
 80030c4:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80030c8:	4b4c      	ldr	r3, [pc, #304]	; (80031fc <connectionTest+0x804>)
 80030ca:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7fd fa3b 	bl	8000548 <__aeabi_f2d>
 80030d2:	4680      	mov	r8, r0
 80030d4:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80030d6:	4b49      	ldr	r3, [pc, #292]	; (80031fc <connectionTest+0x804>)
 80030d8:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80030da:	4618      	mov	r0, r3
 80030dc:	f7fd fa34 	bl	8000548 <__aeabi_f2d>
 80030e0:	4604      	mov	r4, r0
 80030e2:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80030e4:	4b45      	ldr	r3, [pc, #276]	; (80031fc <connectionTest+0x804>)
 80030e6:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7fd fa2d 	bl	8000548 <__aeabi_f2d>
 80030ee:	4602      	mov	r2, r0
 80030f0:	460b      	mov	r3, r1
 80030f2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80030f6:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 80030fa:	e9cd 8908 	strd	r8, r9, [sp, #32]
 80030fe:	ed97 7b00 	vldr	d7, [r7]
 8003102:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003106:	ed97 7b02 	vldr	d7, [r7, #8]
 800310a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800310e:	ed97 7b04 	vldr	d7, [r7, #16]
 8003112:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003116:	e9cd ab00 	strd	sl, fp, [sp]
 800311a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800311e:	4838      	ldr	r0, [pc, #224]	; (8003200 <connectionTest+0x808>)
 8003120:	f000 ffd0 	bl	80040c4 <p>
      setErrorLedHigh();
 8003124:	f7fe fc74 	bl	8001a10 <setErrorLedHigh>
      while (1)
 8003128:	e7fe      	b.n	8003128 <connectionTest+0x730>
        ;
    }
    if (timeout_cnt > 100) {
 800312a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312c:	2b64      	cmp	r3, #100	; 0x64
 800312e:	dd55      	ble.n	80031dc <connectionTest+0x7e4>
      p("Capacitor-test OK!! cnt %3d : ", timeout_cnt);
 8003130:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003132:	4836      	ldr	r0, [pc, #216]	; (800320c <connectionTest+0x814>)
 8003134:	f000 ffc6 	bl	80040c4 <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003138:	4b30      	ldr	r3, [pc, #192]	; (80031fc <connectionTest+0x804>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	4618      	mov	r0, r3
 800313e:	f7fd fa03 	bl	8000548 <__aeabi_f2d>
 8003142:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8003146:	4b2d      	ldr	r3, [pc, #180]	; (80031fc <connectionTest+0x804>)
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	4618      	mov	r0, r3
 800314c:	f7fd f9fc 	bl	8000548 <__aeabi_f2d>
 8003150:	4682      	mov	sl, r0
 8003152:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003154:	4b29      	ldr	r3, [pc, #164]	; (80031fc <connectionTest+0x804>)
 8003156:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003158:	4618      	mov	r0, r3
 800315a:	f7fd f9f5 	bl	8000548 <__aeabi_f2d>
 800315e:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003162:	4b26      	ldr	r3, [pc, #152]	; (80031fc <connectionTest+0x804>)
 8003164:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003166:	4618      	mov	r0, r3
 8003168:	f7fd f9ee 	bl	8000548 <__aeabi_f2d>
 800316c:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003170:	4b22      	ldr	r3, [pc, #136]	; (80031fc <connectionTest+0x804>)
 8003172:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003174:	4618      	mov	r0, r3
 8003176:	f7fd f9e7 	bl	8000548 <__aeabi_f2d>
 800317a:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 800317e:	4b1f      	ldr	r3, [pc, #124]	; (80031fc <connectionTest+0x804>)
 8003180:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003182:	4618      	mov	r0, r3
 8003184:	f7fd f9e0 	bl	8000548 <__aeabi_f2d>
 8003188:	4680      	mov	r8, r0
 800318a:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 800318c:	4b1b      	ldr	r3, [pc, #108]	; (80031fc <connectionTest+0x804>)
 800318e:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003190:	4618      	mov	r0, r3
 8003192:	f7fd f9d9 	bl	8000548 <__aeabi_f2d>
 8003196:	4604      	mov	r4, r0
 8003198:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 800319a:	4b18      	ldr	r3, [pc, #96]	; (80031fc <connectionTest+0x804>)
 800319c:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 800319e:	4618      	mov	r0, r3
 80031a0:	f7fd f9d2 	bl	8000548 <__aeabi_f2d>
 80031a4:	4602      	mov	r2, r0
 80031a6:	460b      	mov	r3, r1
 80031a8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80031ac:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 80031b0:	e9cd 8908 	strd	r8, r9, [sp, #32]
 80031b4:	ed97 7b00 	vldr	d7, [r7]
 80031b8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80031bc:	ed97 7b02 	vldr	d7, [r7, #8]
 80031c0:	ed8d 7b04 	vstr	d7, [sp, #16]
 80031c4:	ed97 7b04 	vldr	d7, [r7, #16]
 80031c8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80031cc:	e9cd ab00 	strd	sl, fp, [sp]
 80031d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031d4:	480a      	ldr	r0, [pc, #40]	; (8003200 <connectionTest+0x808>)
 80031d6:	f000 ff75 	bl	80040c4 <p>
      break;
 80031da:	e003      	b.n	80031e4 <connectionTest+0x7ec>
    }
    HAL_Delay(1);
 80031dc:	2001      	movs	r0, #1
 80031de:	f001 f8b1 	bl	8004344 <HAL_Delay>
    timeout_cnt++;
 80031e2:	e72b      	b.n	800303c <connectionTest+0x644>
  }
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80031e4:	4b07      	ldr	r3, [pc, #28]	; (8003204 <connectionTest+0x80c>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	2200      	movs	r2, #0
 80031ea:	641a      	str	r2, [r3, #64]	; 0x40
}
 80031ec:	bf00      	nop
 80031ee:	3728      	adds	r7, #40	; 0x28
 80031f0:	46bd      	mov	sp, r7
 80031f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031f6:	bf00      	nop
 80031f8:	0800e208 	.word	0x0800e208
 80031fc:	20000478 	.word	0x20000478
 8003200:	0800e16c 	.word	0x0800e16c
 8003204:	2000056c 	.word	0x2000056c
 8003208:	0800e224 	.word	0x0800e224
 800320c:	0800e240 	.word	0x0800e240

08003210 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003210:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003214:	b085      	sub	sp, #20
 8003216:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003218:	f001 f82e 	bl	8004278 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800321c:	f000 f9ae 	bl	800357c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003220:	f7fe fb36 	bl	8001890 <MX_GPIO_Init>
  MX_DMA_Init();
 8003224:	f7fe faf2 	bl	800180c <MX_DMA_Init>
  MX_ADC1_Init();
 8003228:	f7fd fd0e 	bl	8000c48 <MX_ADC1_Init>
  MX_ADC3_Init();
 800322c:	f7fd fd9e 	bl	8000d6c <MX_ADC3_Init>
  MX_ADC4_Init();
 8003230:	f7fd fe30 	bl	8000e94 <MX_ADC4_Init>
  MX_CAN_Init();
 8003234:	f7fe f99a 	bl	800156c <MX_CAN_Init>
  MX_SPI1_Init();
 8003238:	f000 fa08 	bl	800364c <MX_SPI1_Init>
  MX_TIM2_Init();
 800323c:	f000 fc3e 	bl	8003abc <MX_TIM2_Init>
  MX_TIM3_Init();
 8003240:	f000 fc96 	bl	8003b70 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8003244:	f000 fe3a 	bl	8003ebc <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8003248:	f000 fcf8 	bl	8003c3c <MX_TIM4_Init>
  MX_TIM1_Init();
 800324c:	f000 fbe2 	bl	8003a14 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  powerOutputDisable();
 8003250:	f7fe fbbe 	bl	80019d0 <powerOutputDisable>

  mouseLedEnable();
 8003254:	f7fe fbc8 	bl	80019e8 <mouseLedEnable>
  HAL_Delay(100);
 8003258:	2064      	movs	r0, #100	; 0x64
 800325a:	f001 f873 	bl	8004344 <HAL_Delay>
  mouseLedDisable();
 800325e:	f7fe fbcd 	bl	80019fc <mouseLedDisable>

  setChargingLedHigh();
 8003262:	f7fe fc35 	bl	8001ad0 <setChargingLedHigh>
  setCanEnCmdLedHigh();
 8003266:	f7fe fc1b 	bl	8001aa0 <setCanEnCmdLedHigh>
  setHVWarningLedHigh();
 800326a:	f7fe fc01 	bl	8001a70 <setHVWarningLedHigh>
  setOutSwLedHigh();
 800326e:	f7fe fbe7 	bl	8001a40 <setOutSwLedHigh>
  setErrorLedHigh();
 8003272:	f7fe fbcd 	bl	8001a10 <setErrorLedHigh>

  p("\n\nstart ORION BOOST v4\n\n");
 8003276:	48ab      	ldr	r0, [pc, #684]	; (8003524 <main+0x314>)
 8003278:	f000 ff24 	bl	80040c4 <p>

  HAL_TIM_Base_Start(&htim1);
 800327c:	48aa      	ldr	r0, [pc, #680]	; (8003528 <main+0x318>)
 800327e:	f005 fcd7 	bl	8008c30 <HAL_TIM_Base_Start>

  // 1000ms -> 7400cnt
  // 7.4cnt per 1ms

  // kick
  HAL_TIM_PWM_Init(&htim3);
 8003282:	48aa      	ldr	r0, [pc, #680]	; (800352c <main+0x31c>)
 8003284:	f005 fd36 	bl	8008cf4 <HAL_TIM_PWM_Init>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8003288:	4ba8      	ldr	r3, [pc, #672]	; (800352c <main+0x31c>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2200      	movs	r2, #0
 800328e:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8003290:	4ba6      	ldr	r3, [pc, #664]	; (800352c <main+0x31c>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2200      	movs	r2, #0
 8003296:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_AUTORELOAD(&htim3, TIM_KICK_PERI);
 8003298:	4ba4      	ldr	r3, [pc, #656]	; (800352c <main+0x31c>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80032a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80032a2:	4ba2      	ldr	r3, [pc, #648]	; (800352c <main+0x31c>)
 80032a4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80032a8:	60da      	str	r2, [r3, #12]
  __HAL_TIM_SET_AUTORELOAD(&htim3, TIM_KICK_PERI);
 80032aa:	4ba0      	ldr	r3, [pc, #640]	; (800352c <main+0x31c>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80032b2:	62da      	str	r2, [r3, #44]	; 0x2c
 80032b4:	4b9d      	ldr	r3, [pc, #628]	; (800352c <main+0x31c>)
 80032b6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80032ba:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80032bc:	2100      	movs	r1, #0
 80032be:	489b      	ldr	r0, [pc, #620]	; (800352c <main+0x31c>)
 80032c0:	f005 fd70 	bl	8008da4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80032c4:	2104      	movs	r1, #4
 80032c6:	4899      	ldr	r0, [pc, #612]	; (800352c <main+0x31c>)
 80032c8:	f005 fd6c 	bl	8008da4 <HAL_TIM_PWM_Start>

  // boost
  HAL_TIM_PWM_Init(&htim2);
 80032cc:	4898      	ldr	r0, [pc, #608]	; (8003530 <main+0x320>)
 80032ce:	f005 fd11 	bl	8008cf4 <HAL_TIM_PWM_Init>
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80032d2:	4b97      	ldr	r3, [pc, #604]	; (8003530 <main+0x320>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	2200      	movs	r2, #0
 80032d8:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_TIM_SET_AUTORELOAD(&htim2, 1000);
 80032da:	4b95      	ldr	r3, [pc, #596]	; (8003530 <main+0x320>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80032e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80032e4:	4b92      	ldr	r3, [pc, #584]	; (8003530 <main+0x320>)
 80032e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80032ea:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80032ec:	210c      	movs	r1, #12
 80032ee:	4890      	ldr	r0, [pc, #576]	; (8003530 <main+0x320>)
 80032f0:	f005 fd58 	bl	8008da4 <HAL_TIM_PWM_Start>

  // GD negative PS
  HAL_TIM_PWM_Init(&htim4);
 80032f4:	488f      	ldr	r0, [pc, #572]	; (8003534 <main+0x324>)
 80032f6:	f005 fcfd 	bl	8008cf4 <HAL_TIM_PWM_Init>
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 1000);
 80032fa:	4b8e      	ldr	r3, [pc, #568]	; (8003534 <main+0x324>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003302:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_AUTORELOAD(&htim4, 2000);
 8003304:	4b8b      	ldr	r3, [pc, #556]	; (8003534 <main+0x324>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800330c:	62da      	str	r2, [r3, #44]	; 0x2c
 800330e:	4b89      	ldr	r3, [pc, #548]	; (8003534 <main+0x324>)
 8003310:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003314:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8003316:	2104      	movs	r1, #4
 8003318:	4886      	ldr	r0, [pc, #536]	; (8003534 <main+0x324>)
 800331a:	f005 fd43 	bl	8008da4 <HAL_TIM_PWM_Start>
  HAL_Delay(100);
 800331e:	2064      	movs	r0, #100	; 0x64
 8003320:	f001 f810 	bl	8004344 <HAL_Delay>
  // wait charging

  // can init
  CAN_Filter_Init();
 8003324:	f7fe f9a4 	bl	8001670 <CAN_Filter_Init>
  HAL_CAN_Start(&hcan);
 8003328:	4883      	ldr	r0, [pc, #524]	; (8003538 <main+0x328>)
 800332a:	f002 fa62 	bl	80057f2 <HAL_CAN_Start>

  setbuf(stdout, NULL);
 800332e:	4b83      	ldr	r3, [pc, #524]	; (800353c <main+0x32c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	2100      	movs	r1, #0
 8003336:	4618      	mov	r0, r3
 8003338:	f008 fa14 	bl	800b764 <setbuf>

  HAL_UART_Init(&huart1);
 800333c:	4880      	ldr	r0, [pc, #512]	; (8003540 <main+0x330>)
 800333e:	f006 fcb5 	bl	8009cac <HAL_UART_Init>

  HAL_ADC_Start(&hadc1);
 8003342:	4880      	ldr	r0, [pc, #512]	; (8003544 <main+0x334>)
 8003344:	f001 fa02 	bl	800474c <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 8003348:	487f      	ldr	r0, [pc, #508]	; (8003548 <main+0x338>)
 800334a:	f001 f9ff 	bl	800474c <HAL_ADC_Start>
  HAL_ADC_Start(&hadc4);
 800334e:	487f      	ldr	r0, [pc, #508]	; (800354c <main+0x33c>)
 8003350:	f001 f9fc 	bl	800474c <HAL_ADC_Start>

  if (is_connect_ADNS3080()) {
 8003354:	f7fd ff82 	bl	800125c <is_connect_ADNS3080>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d00b      	beq.n	8003376 <main+0x166>
    p("ADNS3080 OK!\n");
 800335e:	487c      	ldr	r0, [pc, #496]	; (8003550 <main+0x340>)
 8003360:	f000 feb0 	bl	80040c4 <p>
    while (1) {
      /* code */
    }
  }

  init_ADNS3080(true);
 8003364:	2001      	movs	r0, #1
 8003366:	f7fd ffa7 	bl	80012b8 <init_ADNS3080>

  if (isPushedUserSw1()) {
 800336a:	f7fe fbc9 	bl	8001b00 <isPushedUserSw1>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d045      	beq.n	8003400 <main+0x1f0>
 8003374:	e003      	b.n	800337e <main+0x16e>
    p("ADNS3080 not found...\n");
 8003376:	4877      	ldr	r0, [pc, #476]	; (8003554 <main+0x344>)
 8003378:	f000 fea4 	bl	80040c4 <p>
    while (1) {
 800337c:	e7fe      	b.n	800337c <main+0x16c>
    mouseLedEnable();
 800337e:	f7fe fb33 	bl	80019e8 <mouseLedEnable>

    while (true) {
      // frame_print_ADNS3080();
      HAL_Delay(1);
 8003382:	2001      	movs	r0, #1
 8003384:	f000 ffde 	bl	8004344 <HAL_Delay>

      update_ADNS3080();
 8003388:	f7fd ffec 	bl	8001364 <update_ADNS3080>
      p("Xv, %+3d, Yv, %+3d, QL, %4d, PosX, %5.3f, PosY, %5.3f\n", get_DeltaX_ADNS3080(), get_DeltaY_ADNS3080(), get_Qualty_ADNS3080(),(float)get_X_ADNS3080() / 1000,(float)get_Y_ADNS3080()/1000);
 800338c:	f7fe f83e 	bl	800140c <get_DeltaX_ADNS3080>
 8003390:	4603      	mov	r3, r0
 8003392:	461e      	mov	r6, r3
 8003394:	f7fe f846 	bl	8001424 <get_DeltaY_ADNS3080>
 8003398:	4603      	mov	r3, r0
 800339a:	4698      	mov	r8, r3
 800339c:	f7fe f84e 	bl	800143c <get_Qualty_ADNS3080>
 80033a0:	4603      	mov	r3, r0
 80033a2:	4699      	mov	r9, r3
 80033a4:	f7fe f856 	bl	8001454 <get_X_ADNS3080>
 80033a8:	ee07 0a90 	vmov	s15, r0
 80033ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033b0:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8003558 <main+0x348>
 80033b4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80033b8:	ee16 0a90 	vmov	r0, s13
 80033bc:	f7fd f8c4 	bl	8000548 <__aeabi_f2d>
 80033c0:	4604      	mov	r4, r0
 80033c2:	460d      	mov	r5, r1
 80033c4:	f7fe f852 	bl	800146c <get_Y_ADNS3080>
 80033c8:	ee07 0a90 	vmov	s15, r0
 80033cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033d0:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8003558 <main+0x348>
 80033d4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80033d8:	ee16 0a90 	vmov	r0, s13
 80033dc:	f7fd f8b4 	bl	8000548 <__aeabi_f2d>
 80033e0:	4602      	mov	r2, r0
 80033e2:	460b      	mov	r3, r1
 80033e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80033e8:	e9cd 4500 	strd	r4, r5, [sp]
 80033ec:	464b      	mov	r3, r9
 80033ee:	4642      	mov	r2, r8
 80033f0:	4631      	mov	r1, r6
 80033f2:	485a      	ldr	r0, [pc, #360]	; (800355c <main+0x34c>)
 80033f4:	f000 fe66 	bl	80040c4 <p>
      HAL_Delay(10);
 80033f8:	200a      	movs	r0, #10
 80033fa:	f000 ffa3 	bl	8004344 <HAL_Delay>
      HAL_Delay(1);
 80033fe:	e7c0      	b.n	8003382 <main+0x172>
    }
  }
  if (isPushedUserSw2()) {
 8003400:	f7fe fb90 	bl	8001b24 <isPushedUserSw2>
 8003404:	4603      	mov	r3, r0
 8003406:	2b00      	cmp	r3, #0
 8003408:	d007      	beq.n	800341a <main+0x20a>

    mouseLedEnable();
 800340a:	f7fe faed 	bl	80019e8 <mouseLedEnable>
    while (true) {
      frame_print_ADNS3080();
 800340e:	f7fe f839 	bl	8001484 <frame_print_ADNS3080>
      HAL_Delay(100);
 8003412:	2064      	movs	r0, #100	; 0x64
 8003414:	f000 ff96 	bl	8004344 <HAL_Delay>
      frame_print_ADNS3080();
 8003418:	e7f9      	b.n	800340e <main+0x1fe>
      // p("\n\n%+3d %+3d %4d\n\n", get_DeltaX_ADNS3080(), get_DeltaY_ADNS3080(),
      // get_Qualty_ADNS3080()); HAL_Delay(100);
    }
  }

  setTargetVoltage(450);
 800341a:	ed9f 0a51 	vldr	s0, [pc, #324]	; 8003560 <main+0x350>
 800341e:	f7fe fb93 	bl	8001b48 <setTargetVoltage>
  peak.batt_v_min = 30;
 8003422:	4b50      	ldr	r3, [pc, #320]	; (8003564 <main+0x354>)
 8003424:	4a50      	ldr	r2, [pc, #320]	; (8003568 <main+0x358>)
 8003426:	601a      	str	r2, [r3, #0]
  peak.gd_16m_min = -10;
 8003428:	4b4e      	ldr	r3, [pc, #312]	; (8003564 <main+0x354>)
 800342a:	4a50      	ldr	r2, [pc, #320]	; (800356c <main+0x35c>)
 800342c:	60da      	str	r2, [r3, #12]
  peak.gd_16p_min = 20;
 800342e:	4b4d      	ldr	r3, [pc, #308]	; (8003564 <main+0x354>)
 8003430:	4a4f      	ldr	r2, [pc, #316]	; (8003570 <main+0x360>)
 8003432:	609a      	str	r2, [r3, #8]

  connectionTest();
 8003434:	f7ff fae0 	bl	80029f8 <connectionTest>
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    update_ADNS3080();
 8003438:	f7fd ff94 	bl	8001364 <update_ADNS3080>
    sendCanMouse(get_DeltaX_ADNS3080(), get_DeltaY_ADNS3080(), get_Qualty_ADNS3080());
 800343c:	f7fd ffe6 	bl	800140c <get_DeltaX_ADNS3080>
 8003440:	4603      	mov	r3, r0
 8003442:	b21c      	sxth	r4, r3
 8003444:	f7fd ffee 	bl	8001424 <get_DeltaY_ADNS3080>
 8003448:	4603      	mov	r3, r0
 800344a:	b21d      	sxth	r5, r3
 800344c:	f7fd fff6 	bl	800143c <get_Qualty_ADNS3080>
 8003450:	4603      	mov	r3, r0
 8003452:	b29b      	uxth	r3, r3
 8003454:	461a      	mov	r2, r3
 8003456:	4629      	mov	r1, r5
 8003458:	4620      	mov	r0, r4
 800345a:	f7fe f971 	bl	8001740 <sendCanMouse>

    // wait 2ms
    stat.system_loop_cnt = htim1.Instance->CNT;
 800345e:	4b32      	ldr	r3, [pc, #200]	; (8003528 <main+0x318>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003464:	4a43      	ldr	r2, [pc, #268]	; (8003574 <main+0x364>)
 8003466:	6113      	str	r3, [r2, #16]
    while (htim1.Instance->CNT < 2000) {
 8003468:	bf00      	nop
 800346a:	4b2f      	ldr	r3, [pc, #188]	; (8003528 <main+0x318>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003470:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003474:	d3f9      	bcc.n	800346a <main+0x25a>
    }
    htim1.Instance->CNT = htim1.Instance->CNT - 1000;
 8003476:	4b2c      	ldr	r3, [pc, #176]	; (8003528 <main+0x318>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800347c:	4b2a      	ldr	r3, [pc, #168]	; (8003528 <main+0x318>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f5a2 727a 	sub.w	r2, r2, #1000	; 0x3e8
 8003484:	625a      	str	r2, [r3, #36]	; 0x24

    updateADCs();
 8003486:	f7fe fc5f 	bl	8001d48 <updateADCs>
    protecter();
 800348a:	f7fe fe87 	bl	800219c <protecter>
    userInterface();
 800348e:	f7ff f969 	bl	8002764 <userInterface>

    // power SW control (timeout)
    if (power_cmd.sw_enable_cnt > 0) {
 8003492:	4b39      	ldr	r3, [pc, #228]	; (8003578 <main+0x368>)
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	2b00      	cmp	r3, #0
 8003498:	dd0a      	ble.n	80034b0 <main+0x2a0>
      power_cmd.sw_enable_cnt -= 1;
 800349a:	4b37      	ldr	r3, [pc, #220]	; (8003578 <main+0x368>)
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	3b01      	subs	r3, #1
 80034a0:	4a35      	ldr	r2, [pc, #212]	; (8003578 <main+0x368>)
 80034a2:	60d3      	str	r3, [r2, #12]
      setCanEnCmdLedHigh();
 80034a4:	f7fe fafc 	bl	8001aa0 <setCanEnCmdLedHigh>
      stat.power_enabled = true;
 80034a8:	4b32      	ldr	r3, [pc, #200]	; (8003574 <main+0x364>)
 80034aa:	2201      	movs	r2, #1
 80034ac:	731a      	strb	r2, [r3, #12]
 80034ae:	e004      	b.n	80034ba <main+0x2aa>
    } else {
      setCanEnCmdLedLow();
 80034b0:	f7fe fb02 	bl	8001ab8 <setCanEnCmdLedLow>
      stat.power_enabled = false;
 80034b4:	4b2f      	ldr	r3, [pc, #188]	; (8003574 <main+0x364>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	731a      	strb	r2, [r3, #12]
    }

    // stop control
    if (stat.error || !stat.power_enabled) {
 80034ba:	4b2e      	ldr	r3, [pc, #184]	; (8003574 <main+0x364>)
 80034bc:	89db      	ldrh	r3, [r3, #14]
 80034be:	b29b      	uxth	r3, r3
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d107      	bne.n	80034d4 <main+0x2c4>
 80034c4:	4b2b      	ldr	r3, [pc, #172]	; (8003574 <main+0x364>)
 80034c6:	7b1b      	ldrb	r3, [r3, #12]
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	f083 0301 	eor.w	r3, r3, #1
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d01a      	beq.n	800350a <main+0x2fa>
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80034d4:	4b15      	ldr	r3, [pc, #84]	; (800352c <main+0x31c>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2200      	movs	r2, #0
 80034da:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 80034dc:	4b13      	ldr	r3, [pc, #76]	; (800352c <main+0x31c>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2200      	movs	r2, #0
 80034e2:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80034e4:	4b12      	ldr	r3, [pc, #72]	; (8003530 <main+0x320>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2200      	movs	r2, #0
 80034ea:	641a      	str	r2, [r3, #64]	; 0x40
      powerOutputDisable();
 80034ec:	f7fe fa70 	bl	80019d0 <powerOutputDisable>
      setErrorLedHigh();
 80034f0:	f7fe fa8e 	bl	8001a10 <setErrorLedHigh>
      setOutSwLedLow();
 80034f4:	f7fe fab0 	bl	8001a58 <setOutSwLedLow>
      mouseLedDisable();
 80034f8:	f7fe fa80 	bl	80019fc <mouseLedDisable>
      stat.boost_cnt = 0;
 80034fc:	4b1d      	ldr	r3, [pc, #116]	; (8003574 <main+0x364>)
 80034fe:	2200      	movs	r2, #0
 8003500:	609a      	str	r2, [r3, #8]
      stat.kick_cnt = 0;
 8003502:	4b1c      	ldr	r3, [pc, #112]	; (8003574 <main+0x364>)
 8003504:	2200      	movs	r2, #0
 8003506:	605a      	str	r2, [r3, #4]
      continue;
 8003508:	e00b      	b.n	8003522 <main+0x312>
    } else {
        mouseLedEnable();
 800350a:	f7fe fa6d 	bl	80019e8 <mouseLedEnable>
      setOutSwLedHigh();
 800350e:	f7fe fa97 	bl	8001a40 <setOutSwLedHigh>
      setErrorLedLow();
 8003512:	f7fe fa89 	bl	8001a28 <setErrorLedLow>
      powerOutputEnable();
 8003516:	f7fe fa4f 	bl	80019b8 <powerOutputEnable>
    }

    kickControl();
 800351a:	f7ff f8db 	bl	80026d4 <kickControl>
    boostControl();
 800351e:	f7ff f807 	bl	8002530 <boostControl>
    update_ADNS3080();
 8003522:	e789      	b.n	8003438 <main+0x228>
 8003524:	0800e260 	.word	0x0800e260
 8003528:	20000520 	.word	0x20000520
 800352c:	200005b8 	.word	0x200005b8
 8003530:	2000056c 	.word	0x2000056c
 8003534:	20000604 	.word	0x20000604
 8003538:	200003e8 	.word	0x200003e8
 800353c:	20000010 	.word	0x20000010
 8003540:	20000650 	.word	0x20000650
 8003544:	200001fc 	.word	0x200001fc
 8003548:	2000024c 	.word	0x2000024c
 800354c:	2000029c 	.word	0x2000029c
 8003550:	0800e27c 	.word	0x0800e27c
 8003554:	0800e28c 	.word	0x0800e28c
 8003558:	447a0000 	.word	0x447a0000
 800355c:	0800e2a4 	.word	0x0800e2a4
 8003560:	43e10000 	.word	0x43e10000
 8003564:	20000498 	.word	0x20000498
 8003568:	41f00000 	.word	0x41f00000
 800356c:	c1200000 	.word	0xc1200000
 8003570:	41a00000 	.word	0x41a00000
 8003574:	20000460 	.word	0x20000460
 8003578:	2000043c 	.word	0x2000043c

0800357c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b09e      	sub	sp, #120	; 0x78
 8003580:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003582:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003586:	2228      	movs	r2, #40	; 0x28
 8003588:	2100      	movs	r1, #0
 800358a:	4618      	mov	r0, r3
 800358c:	f007 fc78 	bl	800ae80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003590:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003594:	2200      	movs	r2, #0
 8003596:	601a      	str	r2, [r3, #0]
 8003598:	605a      	str	r2, [r3, #4]
 800359a:	609a      	str	r2, [r3, #8]
 800359c:	60da      	str	r2, [r3, #12]
 800359e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80035a0:	463b      	mov	r3, r7
 80035a2:	223c      	movs	r2, #60	; 0x3c
 80035a4:	2100      	movs	r1, #0
 80035a6:	4618      	mov	r0, r3
 80035a8:	f007 fc6a 	bl	800ae80 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80035ac:	2301      	movs	r3, #1
 80035ae:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80035b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80035b4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80035b6:	2300      	movs	r3, #0
 80035b8:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80035ba:	2301      	movs	r3, #1
 80035bc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80035be:	2302      	movs	r3, #2
 80035c0:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80035c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80035c6:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80035c8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80035cc:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80035ce:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80035d2:	4618      	mov	r0, r3
 80035d4:	f003 fa7e 	bl	8006ad4 <HAL_RCC_OscConfig>
 80035d8:	4603      	mov	r3, r0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80035de:	f000 f830 	bl	8003642 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80035e2:	230f      	movs	r3, #15
 80035e4:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80035e6:	2302      	movs	r3, #2
 80035e8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80035ea:	2300      	movs	r3, #0
 80035ec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80035ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80035f4:	2300      	movs	r3, #0
 80035f6:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80035f8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80035fc:	2102      	movs	r1, #2
 80035fe:	4618      	mov	r0, r3
 8003600:	f004 faa6 	bl	8007b50 <HAL_RCC_ClockConfig>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d001      	beq.n	800360e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800360a:	f000 f81a 	bl	8003642 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM1
 800360e:	f241 1381 	movw	r3, #4481	; 0x1181
 8003612:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003614:	2300      	movs	r3, #0
 8003616:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8003618:	f44f 7380 	mov.w	r3, #256	; 0x100
 800361c:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800361e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003622:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8003624:	2300      	movs	r3, #0
 8003626:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003628:	463b      	mov	r3, r7
 800362a:	4618      	mov	r0, r3
 800362c:	f004 fcc6 	bl	8007fbc <HAL_RCCEx_PeriphCLKConfig>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8003636:	f000 f804 	bl	8003642 <Error_Handler>
  }
}
 800363a:	bf00      	nop
 800363c:	3778      	adds	r7, #120	; 0x78
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}

08003642 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003642:	b480      	push	{r7}
 8003644:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003646:	b672      	cpsid	i
}
 8003648:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 800364a:	e7fe      	b.n	800364a <Error_Handler+0x8>

0800364c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003650:	4b1b      	ldr	r3, [pc, #108]	; (80036c0 <MX_SPI1_Init+0x74>)
 8003652:	4a1c      	ldr	r2, [pc, #112]	; (80036c4 <MX_SPI1_Init+0x78>)
 8003654:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003656:	4b1a      	ldr	r3, [pc, #104]	; (80036c0 <MX_SPI1_Init+0x74>)
 8003658:	f44f 7282 	mov.w	r2, #260	; 0x104
 800365c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800365e:	4b18      	ldr	r3, [pc, #96]	; (80036c0 <MX_SPI1_Init+0x74>)
 8003660:	2200      	movs	r2, #0
 8003662:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003664:	4b16      	ldr	r3, [pc, #88]	; (80036c0 <MX_SPI1_Init+0x74>)
 8003666:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800366a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800366c:	4b14      	ldr	r3, [pc, #80]	; (80036c0 <MX_SPI1_Init+0x74>)
 800366e:	2202      	movs	r2, #2
 8003670:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003672:	4b13      	ldr	r3, [pc, #76]	; (80036c0 <MX_SPI1_Init+0x74>)
 8003674:	2201      	movs	r2, #1
 8003676:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003678:	4b11      	ldr	r3, [pc, #68]	; (80036c0 <MX_SPI1_Init+0x74>)
 800367a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800367e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003680:	4b0f      	ldr	r3, [pc, #60]	; (80036c0 <MX_SPI1_Init+0x74>)
 8003682:	2228      	movs	r2, #40	; 0x28
 8003684:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003686:	4b0e      	ldr	r3, [pc, #56]	; (80036c0 <MX_SPI1_Init+0x74>)
 8003688:	2200      	movs	r2, #0
 800368a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800368c:	4b0c      	ldr	r3, [pc, #48]	; (80036c0 <MX_SPI1_Init+0x74>)
 800368e:	2200      	movs	r2, #0
 8003690:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003692:	4b0b      	ldr	r3, [pc, #44]	; (80036c0 <MX_SPI1_Init+0x74>)
 8003694:	2200      	movs	r2, #0
 8003696:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003698:	4b09      	ldr	r3, [pc, #36]	; (80036c0 <MX_SPI1_Init+0x74>)
 800369a:	2207      	movs	r2, #7
 800369c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800369e:	4b08      	ldr	r3, [pc, #32]	; (80036c0 <MX_SPI1_Init+0x74>)
 80036a0:	2200      	movs	r2, #0
 80036a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80036a4:	4b06      	ldr	r3, [pc, #24]	; (80036c0 <MX_SPI1_Init+0x74>)
 80036a6:	2200      	movs	r2, #0
 80036a8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80036aa:	4805      	ldr	r0, [pc, #20]	; (80036c0 <MX_SPI1_Init+0x74>)
 80036ac:	f004 fe36 	bl	800831c <HAL_SPI_Init>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d001      	beq.n	80036ba <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80036b6:	f7ff ffc4 	bl	8003642 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80036ba:	bf00      	nop
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	200004b8 	.word	0x200004b8
 80036c4:	40013000 	.word	0x40013000

080036c8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08a      	sub	sp, #40	; 0x28
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036d0:	f107 0314 	add.w	r3, r7, #20
 80036d4:	2200      	movs	r2, #0
 80036d6:	601a      	str	r2, [r3, #0]
 80036d8:	605a      	str	r2, [r3, #4]
 80036da:	609a      	str	r2, [r3, #8]
 80036dc:	60da      	str	r2, [r3, #12]
 80036de:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a17      	ldr	r2, [pc, #92]	; (8003744 <HAL_SPI_MspInit+0x7c>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d127      	bne.n	800373a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80036ea:	4b17      	ldr	r3, [pc, #92]	; (8003748 <HAL_SPI_MspInit+0x80>)
 80036ec:	699b      	ldr	r3, [r3, #24]
 80036ee:	4a16      	ldr	r2, [pc, #88]	; (8003748 <HAL_SPI_MspInit+0x80>)
 80036f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80036f4:	6193      	str	r3, [r2, #24]
 80036f6:	4b14      	ldr	r3, [pc, #80]	; (8003748 <HAL_SPI_MspInit+0x80>)
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80036fe:	613b      	str	r3, [r7, #16]
 8003700:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003702:	4b11      	ldr	r3, [pc, #68]	; (8003748 <HAL_SPI_MspInit+0x80>)
 8003704:	695b      	ldr	r3, [r3, #20]
 8003706:	4a10      	ldr	r2, [pc, #64]	; (8003748 <HAL_SPI_MspInit+0x80>)
 8003708:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800370c:	6153      	str	r3, [r2, #20]
 800370e:	4b0e      	ldr	r3, [pc, #56]	; (8003748 <HAL_SPI_MspInit+0x80>)
 8003710:	695b      	ldr	r3, [r3, #20]
 8003712:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800371a:	2338      	movs	r3, #56	; 0x38
 800371c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800371e:	2302      	movs	r3, #2
 8003720:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003722:	2300      	movs	r3, #0
 8003724:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003726:	2303      	movs	r3, #3
 8003728:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800372a:	2305      	movs	r3, #5
 800372c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800372e:	f107 0314 	add.w	r3, r7, #20
 8003732:	4619      	mov	r1, r3
 8003734:	4805      	ldr	r0, [pc, #20]	; (800374c <HAL_SPI_MspInit+0x84>)
 8003736:	f003 f823 	bl	8006780 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800373a:	bf00      	nop
 800373c:	3728      	adds	r7, #40	; 0x28
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	40013000 	.word	0x40013000
 8003748:	40021000 	.word	0x40021000
 800374c:	48000400 	.word	0x48000400

08003750 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003756:	4b0f      	ldr	r3, [pc, #60]	; (8003794 <HAL_MspInit+0x44>)
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	4a0e      	ldr	r2, [pc, #56]	; (8003794 <HAL_MspInit+0x44>)
 800375c:	f043 0301 	orr.w	r3, r3, #1
 8003760:	6193      	str	r3, [r2, #24]
 8003762:	4b0c      	ldr	r3, [pc, #48]	; (8003794 <HAL_MspInit+0x44>)
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	607b      	str	r3, [r7, #4]
 800376c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800376e:	4b09      	ldr	r3, [pc, #36]	; (8003794 <HAL_MspInit+0x44>)
 8003770:	69db      	ldr	r3, [r3, #28]
 8003772:	4a08      	ldr	r2, [pc, #32]	; (8003794 <HAL_MspInit+0x44>)
 8003774:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003778:	61d3      	str	r3, [r2, #28]
 800377a:	4b06      	ldr	r3, [pc, #24]	; (8003794 <HAL_MspInit+0x44>)
 800377c:	69db      	ldr	r3, [r3, #28]
 800377e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003782:	603b      	str	r3, [r7, #0]
 8003784:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003786:	bf00      	nop
 8003788:	370c      	adds	r7, #12
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop
 8003794:	40021000 	.word	0x40021000

08003798 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003798:	b480      	push	{r7}
 800379a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800379c:	e7fe      	b.n	800379c <NMI_Handler+0x4>

0800379e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800379e:	b480      	push	{r7}
 80037a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037a2:	e7fe      	b.n	80037a2 <HardFault_Handler+0x4>

080037a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80037a4:	b480      	push	{r7}
 80037a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80037a8:	e7fe      	b.n	80037a8 <MemManage_Handler+0x4>

080037aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80037aa:	b480      	push	{r7}
 80037ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80037ae:	e7fe      	b.n	80037ae <BusFault_Handler+0x4>

080037b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80037b4:	e7fe      	b.n	80037b4 <UsageFault_Handler+0x4>

080037b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80037b6:	b480      	push	{r7}
 80037b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80037ba:	bf00      	nop
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr

080037c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80037c4:	b480      	push	{r7}
 80037c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80037c8:	bf00      	nop
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr

080037d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037d2:	b480      	push	{r7}
 80037d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037d6:	bf00      	nop
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr

080037e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037e4:	f000 fd8e 	bl	8004304 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037e8:	bf00      	nop
 80037ea:	bd80      	pop	{r7, pc}

080037ec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80037f0:	4802      	ldr	r0, [pc, #8]	; (80037fc <DMA1_Channel1_IRQHandler+0x10>)
 80037f2:	f002 feb7 	bl	8006564 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80037f6:	bf00      	nop
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	bf00      	nop
 80037fc:	200002ec 	.word	0x200002ec

08003800 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003804:	4802      	ldr	r0, [pc, #8]	; (8003810 <DMA1_Channel4_IRQHandler+0x10>)
 8003806:	f002 fead 	bl	8006564 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800380a:	bf00      	nop
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	200006d8 	.word	0x200006d8

08003814 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8003818:	4802      	ldr	r0, [pc, #8]	; (8003824 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 800381a:	f002 fa46 	bl	8005caa <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 800381e:	bf00      	nop
 8003820:	bd80      	pop	{r7, pc}
 8003822:	bf00      	nop
 8003824:	200003e8 	.word	0x200003e8

08003828 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800382c:	4802      	ldr	r0, [pc, #8]	; (8003838 <USART1_IRQHandler+0x10>)
 800382e:	f006 fb07 	bl	8009e40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003832:	bf00      	nop
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	20000650 	.word	0x20000650

0800383c <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8003840:	4802      	ldr	r0, [pc, #8]	; (800384c <DMA2_Channel2_IRQHandler+0x10>)
 8003842:	f002 fe8f 	bl	8006564 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8003846:	bf00      	nop
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	20000374 	.word	0x20000374

08003850 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003854:	4802      	ldr	r0, [pc, #8]	; (8003860 <DMA2_Channel5_IRQHandler+0x10>)
 8003856:	f002 fe85 	bl	8006564 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 800385a:	bf00      	nop
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	20000330 	.word	0x20000330

08003864 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0
	return 1;
 8003868:	2301      	movs	r3, #1
}
 800386a:	4618      	mov	r0, r3
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr

08003874 <_kill>:

int _kill(int pid, int sig)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800387e:	f007 fad5 	bl	800ae2c <__errno>
 8003882:	4603      	mov	r3, r0
 8003884:	2216      	movs	r2, #22
 8003886:	601a      	str	r2, [r3, #0]
	return -1;
 8003888:	f04f 33ff 	mov.w	r3, #4294967295
}
 800388c:	4618      	mov	r0, r3
 800388e:	3708      	adds	r7, #8
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <_exit>:

void _exit (int status)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b082      	sub	sp, #8
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800389c:	f04f 31ff 	mov.w	r1, #4294967295
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f7ff ffe7 	bl	8003874 <_kill>
	while (1) {}		/* Make sure we hang here */
 80038a6:	e7fe      	b.n	80038a6 <_exit+0x12>

080038a8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b086      	sub	sp, #24
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038b4:	2300      	movs	r3, #0
 80038b6:	617b      	str	r3, [r7, #20]
 80038b8:	e00a      	b.n	80038d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80038ba:	f3af 8000 	nop.w
 80038be:	4601      	mov	r1, r0
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	1c5a      	adds	r2, r3, #1
 80038c4:	60ba      	str	r2, [r7, #8]
 80038c6:	b2ca      	uxtb	r2, r1
 80038c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	3301      	adds	r3, #1
 80038ce:	617b      	str	r3, [r7, #20]
 80038d0:	697a      	ldr	r2, [r7, #20]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	dbf0      	blt.n	80038ba <_read+0x12>
	}

return len;
 80038d8:	687b      	ldr	r3, [r7, #4]
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3718      	adds	r7, #24
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b086      	sub	sp, #24
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	60f8      	str	r0, [r7, #12]
 80038ea:	60b9      	str	r1, [r7, #8]
 80038ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038ee:	2300      	movs	r3, #0
 80038f0:	617b      	str	r3, [r7, #20]
 80038f2:	e009      	b.n	8003908 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	1c5a      	adds	r2, r3, #1
 80038f8:	60ba      	str	r2, [r7, #8]
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	4618      	mov	r0, r3
 80038fe:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	3301      	adds	r3, #1
 8003906:	617b      	str	r3, [r7, #20]
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	429a      	cmp	r2, r3
 800390e:	dbf1      	blt.n	80038f4 <_write+0x12>
	}
	return len;
 8003910:	687b      	ldr	r3, [r7, #4]
}
 8003912:	4618      	mov	r0, r3
 8003914:	3718      	adds	r7, #24
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <_close>:

int _close(int file)
{
 800391a:	b480      	push	{r7}
 800391c:	b083      	sub	sp, #12
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
	return -1;
 8003922:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003926:	4618      	mov	r0, r3
 8003928:	370c      	adds	r7, #12
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr

08003932 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003932:	b480      	push	{r7}
 8003934:	b083      	sub	sp, #12
 8003936:	af00      	add	r7, sp, #0
 8003938:	6078      	str	r0, [r7, #4]
 800393a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003942:	605a      	str	r2, [r3, #4]
	return 0;
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr

08003952 <_isatty>:

int _isatty(int file)
{
 8003952:	b480      	push	{r7}
 8003954:	b083      	sub	sp, #12
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
	return 1;
 800395a:	2301      	movs	r3, #1
}
 800395c:	4618      	mov	r0, r3
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003968:	b480      	push	{r7}
 800396a:	b085      	sub	sp, #20
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
	return 0;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3714      	adds	r7, #20
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr
	...

08003984 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800398c:	4a14      	ldr	r2, [pc, #80]	; (80039e0 <_sbrk+0x5c>)
 800398e:	4b15      	ldr	r3, [pc, #84]	; (80039e4 <_sbrk+0x60>)
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003998:	4b13      	ldr	r3, [pc, #76]	; (80039e8 <_sbrk+0x64>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d102      	bne.n	80039a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80039a0:	4b11      	ldr	r3, [pc, #68]	; (80039e8 <_sbrk+0x64>)
 80039a2:	4a12      	ldr	r2, [pc, #72]	; (80039ec <_sbrk+0x68>)
 80039a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80039a6:	4b10      	ldr	r3, [pc, #64]	; (80039e8 <_sbrk+0x64>)
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4413      	add	r3, r2
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d207      	bcs.n	80039c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80039b4:	f007 fa3a 	bl	800ae2c <__errno>
 80039b8:	4603      	mov	r3, r0
 80039ba:	220c      	movs	r2, #12
 80039bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80039be:	f04f 33ff 	mov.w	r3, #4294967295
 80039c2:	e009      	b.n	80039d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80039c4:	4b08      	ldr	r3, [pc, #32]	; (80039e8 <_sbrk+0x64>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80039ca:	4b07      	ldr	r3, [pc, #28]	; (80039e8 <_sbrk+0x64>)
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4413      	add	r3, r2
 80039d2:	4a05      	ldr	r2, [pc, #20]	; (80039e8 <_sbrk+0x64>)
 80039d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80039d6:	68fb      	ldr	r3, [r7, #12]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3718      	adds	r7, #24
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	20008000 	.word	0x20008000
 80039e4:	00000400 	.word	0x00000400
 80039e8:	2000051c 	.word	0x2000051c
 80039ec:	20000d80 	.word	0x20000d80

080039f0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80039f0:	b480      	push	{r7}
 80039f2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80039f4:	4b06      	ldr	r3, [pc, #24]	; (8003a10 <SystemInit+0x20>)
 80039f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039fa:	4a05      	ldr	r2, [pc, #20]	; (8003a10 <SystemInit+0x20>)
 80039fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a04:	bf00      	nop
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	e000ed00 	.word	0xe000ed00

08003a14 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b088      	sub	sp, #32
 8003a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a1a:	f107 0310 	add.w	r3, r7, #16
 8003a1e:	2200      	movs	r2, #0
 8003a20:	601a      	str	r2, [r3, #0]
 8003a22:	605a      	str	r2, [r3, #4]
 8003a24:	609a      	str	r2, [r3, #8]
 8003a26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a28:	1d3b      	adds	r3, r7, #4
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	601a      	str	r2, [r3, #0]
 8003a2e:	605a      	str	r2, [r3, #4]
 8003a30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003a32:	4b20      	ldr	r3, [pc, #128]	; (8003ab4 <MX_TIM1_Init+0xa0>)
 8003a34:	4a20      	ldr	r2, [pc, #128]	; (8003ab8 <MX_TIM1_Init+0xa4>)
 8003a36:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 8003a38:	4b1e      	ldr	r3, [pc, #120]	; (8003ab4 <MX_TIM1_Init+0xa0>)
 8003a3a:	2248      	movs	r2, #72	; 0x48
 8003a3c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a3e:	4b1d      	ldr	r3, [pc, #116]	; (8003ab4 <MX_TIM1_Init+0xa0>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003a44:	4b1b      	ldr	r3, [pc, #108]	; (8003ab4 <MX_TIM1_Init+0xa0>)
 8003a46:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003a4a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a4c:	4b19      	ldr	r3, [pc, #100]	; (8003ab4 <MX_TIM1_Init+0xa0>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003a52:	4b18      	ldr	r3, [pc, #96]	; (8003ab4 <MX_TIM1_Init+0xa0>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003a58:	4b16      	ldr	r3, [pc, #88]	; (8003ab4 <MX_TIM1_Init+0xa0>)
 8003a5a:	2280      	movs	r2, #128	; 0x80
 8003a5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003a5e:	4815      	ldr	r0, [pc, #84]	; (8003ab4 <MX_TIM1_Init+0xa0>)
 8003a60:	f005 f88e 	bl	8008b80 <HAL_TIM_Base_Init>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8003a6a:	f7ff fdea 	bl	8003642 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003a6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a72:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003a74:	f107 0310 	add.w	r3, r7, #16
 8003a78:	4619      	mov	r1, r3
 8003a7a:	480e      	ldr	r0, [pc, #56]	; (8003ab4 <MX_TIM1_Init+0xa0>)
 8003a7c:	f005 fba6 	bl	80091cc <HAL_TIM_ConfigClockSource>
 8003a80:	4603      	mov	r3, r0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d001      	beq.n	8003a8a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003a86:	f7ff fddc 	bl	8003642 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a92:	2300      	movs	r3, #0
 8003a94:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003a96:	1d3b      	adds	r3, r7, #4
 8003a98:	4619      	mov	r1, r3
 8003a9a:	4806      	ldr	r0, [pc, #24]	; (8003ab4 <MX_TIM1_Init+0xa0>)
 8003a9c:	f006 f886 	bl	8009bac <HAL_TIMEx_MasterConfigSynchronization>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d001      	beq.n	8003aaa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003aa6:	f7ff fdcc 	bl	8003642 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003aaa:	bf00      	nop
 8003aac:	3720      	adds	r7, #32
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	20000520 	.word	0x20000520
 8003ab8:	40012c00 	.word	0x40012c00

08003abc <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08a      	sub	sp, #40	; 0x28
 8003ac0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ac2:	f107 031c 	add.w	r3, r7, #28
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	601a      	str	r2, [r3, #0]
 8003aca:	605a      	str	r2, [r3, #4]
 8003acc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ace:	463b      	mov	r3, r7
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	601a      	str	r2, [r3, #0]
 8003ad4:	605a      	str	r2, [r3, #4]
 8003ad6:	609a      	str	r2, [r3, #8]
 8003ad8:	60da      	str	r2, [r3, #12]
 8003ada:	611a      	str	r2, [r3, #16]
 8003adc:	615a      	str	r2, [r3, #20]
 8003ade:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003ae0:	4b22      	ldr	r3, [pc, #136]	; (8003b6c <MX_TIM2_Init+0xb0>)
 8003ae2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003ae6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003ae8:	4b20      	ldr	r3, [pc, #128]	; (8003b6c <MX_TIM2_Init+0xb0>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003aee:	4b1f      	ldr	r3, [pc, #124]	; (8003b6c <MX_TIM2_Init+0xb0>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 8003af4:	4b1d      	ldr	r3, [pc, #116]	; (8003b6c <MX_TIM2_Init+0xb0>)
 8003af6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003afa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003afc:	4b1b      	ldr	r3, [pc, #108]	; (8003b6c <MX_TIM2_Init+0xb0>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b02:	4b1a      	ldr	r3, [pc, #104]	; (8003b6c <MX_TIM2_Init+0xb0>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003b08:	4818      	ldr	r0, [pc, #96]	; (8003b6c <MX_TIM2_Init+0xb0>)
 8003b0a:	f005 f8f3 	bl	8008cf4 <HAL_TIM_PWM_Init>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8003b14:	f7ff fd95 	bl	8003642 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003b20:	f107 031c 	add.w	r3, r7, #28
 8003b24:	4619      	mov	r1, r3
 8003b26:	4811      	ldr	r0, [pc, #68]	; (8003b6c <MX_TIM2_Init+0xb0>)
 8003b28:	f006 f840 	bl	8009bac <HAL_TIMEx_MasterConfigSynchronization>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d001      	beq.n	8003b36 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8003b32:	f7ff fd86 	bl	8003642 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b36:	2360      	movs	r3, #96	; 0x60
 8003b38:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b42:	2300      	movs	r3, #0
 8003b44:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003b46:	463b      	mov	r3, r7
 8003b48:	220c      	movs	r2, #12
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	4807      	ldr	r0, [pc, #28]	; (8003b6c <MX_TIM2_Init+0xb0>)
 8003b4e:	f005 fa29 	bl	8008fa4 <HAL_TIM_PWM_ConfigChannel>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d001      	beq.n	8003b5c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8003b58:	f7ff fd73 	bl	8003642 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003b5c:	4803      	ldr	r0, [pc, #12]	; (8003b6c <MX_TIM2_Init+0xb0>)
 8003b5e:	f000 f92d 	bl	8003dbc <HAL_TIM_MspPostInit>

}
 8003b62:	bf00      	nop
 8003b64:	3728      	adds	r7, #40	; 0x28
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	2000056c 	.word	0x2000056c

08003b70 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b08a      	sub	sp, #40	; 0x28
 8003b74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b76:	f107 031c 	add.w	r3, r7, #28
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	601a      	str	r2, [r3, #0]
 8003b7e:	605a      	str	r2, [r3, #4]
 8003b80:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003b82:	463b      	mov	r3, r7
 8003b84:	2200      	movs	r2, #0
 8003b86:	601a      	str	r2, [r3, #0]
 8003b88:	605a      	str	r2, [r3, #4]
 8003b8a:	609a      	str	r2, [r3, #8]
 8003b8c:	60da      	str	r2, [r3, #12]
 8003b8e:	611a      	str	r2, [r3, #16]
 8003b90:	615a      	str	r2, [r3, #20]
 8003b92:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003b94:	4b27      	ldr	r3, [pc, #156]	; (8003c34 <MX_TIM3_Init+0xc4>)
 8003b96:	4a28      	ldr	r2, [pc, #160]	; (8003c38 <MX_TIM3_Init+0xc8>)
 8003b98:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003b9a:	4b26      	ldr	r3, [pc, #152]	; (8003c34 <MX_TIM3_Init+0xc4>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ba0:	4b24      	ldr	r3, [pc, #144]	; (8003c34 <MX_TIM3_Init+0xc4>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3600;
 8003ba6:	4b23      	ldr	r3, [pc, #140]	; (8003c34 <MX_TIM3_Init+0xc4>)
 8003ba8:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8003bac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003bae:	4b21      	ldr	r3, [pc, #132]	; (8003c34 <MX_TIM3_Init+0xc4>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bb4:	4b1f      	ldr	r3, [pc, #124]	; (8003c34 <MX_TIM3_Init+0xc4>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003bba:	481e      	ldr	r0, [pc, #120]	; (8003c34 <MX_TIM3_Init+0xc4>)
 8003bbc:	f005 f89a 	bl	8008cf4 <HAL_TIM_PWM_Init>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8003bc6:	f7ff fd3c 	bl	8003642 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003bd2:	f107 031c 	add.w	r3, r7, #28
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	4816      	ldr	r0, [pc, #88]	; (8003c34 <MX_TIM3_Init+0xc4>)
 8003bda:	f005 ffe7 	bl	8009bac <HAL_TIMEx_MasterConfigSynchronization>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d001      	beq.n	8003be8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8003be4:	f7ff fd2d 	bl	8003642 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003be8:	2360      	movs	r3, #96	; 0x60
 8003bea:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003bec:	2300      	movs	r3, #0
 8003bee:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003bf8:	463b      	mov	r3, r7
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	480d      	ldr	r0, [pc, #52]	; (8003c34 <MX_TIM3_Init+0xc4>)
 8003c00:	f005 f9d0 	bl	8008fa4 <HAL_TIM_PWM_ConfigChannel>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d001      	beq.n	8003c0e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8003c0a:	f7ff fd1a 	bl	8003642 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003c0e:	463b      	mov	r3, r7
 8003c10:	2204      	movs	r2, #4
 8003c12:	4619      	mov	r1, r3
 8003c14:	4807      	ldr	r0, [pc, #28]	; (8003c34 <MX_TIM3_Init+0xc4>)
 8003c16:	f005 f9c5 	bl	8008fa4 <HAL_TIM_PWM_ConfigChannel>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d001      	beq.n	8003c24 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8003c20:	f7ff fd0f 	bl	8003642 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003c24:	4803      	ldr	r0, [pc, #12]	; (8003c34 <MX_TIM3_Init+0xc4>)
 8003c26:	f000 f8c9 	bl	8003dbc <HAL_TIM_MspPostInit>

}
 8003c2a:	bf00      	nop
 8003c2c:	3728      	adds	r7, #40	; 0x28
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	200005b8 	.word	0x200005b8
 8003c38:	40000400 	.word	0x40000400

08003c3c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b08a      	sub	sp, #40	; 0x28
 8003c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c42:	f107 031c 	add.w	r3, r7, #28
 8003c46:	2200      	movs	r2, #0
 8003c48:	601a      	str	r2, [r3, #0]
 8003c4a:	605a      	str	r2, [r3, #4]
 8003c4c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003c4e:	463b      	mov	r3, r7
 8003c50:	2200      	movs	r2, #0
 8003c52:	601a      	str	r2, [r3, #0]
 8003c54:	605a      	str	r2, [r3, #4]
 8003c56:	609a      	str	r2, [r3, #8]
 8003c58:	60da      	str	r2, [r3, #12]
 8003c5a:	611a      	str	r2, [r3, #16]
 8003c5c:	615a      	str	r2, [r3, #20]
 8003c5e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003c60:	4b21      	ldr	r3, [pc, #132]	; (8003ce8 <MX_TIM4_Init+0xac>)
 8003c62:	4a22      	ldr	r2, [pc, #136]	; (8003cec <MX_TIM4_Init+0xb0>)
 8003c64:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003c66:	4b20      	ldr	r3, [pc, #128]	; (8003ce8 <MX_TIM4_Init+0xac>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c6c:	4b1e      	ldr	r3, [pc, #120]	; (8003ce8 <MX_TIM4_Init+0xac>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3600;
 8003c72:	4b1d      	ldr	r3, [pc, #116]	; (8003ce8 <MX_TIM4_Init+0xac>)
 8003c74:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8003c78:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c7a:	4b1b      	ldr	r3, [pc, #108]	; (8003ce8 <MX_TIM4_Init+0xac>)
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c80:	4b19      	ldr	r3, [pc, #100]	; (8003ce8 <MX_TIM4_Init+0xac>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003c86:	4818      	ldr	r0, [pc, #96]	; (8003ce8 <MX_TIM4_Init+0xac>)
 8003c88:	f005 f834 	bl	8008cf4 <HAL_TIM_PWM_Init>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8003c92:	f7ff fcd6 	bl	8003642 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c96:	2300      	movs	r3, #0
 8003c98:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003c9e:	f107 031c 	add.w	r3, r7, #28
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	4810      	ldr	r0, [pc, #64]	; (8003ce8 <MX_TIM4_Init+0xac>)
 8003ca6:	f005 ff81 	bl	8009bac <HAL_TIMEx_MasterConfigSynchronization>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8003cb0:	f7ff fcc7 	bl	8003642 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003cb4:	2360      	movs	r3, #96	; 0x60
 8003cb6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003cc4:	463b      	mov	r3, r7
 8003cc6:	2204      	movs	r2, #4
 8003cc8:	4619      	mov	r1, r3
 8003cca:	4807      	ldr	r0, [pc, #28]	; (8003ce8 <MX_TIM4_Init+0xac>)
 8003ccc:	f005 f96a 	bl	8008fa4 <HAL_TIM_PWM_ConfigChannel>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8003cd6:	f7ff fcb4 	bl	8003642 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8003cda:	4803      	ldr	r0, [pc, #12]	; (8003ce8 <MX_TIM4_Init+0xac>)
 8003cdc:	f000 f86e 	bl	8003dbc <HAL_TIM_MspPostInit>

}
 8003ce0:	bf00      	nop
 8003ce2:	3728      	adds	r7, #40	; 0x28
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	20000604 	.word	0x20000604
 8003cec:	40000800 	.word	0x40000800

08003cf0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b085      	sub	sp, #20
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a0a      	ldr	r2, [pc, #40]	; (8003d28 <HAL_TIM_Base_MspInit+0x38>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d10b      	bne.n	8003d1a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003d02:	4b0a      	ldr	r3, [pc, #40]	; (8003d2c <HAL_TIM_Base_MspInit+0x3c>)
 8003d04:	699b      	ldr	r3, [r3, #24]
 8003d06:	4a09      	ldr	r2, [pc, #36]	; (8003d2c <HAL_TIM_Base_MspInit+0x3c>)
 8003d08:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003d0c:	6193      	str	r3, [r2, #24]
 8003d0e:	4b07      	ldr	r3, [pc, #28]	; (8003d2c <HAL_TIM_Base_MspInit+0x3c>)
 8003d10:	699b      	ldr	r3, [r3, #24]
 8003d12:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d16:	60fb      	str	r3, [r7, #12]
 8003d18:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8003d1a:	bf00      	nop
 8003d1c:	3714      	adds	r7, #20
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	40012c00 	.word	0x40012c00
 8003d2c:	40021000 	.word	0x40021000

08003d30 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b087      	sub	sp, #28
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d40:	d10c      	bne.n	8003d5c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d42:	4b1b      	ldr	r3, [pc, #108]	; (8003db0 <HAL_TIM_PWM_MspInit+0x80>)
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	4a1a      	ldr	r2, [pc, #104]	; (8003db0 <HAL_TIM_PWM_MspInit+0x80>)
 8003d48:	f043 0301 	orr.w	r3, r3, #1
 8003d4c:	61d3      	str	r3, [r2, #28]
 8003d4e:	4b18      	ldr	r3, [pc, #96]	; (8003db0 <HAL_TIM_PWM_MspInit+0x80>)
 8003d50:	69db      	ldr	r3, [r3, #28]
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	617b      	str	r3, [r7, #20]
 8003d58:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003d5a:	e022      	b.n	8003da2 <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM3)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a14      	ldr	r2, [pc, #80]	; (8003db4 <HAL_TIM_PWM_MspInit+0x84>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d10c      	bne.n	8003d80 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003d66:	4b12      	ldr	r3, [pc, #72]	; (8003db0 <HAL_TIM_PWM_MspInit+0x80>)
 8003d68:	69db      	ldr	r3, [r3, #28]
 8003d6a:	4a11      	ldr	r2, [pc, #68]	; (8003db0 <HAL_TIM_PWM_MspInit+0x80>)
 8003d6c:	f043 0302 	orr.w	r3, r3, #2
 8003d70:	61d3      	str	r3, [r2, #28]
 8003d72:	4b0f      	ldr	r3, [pc, #60]	; (8003db0 <HAL_TIM_PWM_MspInit+0x80>)
 8003d74:	69db      	ldr	r3, [r3, #28]
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	613b      	str	r3, [r7, #16]
 8003d7c:	693b      	ldr	r3, [r7, #16]
}
 8003d7e:	e010      	b.n	8003da2 <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM4)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a0c      	ldr	r2, [pc, #48]	; (8003db8 <HAL_TIM_PWM_MspInit+0x88>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d10b      	bne.n	8003da2 <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003d8a:	4b09      	ldr	r3, [pc, #36]	; (8003db0 <HAL_TIM_PWM_MspInit+0x80>)
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	4a08      	ldr	r2, [pc, #32]	; (8003db0 <HAL_TIM_PWM_MspInit+0x80>)
 8003d90:	f043 0304 	orr.w	r3, r3, #4
 8003d94:	61d3      	str	r3, [r2, #28]
 8003d96:	4b06      	ldr	r3, [pc, #24]	; (8003db0 <HAL_TIM_PWM_MspInit+0x80>)
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	f003 0304 	and.w	r3, r3, #4
 8003d9e:	60fb      	str	r3, [r7, #12]
 8003da0:	68fb      	ldr	r3, [r7, #12]
}
 8003da2:	bf00      	nop
 8003da4:	371c      	adds	r7, #28
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr
 8003dae:	bf00      	nop
 8003db0:	40021000 	.word	0x40021000
 8003db4:	40000400 	.word	0x40000400
 8003db8:	40000800 	.word	0x40000800

08003dbc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b08a      	sub	sp, #40	; 0x28
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dc4:	f107 0314 	add.w	r3, r7, #20
 8003dc8:	2200      	movs	r2, #0
 8003dca:	601a      	str	r2, [r3, #0]
 8003dcc:	605a      	str	r2, [r3, #4]
 8003dce:	609a      	str	r2, [r3, #8]
 8003dd0:	60da      	str	r2, [r3, #12]
 8003dd2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ddc:	d11d      	bne.n	8003e1a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dde:	4b33      	ldr	r3, [pc, #204]	; (8003eac <HAL_TIM_MspPostInit+0xf0>)
 8003de0:	695b      	ldr	r3, [r3, #20]
 8003de2:	4a32      	ldr	r2, [pc, #200]	; (8003eac <HAL_TIM_MspPostInit+0xf0>)
 8003de4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003de8:	6153      	str	r3, [r2, #20]
 8003dea:	4b30      	ldr	r3, [pc, #192]	; (8003eac <HAL_TIM_MspPostInit+0xf0>)
 8003dec:	695b      	ldr	r3, [r3, #20]
 8003dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003df2:	613b      	str	r3, [r7, #16]
 8003df4:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = BOOST_SW_Pin;
 8003df6:	2308      	movs	r3, #8
 8003df8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dfa:	2302      	movs	r3, #2
 8003dfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e02:	2300      	movs	r3, #0
 8003e04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003e06:	2301      	movs	r3, #1
 8003e08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BOOST_SW_GPIO_Port, &GPIO_InitStruct);
 8003e0a:	f107 0314 	add.w	r3, r7, #20
 8003e0e:	4619      	mov	r1, r3
 8003e10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e14:	f002 fcb4 	bl	8006780 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003e18:	e043      	b.n	8003ea2 <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM3)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a24      	ldr	r2, [pc, #144]	; (8003eb0 <HAL_TIM_MspPostInit+0xf4>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d11d      	bne.n	8003e60 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e24:	4b21      	ldr	r3, [pc, #132]	; (8003eac <HAL_TIM_MspPostInit+0xf0>)
 8003e26:	695b      	ldr	r3, [r3, #20]
 8003e28:	4a20      	ldr	r2, [pc, #128]	; (8003eac <HAL_TIM_MspPostInit+0xf0>)
 8003e2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e2e:	6153      	str	r3, [r2, #20]
 8003e30:	4b1e      	ldr	r3, [pc, #120]	; (8003eac <HAL_TIM_MspPostInit+0xf0>)
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e38:	60fb      	str	r3, [r7, #12]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = KICK_1_Pin|KICK_2_Pin;
 8003e3c:	23c0      	movs	r3, #192	; 0xc0
 8003e3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e40:	2302      	movs	r3, #2
 8003e42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e44:	2300      	movs	r3, #0
 8003e46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003e4c:	2302      	movs	r3, #2
 8003e4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e50:	f107 0314 	add.w	r3, r7, #20
 8003e54:	4619      	mov	r1, r3
 8003e56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e5a:	f002 fc91 	bl	8006780 <HAL_GPIO_Init>
}
 8003e5e:	e020      	b.n	8003ea2 <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM4)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a13      	ldr	r2, [pc, #76]	; (8003eb4 <HAL_TIM_MspPostInit+0xf8>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d11b      	bne.n	8003ea2 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e6a:	4b10      	ldr	r3, [pc, #64]	; (8003eac <HAL_TIM_MspPostInit+0xf0>)
 8003e6c:	695b      	ldr	r3, [r3, #20]
 8003e6e:	4a0f      	ldr	r2, [pc, #60]	; (8003eac <HAL_TIM_MspPostInit+0xf0>)
 8003e70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e74:	6153      	str	r3, [r2, #20]
 8003e76:	4b0d      	ldr	r3, [pc, #52]	; (8003eac <HAL_TIM_MspPostInit+0xf0>)
 8003e78:	695b      	ldr	r3, [r3, #20]
 8003e7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e7e:	60bb      	str	r3, [r7, #8]
 8003e80:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GD_16M_PWM_Pin;
 8003e82:	2380      	movs	r3, #128	; 0x80
 8003e84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e86:	2302      	movs	r3, #2
 8003e88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003e92:	2302      	movs	r3, #2
 8003e94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GD_16M_PWM_GPIO_Port, &GPIO_InitStruct);
 8003e96:	f107 0314 	add.w	r3, r7, #20
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	4806      	ldr	r0, [pc, #24]	; (8003eb8 <HAL_TIM_MspPostInit+0xfc>)
 8003e9e:	f002 fc6f 	bl	8006780 <HAL_GPIO_Init>
}
 8003ea2:	bf00      	nop
 8003ea4:	3728      	adds	r7, #40	; 0x28
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	40021000 	.word	0x40021000
 8003eb0:	40000400 	.word	0x40000400
 8003eb4:	40000800 	.word	0x40000800
 8003eb8:	48000400 	.word	0x48000400

08003ebc <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003ec0:	4b13      	ldr	r3, [pc, #76]	; (8003f10 <MX_USART1_UART_Init+0x54>)
 8003ec2:	4a14      	ldr	r2, [pc, #80]	; (8003f14 <MX_USART1_UART_Init+0x58>)
 8003ec4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2000000;
 8003ec6:	4b12      	ldr	r3, [pc, #72]	; (8003f10 <MX_USART1_UART_Init+0x54>)
 8003ec8:	4a13      	ldr	r2, [pc, #76]	; (8003f18 <MX_USART1_UART_Init+0x5c>)
 8003eca:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003ecc:	4b10      	ldr	r3, [pc, #64]	; (8003f10 <MX_USART1_UART_Init+0x54>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003ed2:	4b0f      	ldr	r3, [pc, #60]	; (8003f10 <MX_USART1_UART_Init+0x54>)
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003ed8:	4b0d      	ldr	r3, [pc, #52]	; (8003f10 <MX_USART1_UART_Init+0x54>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003ede:	4b0c      	ldr	r3, [pc, #48]	; (8003f10 <MX_USART1_UART_Init+0x54>)
 8003ee0:	220c      	movs	r2, #12
 8003ee2:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003ee4:	4b0a      	ldr	r3, [pc, #40]	; (8003f10 <MX_USART1_UART_Init+0x54>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003eea:	4b09      	ldr	r3, [pc, #36]	; (8003f10 <MX_USART1_UART_Init+0x54>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003ef0:	4b07      	ldr	r3, [pc, #28]	; (8003f10 <MX_USART1_UART_Init+0x54>)
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003ef6:	4b06      	ldr	r3, [pc, #24]	; (8003f10 <MX_USART1_UART_Init+0x54>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003efc:	4804      	ldr	r0, [pc, #16]	; (8003f10 <MX_USART1_UART_Init+0x54>)
 8003efe:	f005 fed5 	bl	8009cac <HAL_UART_Init>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d001      	beq.n	8003f0c <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 8003f08:	f7ff fb9b 	bl	8003642 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003f0c:	bf00      	nop
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	20000650 	.word	0x20000650
 8003f14:	40013800 	.word	0x40013800
 8003f18:	001e8480 	.word	0x001e8480

08003f1c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b08a      	sub	sp, #40	; 0x28
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f24:	f107 0314 	add.w	r3, r7, #20
 8003f28:	2200      	movs	r2, #0
 8003f2a:	601a      	str	r2, [r3, #0]
 8003f2c:	605a      	str	r2, [r3, #4]
 8003f2e:	609a      	str	r2, [r3, #8]
 8003f30:	60da      	str	r2, [r3, #12]
 8003f32:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a2f      	ldr	r2, [pc, #188]	; (8003ff8 <HAL_UART_MspInit+0xdc>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d157      	bne.n	8003fee <HAL_UART_MspInit+0xd2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003f3e:	4b2f      	ldr	r3, [pc, #188]	; (8003ffc <HAL_UART_MspInit+0xe0>)
 8003f40:	699b      	ldr	r3, [r3, #24]
 8003f42:	4a2e      	ldr	r2, [pc, #184]	; (8003ffc <HAL_UART_MspInit+0xe0>)
 8003f44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f48:	6193      	str	r3, [r2, #24]
 8003f4a:	4b2c      	ldr	r3, [pc, #176]	; (8003ffc <HAL_UART_MspInit+0xe0>)
 8003f4c:	699b      	ldr	r3, [r3, #24]
 8003f4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f52:	613b      	str	r3, [r7, #16]
 8003f54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f56:	4b29      	ldr	r3, [pc, #164]	; (8003ffc <HAL_UART_MspInit+0xe0>)
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	4a28      	ldr	r2, [pc, #160]	; (8003ffc <HAL_UART_MspInit+0xe0>)
 8003f5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f60:	6153      	str	r3, [r2, #20]
 8003f62:	4b26      	ldr	r3, [pc, #152]	; (8003ffc <HAL_UART_MspInit+0xe0>)
 8003f64:	695b      	ldr	r3, [r3, #20]
 8003f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f6a:	60fb      	str	r3, [r7, #12]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003f6e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003f72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f74:	2302      	movs	r3, #2
 8003f76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003f80:	2307      	movs	r3, #7
 8003f82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f84:	f107 0314 	add.w	r3, r7, #20
 8003f88:	4619      	mov	r1, r3
 8003f8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f8e:	f002 fbf7 	bl	8006780 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8003f92:	4b1b      	ldr	r3, [pc, #108]	; (8004000 <HAL_UART_MspInit+0xe4>)
 8003f94:	4a1b      	ldr	r2, [pc, #108]	; (8004004 <HAL_UART_MspInit+0xe8>)
 8003f96:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003f98:	4b19      	ldr	r3, [pc, #100]	; (8004000 <HAL_UART_MspInit+0xe4>)
 8003f9a:	2210      	movs	r2, #16
 8003f9c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f9e:	4b18      	ldr	r3, [pc, #96]	; (8004000 <HAL_UART_MspInit+0xe4>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003fa4:	4b16      	ldr	r3, [pc, #88]	; (8004000 <HAL_UART_MspInit+0xe4>)
 8003fa6:	2280      	movs	r2, #128	; 0x80
 8003fa8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003faa:	4b15      	ldr	r3, [pc, #84]	; (8004000 <HAL_UART_MspInit+0xe4>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003fb0:	4b13      	ldr	r3, [pc, #76]	; (8004000 <HAL_UART_MspInit+0xe4>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003fb6:	4b12      	ldr	r3, [pc, #72]	; (8004000 <HAL_UART_MspInit+0xe4>)
 8003fb8:	2200      	movs	r2, #0
 8003fba:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003fbc:	4b10      	ldr	r3, [pc, #64]	; (8004000 <HAL_UART_MspInit+0xe4>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003fc2:	480f      	ldr	r0, [pc, #60]	; (8004000 <HAL_UART_MspInit+0xe4>)
 8003fc4:	f002 f9b1 	bl	800632a <HAL_DMA_Init>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d001      	beq.n	8003fd2 <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 8003fce:	f7ff fb38 	bl	8003642 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a0a      	ldr	r2, [pc, #40]	; (8004000 <HAL_UART_MspInit+0xe4>)
 8003fd6:	671a      	str	r2, [r3, #112]	; 0x70
 8003fd8:	4a09      	ldr	r2, [pc, #36]	; (8004000 <HAL_UART_MspInit+0xe4>)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003fde:	2200      	movs	r2, #0
 8003fe0:	2100      	movs	r1, #0
 8003fe2:	2025      	movs	r0, #37	; 0x25
 8003fe4:	f002 f96b 	bl	80062be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003fe8:	2025      	movs	r0, #37	; 0x25
 8003fea:	f002 f984 	bl	80062f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003fee:	bf00      	nop
 8003ff0:	3728      	adds	r7, #40	; 0x28
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
 8003ff6:	bf00      	nop
 8003ff8:	40013800 	.word	0x40013800
 8003ffc:	40021000 	.word	0x40021000
 8004000:	200006d8 	.word	0x200006d8
 8004004:	40020044 	.word	0x40020044

08004008 <HAL_UART_TxCpltCallback>:
static char second_buf[UART_TEMP_BUF_SIZE];
volatile int second_buf_len = 0, first_buf_len = 0;
volatile bool sending_second_buf = false, sending_first_buf = false;
volatile bool is_in_printf_func = false;

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]

  if (sending_first_buf) {     // FIRST buf complete
 8004010:	4b24      	ldr	r3, [pc, #144]	; (80040a4 <HAL_UART_TxCpltCallback+0x9c>)
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	b2db      	uxtb	r3, r3
 8004016:	2b00      	cmp	r3, #0
 8004018:	d01d      	beq.n	8004056 <HAL_UART_TxCpltCallback+0x4e>
    sending_first_buf = false; // complete!
 800401a:	4b22      	ldr	r3, [pc, #136]	; (80040a4 <HAL_UART_TxCpltCallback+0x9c>)
 800401c:	2200      	movs	r2, #0
 800401e:	701a      	strb	r2, [r3, #0]

    if (second_buf_len > 0 && is_in_printf_func == false) { // another buffer?
 8004020:	4b21      	ldr	r3, [pc, #132]	; (80040a8 <HAL_UART_TxCpltCallback+0xa0>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	2b00      	cmp	r3, #0
 8004026:	dd38      	ble.n	800409a <HAL_UART_TxCpltCallback+0x92>
 8004028:	4b20      	ldr	r3, [pc, #128]	; (80040ac <HAL_UART_TxCpltCallback+0xa4>)
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	b2db      	uxtb	r3, r3
 800402e:	f083 0301 	eor.w	r3, r3, #1
 8004032:	b2db      	uxtb	r3, r3
 8004034:	2b00      	cmp	r3, #0
 8004036:	d030      	beq.n	800409a <HAL_UART_TxCpltCallback+0x92>
      sending_second_buf = true;
 8004038:	4b1d      	ldr	r3, [pc, #116]	; (80040b0 <HAL_UART_TxCpltCallback+0xa8>)
 800403a:	2201      	movs	r2, #1
 800403c:	701a      	strb	r2, [r3, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)second_buf, second_buf_len);
 800403e:	4b1a      	ldr	r3, [pc, #104]	; (80040a8 <HAL_UART_TxCpltCallback+0xa0>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	b29b      	uxth	r3, r3
 8004044:	461a      	mov	r2, r3
 8004046:	491b      	ldr	r1, [pc, #108]	; (80040b4 <HAL_UART_TxCpltCallback+0xac>)
 8004048:	481b      	ldr	r0, [pc, #108]	; (80040b8 <HAL_UART_TxCpltCallback+0xb0>)
 800404a:	f005 fe7d 	bl	8009d48 <HAL_UART_Transmit_DMA>
      second_buf_len = 0;
 800404e:	4b16      	ldr	r3, [pc, #88]	; (80040a8 <HAL_UART_TxCpltCallback+0xa0>)
 8004050:	2200      	movs	r2, #0
 8004052:	601a      	str	r2, [r3, #0]
      sending_first_buf = true;
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len);
      first_buf_len = 0;
    }
  }
}
 8004054:	e021      	b.n	800409a <HAL_UART_TxCpltCallback+0x92>
  } else if (sending_second_buf) { // SECOND buf complete
 8004056:	4b16      	ldr	r3, [pc, #88]	; (80040b0 <HAL_UART_TxCpltCallback+0xa8>)
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	b2db      	uxtb	r3, r3
 800405c:	2b00      	cmp	r3, #0
 800405e:	d01c      	beq.n	800409a <HAL_UART_TxCpltCallback+0x92>
    sending_second_buf = false;    // complete!
 8004060:	4b13      	ldr	r3, [pc, #76]	; (80040b0 <HAL_UART_TxCpltCallback+0xa8>)
 8004062:	2200      	movs	r2, #0
 8004064:	701a      	strb	r2, [r3, #0]
    if (first_buf_len > 0 && is_in_printf_func == false) { // another buffer?
 8004066:	4b15      	ldr	r3, [pc, #84]	; (80040bc <HAL_UART_TxCpltCallback+0xb4>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2b00      	cmp	r3, #0
 800406c:	dd15      	ble.n	800409a <HAL_UART_TxCpltCallback+0x92>
 800406e:	4b0f      	ldr	r3, [pc, #60]	; (80040ac <HAL_UART_TxCpltCallback+0xa4>)
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	b2db      	uxtb	r3, r3
 8004074:	f083 0301 	eor.w	r3, r3, #1
 8004078:	b2db      	uxtb	r3, r3
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00d      	beq.n	800409a <HAL_UART_TxCpltCallback+0x92>
      sending_first_buf = true;
 800407e:	4b09      	ldr	r3, [pc, #36]	; (80040a4 <HAL_UART_TxCpltCallback+0x9c>)
 8004080:	2201      	movs	r2, #1
 8004082:	701a      	strb	r2, [r3, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len);
 8004084:	4b0d      	ldr	r3, [pc, #52]	; (80040bc <HAL_UART_TxCpltCallback+0xb4>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	b29b      	uxth	r3, r3
 800408a:	461a      	mov	r2, r3
 800408c:	490c      	ldr	r1, [pc, #48]	; (80040c0 <HAL_UART_TxCpltCallback+0xb8>)
 800408e:	480a      	ldr	r0, [pc, #40]	; (80040b8 <HAL_UART_TxCpltCallback+0xb0>)
 8004090:	f005 fe5a 	bl	8009d48 <HAL_UART_Transmit_DMA>
      first_buf_len = 0;
 8004094:	4b09      	ldr	r3, [pc, #36]	; (80040bc <HAL_UART_TxCpltCallback+0xb4>)
 8004096:	2200      	movs	r2, #0
 8004098:	601a      	str	r2, [r3, #0]
}
 800409a:	bf00      	nop
 800409c:	3708      	adds	r7, #8
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	20000d65 	.word	0x20000d65
 80040a8:	20000d5c 	.word	0x20000d5c
 80040ac:	20000d66 	.word	0x20000d66
 80040b0:	20000d64 	.word	0x20000d64
 80040b4:	20000a3c 	.word	0x20000a3c
 80040b8:	20000650 	.word	0x20000650
 80040bc:	20000d60 	.word	0x20000d60
 80040c0:	2000071c 	.word	0x2000071c

080040c4 <p>:

void p(const char *format, ...) {
 80040c4:	b40f      	push	{r0, r1, r2, r3}
 80040c6:	b580      	push	{r7, lr}
 80040c8:	b082      	sub	sp, #8
 80040ca:	af00      	add	r7, sp, #0
  va_list ap;
  va_start(ap, format);
 80040cc:	f107 0314 	add.w	r3, r7, #20
 80040d0:	607b      	str	r3, [r7, #4]
  is_in_printf_func = true;
 80040d2:	4b4c      	ldr	r3, [pc, #304]	; (8004204 <p+0x140>)
 80040d4:	2201      	movs	r2, #1
 80040d6:	701a      	strb	r2, [r3, #0]

  if (sending_first_buf) {
 80040d8:	4b4b      	ldr	r3, [pc, #300]	; (8004208 <p+0x144>)
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d030      	beq.n	8004144 <p+0x80>
    if (second_buf_len > UART_TEMP_BUF_SIZE / 2) {
 80040e2:	4b4a      	ldr	r3, [pc, #296]	; (800420c <p+0x148>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80040ea:	dd03      	ble.n	80040f4 <p+0x30>
      is_in_printf_func = false;
 80040ec:	4b45      	ldr	r3, [pc, #276]	; (8004204 <p+0x140>)
 80040ee:	2200      	movs	r2, #0
 80040f0:	701a      	strb	r2, [r3, #0]
      return;
 80040f2:	e081      	b.n	80041f8 <p+0x134>
    }
    second_buf_len += vsprintf(second_buf + second_buf_len, format, ap);
 80040f4:	4b45      	ldr	r3, [pc, #276]	; (800420c <p+0x148>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	461a      	mov	r2, r3
 80040fa:	4b45      	ldr	r3, [pc, #276]	; (8004210 <p+0x14c>)
 80040fc:	4413      	add	r3, r2
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	6939      	ldr	r1, [r7, #16]
 8004102:	4618      	mov	r0, r3
 8004104:	f007 fc12 	bl	800b92c <vsiprintf>
 8004108:	4602      	mov	r2, r0
 800410a:	4b40      	ldr	r3, [pc, #256]	; (800420c <p+0x148>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4413      	add	r3, r2
 8004110:	4a3e      	ldr	r2, [pc, #248]	; (800420c <p+0x148>)
 8004112:	6013      	str	r3, [r2, #0]
    va_end(ap);
    if (sending_first_buf == false) {
 8004114:	4b3c      	ldr	r3, [pc, #240]	; (8004208 <p+0x144>)
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	b2db      	uxtb	r3, r3
 800411a:	f083 0301 	eor.w	r3, r3, #1
 800411e:	b2db      	uxtb	r3, r3
 8004120:	2b00      	cmp	r3, #0
 8004122:	d065      	beq.n	80041f0 <p+0x12c>
      second_buf_len = (int)strlen(second_buf);
 8004124:	483a      	ldr	r0, [pc, #232]	; (8004210 <p+0x14c>)
 8004126:	f7fc f853 	bl	80001d0 <strlen>
 800412a:	4603      	mov	r3, r0
 800412c:	461a      	mov	r2, r3
 800412e:	4b37      	ldr	r3, [pc, #220]	; (800420c <p+0x148>)
 8004130:	601a      	str	r2, [r3, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)second_buf, second_buf_len); // 2ms
 8004132:	4b36      	ldr	r3, [pc, #216]	; (800420c <p+0x148>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	b29b      	uxth	r3, r3
 8004138:	461a      	mov	r2, r3
 800413a:	4935      	ldr	r1, [pc, #212]	; (8004210 <p+0x14c>)
 800413c:	4835      	ldr	r0, [pc, #212]	; (8004214 <p+0x150>)
 800413e:	f005 fe03 	bl	8009d48 <HAL_UART_Transmit_DMA>
 8004142:	e055      	b.n	80041f0 <p+0x12c>
    }
  } else if (sending_second_buf) {
 8004144:	4b34      	ldr	r3, [pc, #208]	; (8004218 <p+0x154>)
 8004146:	781b      	ldrb	r3, [r3, #0]
 8004148:	b2db      	uxtb	r3, r3
 800414a:	2b00      	cmp	r3, #0
 800414c:	d030      	beq.n	80041b0 <p+0xec>
    if (first_buf_len > UART_TEMP_BUF_SIZE / 2) {
 800414e:	4b33      	ldr	r3, [pc, #204]	; (800421c <p+0x158>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8004156:	dd03      	ble.n	8004160 <p+0x9c>

      is_in_printf_func = false;
 8004158:	4b2a      	ldr	r3, [pc, #168]	; (8004204 <p+0x140>)
 800415a:	2200      	movs	r2, #0
 800415c:	701a      	strb	r2, [r3, #0]
      return;
 800415e:	e04b      	b.n	80041f8 <p+0x134>
    }

    first_buf_len += vsprintf(first_buf + first_buf_len, format, ap);
 8004160:	4b2e      	ldr	r3, [pc, #184]	; (800421c <p+0x158>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	461a      	mov	r2, r3
 8004166:	4b2e      	ldr	r3, [pc, #184]	; (8004220 <p+0x15c>)
 8004168:	4413      	add	r3, r2
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	6939      	ldr	r1, [r7, #16]
 800416e:	4618      	mov	r0, r3
 8004170:	f007 fbdc 	bl	800b92c <vsiprintf>
 8004174:	4602      	mov	r2, r0
 8004176:	4b29      	ldr	r3, [pc, #164]	; (800421c <p+0x158>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4413      	add	r3, r2
 800417c:	4a27      	ldr	r2, [pc, #156]	; (800421c <p+0x158>)
 800417e:	6013      	str	r3, [r2, #0]
    va_end(ap);

    if (sending_second_buf == false) {
 8004180:	4b25      	ldr	r3, [pc, #148]	; (8004218 <p+0x154>)
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	b2db      	uxtb	r3, r3
 8004186:	f083 0301 	eor.w	r3, r3, #1
 800418a:	b2db      	uxtb	r3, r3
 800418c:	2b00      	cmp	r3, #0
 800418e:	d02f      	beq.n	80041f0 <p+0x12c>
      first_buf_len = (int)strlen(first_buf);
 8004190:	4823      	ldr	r0, [pc, #140]	; (8004220 <p+0x15c>)
 8004192:	f7fc f81d 	bl	80001d0 <strlen>
 8004196:	4603      	mov	r3, r0
 8004198:	461a      	mov	r2, r3
 800419a:	4b20      	ldr	r3, [pc, #128]	; (800421c <p+0x158>)
 800419c:	601a      	str	r2, [r3, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len); // 2ms
 800419e:	4b1f      	ldr	r3, [pc, #124]	; (800421c <p+0x158>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	461a      	mov	r2, r3
 80041a6:	491e      	ldr	r1, [pc, #120]	; (8004220 <p+0x15c>)
 80041a8:	481a      	ldr	r0, [pc, #104]	; (8004214 <p+0x150>)
 80041aa:	f005 fdcd 	bl	8009d48 <HAL_UART_Transmit_DMA>
 80041ae:	e01f      	b.n	80041f0 <p+0x12c>
    }
  } else {
    // start !!
    first_buf_len = vsprintf(first_buf, format, ap);
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	6939      	ldr	r1, [r7, #16]
 80041b4:	481a      	ldr	r0, [pc, #104]	; (8004220 <p+0x15c>)
 80041b6:	f007 fbb9 	bl	800b92c <vsiprintf>
 80041ba:	4603      	mov	r3, r0
 80041bc:	4a17      	ldr	r2, [pc, #92]	; (800421c <p+0x158>)
 80041be:	6013      	str	r3, [r2, #0]
    va_end(ap);
    sending_first_buf = true;
 80041c0:	4b11      	ldr	r3, [pc, #68]	; (8004208 <p+0x144>)
 80041c2:	2201      	movs	r2, #1
 80041c4:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len); // 2ms
 80041c6:	4b15      	ldr	r3, [pc, #84]	; (800421c <p+0x158>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	461a      	mov	r2, r3
 80041ce:	4914      	ldr	r1, [pc, #80]	; (8004220 <p+0x15c>)
 80041d0:	4810      	ldr	r0, [pc, #64]	; (8004214 <p+0x150>)
 80041d2:	f005 fdb9 	bl	8009d48 <HAL_UART_Transmit_DMA>
    first_buf_len = (int)strlen(first_buf);
 80041d6:	4812      	ldr	r0, [pc, #72]	; (8004220 <p+0x15c>)
 80041d8:	f7fb fffa 	bl	80001d0 <strlen>
 80041dc:	4603      	mov	r3, r0
 80041de:	461a      	mov	r2, r3
 80041e0:	4b0e      	ldr	r3, [pc, #56]	; (800421c <p+0x158>)
 80041e2:	601a      	str	r2, [r3, #0]
    first_buf_len = 0;
 80041e4:	4b0d      	ldr	r3, [pc, #52]	; (800421c <p+0x158>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	601a      	str	r2, [r3, #0]
    second_buf_len = 0;
 80041ea:	4b08      	ldr	r3, [pc, #32]	; (800420c <p+0x148>)
 80041ec:	2200      	movs	r2, #0
 80041ee:	601a      	str	r2, [r3, #0]
  }
  is_in_printf_func = false;
 80041f0:	4b04      	ldr	r3, [pc, #16]	; (8004204 <p+0x140>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	701a      	strb	r2, [r3, #0]
  return;
 80041f6:	bf00      	nop
}
 80041f8:	3708      	adds	r7, #8
 80041fa:	46bd      	mov	sp, r7
 80041fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004200:	b004      	add	sp, #16
 8004202:	4770      	bx	lr
 8004204:	20000d66 	.word	0x20000d66
 8004208:	20000d65 	.word	0x20000d65
 800420c:	20000d5c 	.word	0x20000d5c
 8004210:	20000a3c 	.word	0x20000a3c
 8004214:	20000650 	.word	0x20000650
 8004218:	20000d64 	.word	0x20000d64
 800421c:	20000d60 	.word	0x20000d60
 8004220:	2000071c 	.word	0x2000071c

08004224 <Reset_Handler>:
 8004224:	f8df d034 	ldr.w	sp, [pc, #52]	; 800425c <LoopForever+0x2>
 8004228:	480d      	ldr	r0, [pc, #52]	; (8004260 <LoopForever+0x6>)
 800422a:	490e      	ldr	r1, [pc, #56]	; (8004264 <LoopForever+0xa>)
 800422c:	4a0e      	ldr	r2, [pc, #56]	; (8004268 <LoopForever+0xe>)
 800422e:	2300      	movs	r3, #0
 8004230:	e002      	b.n	8004238 <LoopCopyDataInit>

08004232 <CopyDataInit>:
 8004232:	58d4      	ldr	r4, [r2, r3]
 8004234:	50c4      	str	r4, [r0, r3]
 8004236:	3304      	adds	r3, #4

08004238 <LoopCopyDataInit>:
 8004238:	18c4      	adds	r4, r0, r3
 800423a:	428c      	cmp	r4, r1
 800423c:	d3f9      	bcc.n	8004232 <CopyDataInit>
 800423e:	4a0b      	ldr	r2, [pc, #44]	; (800426c <LoopForever+0x12>)
 8004240:	4c0b      	ldr	r4, [pc, #44]	; (8004270 <LoopForever+0x16>)
 8004242:	2300      	movs	r3, #0
 8004244:	e001      	b.n	800424a <LoopFillZerobss>

08004246 <FillZerobss>:
 8004246:	6013      	str	r3, [r2, #0]
 8004248:	3204      	adds	r2, #4

0800424a <LoopFillZerobss>:
 800424a:	42a2      	cmp	r2, r4
 800424c:	d3fb      	bcc.n	8004246 <FillZerobss>
 800424e:	f7ff fbcf 	bl	80039f0 <SystemInit>
 8004252:	f006 fdf1 	bl	800ae38 <__libc_init_array>
 8004256:	f7fe ffdb 	bl	8003210 <main>

0800425a <LoopForever>:
 800425a:	e7fe      	b.n	800425a <LoopForever>
 800425c:	20008000 	.word	0x20008000
 8004260:	20000000 	.word	0x20000000
 8004264:	200001e0 	.word	0x200001e0
 8004268:	0800e6f4 	.word	0x0800e6f4
 800426c:	200001e0 	.word	0x200001e0
 8004270:	20000d7c 	.word	0x20000d7c

08004274 <ADC1_2_IRQHandler>:
 8004274:	e7fe      	b.n	8004274 <ADC1_2_IRQHandler>
	...

08004278 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800427c:	4b08      	ldr	r3, [pc, #32]	; (80042a0 <HAL_Init+0x28>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a07      	ldr	r2, [pc, #28]	; (80042a0 <HAL_Init+0x28>)
 8004282:	f043 0310 	orr.w	r3, r3, #16
 8004286:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004288:	2003      	movs	r0, #3
 800428a:	f002 f80d 	bl	80062a8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800428e:	200f      	movs	r0, #15
 8004290:	f000 f808 	bl	80042a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004294:	f7ff fa5c 	bl	8003750 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	40022000 	.word	0x40022000

080042a4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b082      	sub	sp, #8
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80042ac:	4b12      	ldr	r3, [pc, #72]	; (80042f8 <HAL_InitTick+0x54>)
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	4b12      	ldr	r3, [pc, #72]	; (80042fc <HAL_InitTick+0x58>)
 80042b2:	781b      	ldrb	r3, [r3, #0]
 80042b4:	4619      	mov	r1, r3
 80042b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80042be:	fbb2 f3f3 	udiv	r3, r2, r3
 80042c2:	4618      	mov	r0, r3
 80042c4:	f002 f825 	bl	8006312 <HAL_SYSTICK_Config>
 80042c8:	4603      	mov	r3, r0
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d001      	beq.n	80042d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e00e      	b.n	80042f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2b0f      	cmp	r3, #15
 80042d6:	d80a      	bhi.n	80042ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80042d8:	2200      	movs	r2, #0
 80042da:	6879      	ldr	r1, [r7, #4]
 80042dc:	f04f 30ff 	mov.w	r0, #4294967295
 80042e0:	f001 ffed 	bl	80062be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80042e4:	4a06      	ldr	r2, [pc, #24]	; (8004300 <HAL_InitTick+0x5c>)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
 80042ec:	e000      	b.n	80042f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
}
 80042f0:	4618      	mov	r0, r3
 80042f2:	3708      	adds	r7, #8
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	20000004 	.word	0x20000004
 80042fc:	2000000c 	.word	0x2000000c
 8004300:	20000008 	.word	0x20000008

08004304 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004304:	b480      	push	{r7}
 8004306:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004308:	4b06      	ldr	r3, [pc, #24]	; (8004324 <HAL_IncTick+0x20>)
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	461a      	mov	r2, r3
 800430e:	4b06      	ldr	r3, [pc, #24]	; (8004328 <HAL_IncTick+0x24>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4413      	add	r3, r2
 8004314:	4a04      	ldr	r2, [pc, #16]	; (8004328 <HAL_IncTick+0x24>)
 8004316:	6013      	str	r3, [r2, #0]
}
 8004318:	bf00      	nop
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop
 8004324:	2000000c 	.word	0x2000000c
 8004328:	20000d68 	.word	0x20000d68

0800432c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800432c:	b480      	push	{r7}
 800432e:	af00      	add	r7, sp, #0
  return uwTick;  
 8004330:	4b03      	ldr	r3, [pc, #12]	; (8004340 <HAL_GetTick+0x14>)
 8004332:	681b      	ldr	r3, [r3, #0]
}
 8004334:	4618      	mov	r0, r3
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
 800433e:	bf00      	nop
 8004340:	20000d68 	.word	0x20000d68

08004344 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800434c:	f7ff ffee 	bl	800432c <HAL_GetTick>
 8004350:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800435c:	d005      	beq.n	800436a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800435e:	4b0a      	ldr	r3, [pc, #40]	; (8004388 <HAL_Delay+0x44>)
 8004360:	781b      	ldrb	r3, [r3, #0]
 8004362:	461a      	mov	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	4413      	add	r3, r2
 8004368:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800436a:	bf00      	nop
 800436c:	f7ff ffde 	bl	800432c <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	68fa      	ldr	r2, [r7, #12]
 8004378:	429a      	cmp	r2, r3
 800437a:	d8f7      	bhi.n	800436c <HAL_Delay+0x28>
  {
  }
}
 800437c:	bf00      	nop
 800437e:	bf00      	nop
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	2000000c 	.word	0x2000000c

0800438c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b09a      	sub	sp, #104	; 0x68
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004394:	2300      	movs	r3, #0
 8004396:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800439a:	2300      	movs	r3, #0
 800439c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800439e:	2300      	movs	r3, #0
 80043a0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d101      	bne.n	80043ac <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e1c9      	b.n	8004740 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	691b      	ldr	r3, [r3, #16]
 80043b0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b6:	f003 0310 	and.w	r3, r3, #16
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d176      	bne.n	80044ac <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d152      	bne.n	800446c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f7fc fdc7 	bl	8000f74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d13b      	bne.n	800446c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f000 ffd1 	bl	800539c <ADC_Disable>
 80043fa:	4603      	mov	r3, r0
 80043fc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004404:	f003 0310 	and.w	r3, r3, #16
 8004408:	2b00      	cmp	r3, #0
 800440a:	d12f      	bne.n	800446c <HAL_ADC_Init+0xe0>
 800440c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004410:	2b00      	cmp	r3, #0
 8004412:	d12b      	bne.n	800446c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004418:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800441c:	f023 0302 	bic.w	r3, r3, #2
 8004420:	f043 0202 	orr.w	r2, r3, #2
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	689a      	ldr	r2, [r3, #8]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004436:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	689a      	ldr	r2, [r3, #8]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004446:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004448:	4b86      	ldr	r3, [pc, #536]	; (8004664 <HAL_ADC_Init+0x2d8>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a86      	ldr	r2, [pc, #536]	; (8004668 <HAL_ADC_Init+0x2dc>)
 800444e:	fba2 2303 	umull	r2, r3, r2, r3
 8004452:	0c9a      	lsrs	r2, r3, #18
 8004454:	4613      	mov	r3, r2
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	4413      	add	r3, r2
 800445a:	005b      	lsls	r3, r3, #1
 800445c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800445e:	e002      	b.n	8004466 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	3b01      	subs	r3, #1
 8004464:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d1f9      	bne.n	8004460 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	689b      	ldr	r3, [r3, #8]
 8004472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d007      	beq.n	800448a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8004484:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004488:	d110      	bne.n	80044ac <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448e:	f023 0312 	bic.w	r3, r3, #18
 8004492:	f043 0210 	orr.w	r2, r3, #16
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800449e:	f043 0201 	orr.w	r2, r3, #1
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b0:	f003 0310 	and.w	r3, r3, #16
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	f040 8136 	bne.w	8004726 <HAL_ADC_Init+0x39a>
 80044ba:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f040 8131 	bne.w	8004726 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	689b      	ldr	r3, [r3, #8]
 80044ca:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	f040 8129 	bne.w	8004726 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80044dc:	f043 0202 	orr.w	r2, r3, #2
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80044ec:	d004      	beq.n	80044f8 <HAL_ADC_Init+0x16c>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	4a5e      	ldr	r2, [pc, #376]	; (800466c <HAL_ADC_Init+0x2e0>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d101      	bne.n	80044fc <HAL_ADC_Init+0x170>
 80044f8:	4b5d      	ldr	r3, [pc, #372]	; (8004670 <HAL_ADC_Init+0x2e4>)
 80044fa:	e000      	b.n	80044fe <HAL_ADC_Init+0x172>
 80044fc:	4b5d      	ldr	r3, [pc, #372]	; (8004674 <HAL_ADC_Init+0x2e8>)
 80044fe:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004508:	d102      	bne.n	8004510 <HAL_ADC_Init+0x184>
 800450a:	4b58      	ldr	r3, [pc, #352]	; (800466c <HAL_ADC_Init+0x2e0>)
 800450c:	60fb      	str	r3, [r7, #12]
 800450e:	e01a      	b.n	8004546 <HAL_ADC_Init+0x1ba>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a55      	ldr	r2, [pc, #340]	; (800466c <HAL_ADC_Init+0x2e0>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d103      	bne.n	8004522 <HAL_ADC_Init+0x196>
 800451a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800451e:	60fb      	str	r3, [r7, #12]
 8004520:	e011      	b.n	8004546 <HAL_ADC_Init+0x1ba>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a54      	ldr	r2, [pc, #336]	; (8004678 <HAL_ADC_Init+0x2ec>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d102      	bne.n	8004532 <HAL_ADC_Init+0x1a6>
 800452c:	4b53      	ldr	r3, [pc, #332]	; (800467c <HAL_ADC_Init+0x2f0>)
 800452e:	60fb      	str	r3, [r7, #12]
 8004530:	e009      	b.n	8004546 <HAL_ADC_Init+0x1ba>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a51      	ldr	r2, [pc, #324]	; (800467c <HAL_ADC_Init+0x2f0>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d102      	bne.n	8004542 <HAL_ADC_Init+0x1b6>
 800453c:	4b4e      	ldr	r3, [pc, #312]	; (8004678 <HAL_ADC_Init+0x2ec>)
 800453e:	60fb      	str	r3, [r7, #12]
 8004540:	e001      	b.n	8004546 <HAL_ADC_Init+0x1ba>
 8004542:	2300      	movs	r3, #0
 8004544:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	f003 0303 	and.w	r3, r3, #3
 8004550:	2b01      	cmp	r3, #1
 8004552:	d108      	bne.n	8004566 <HAL_ADC_Init+0x1da>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0301 	and.w	r3, r3, #1
 800455e:	2b01      	cmp	r3, #1
 8004560:	d101      	bne.n	8004566 <HAL_ADC_Init+0x1da>
 8004562:	2301      	movs	r3, #1
 8004564:	e000      	b.n	8004568 <HAL_ADC_Init+0x1dc>
 8004566:	2300      	movs	r3, #0
 8004568:	2b00      	cmp	r3, #0
 800456a:	d11c      	bne.n	80045a6 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800456c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800456e:	2b00      	cmp	r3, #0
 8004570:	d010      	beq.n	8004594 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	689b      	ldr	r3, [r3, #8]
 8004576:	f003 0303 	and.w	r3, r3, #3
 800457a:	2b01      	cmp	r3, #1
 800457c:	d107      	bne.n	800458e <HAL_ADC_Init+0x202>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0301 	and.w	r3, r3, #1
 8004586:	2b01      	cmp	r3, #1
 8004588:	d101      	bne.n	800458e <HAL_ADC_Init+0x202>
 800458a:	2301      	movs	r3, #1
 800458c:	e000      	b.n	8004590 <HAL_ADC_Init+0x204>
 800458e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8004590:	2b00      	cmp	r3, #0
 8004592:	d108      	bne.n	80045a6 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8004594:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	431a      	orrs	r2, r3
 80045a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045a4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	7e5b      	ldrb	r3, [r3, #25]
 80045aa:	035b      	lsls	r3, r3, #13
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80045b0:	2a01      	cmp	r2, #1
 80045b2:	d002      	beq.n	80045ba <HAL_ADC_Init+0x22e>
 80045b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80045b8:	e000      	b.n	80045bc <HAL_ADC_Init+0x230>
 80045ba:	2200      	movs	r2, #0
 80045bc:	431a      	orrs	r2, r3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	431a      	orrs	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	4313      	orrs	r3, r2
 80045ca:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80045cc:	4313      	orrs	r3, r2
 80045ce:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d11b      	bne.n	8004612 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	7e5b      	ldrb	r3, [r3, #25]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d109      	bne.n	80045f6 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e6:	3b01      	subs	r3, #1
 80045e8:	045a      	lsls	r2, r3, #17
 80045ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80045ec:	4313      	orrs	r3, r2
 80045ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045f2:	663b      	str	r3, [r7, #96]	; 0x60
 80045f4:	e00d      	b.n	8004612 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80045fe:	f043 0220 	orr.w	r2, r3, #32
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800460a:	f043 0201 	orr.w	r2, r3, #1
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004616:	2b01      	cmp	r3, #1
 8004618:	d03a      	beq.n	8004690 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a16      	ldr	r2, [pc, #88]	; (8004678 <HAL_ADC_Init+0x2ec>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d004      	beq.n	800462e <HAL_ADC_Init+0x2a2>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a14      	ldr	r2, [pc, #80]	; (800467c <HAL_ADC_Init+0x2f0>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d128      	bne.n	8004680 <HAL_ADC_Init+0x2f4>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004632:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8004636:	d012      	beq.n	800465e <HAL_ADC_Init+0x2d2>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800463c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004640:	d00a      	beq.n	8004658 <HAL_ADC_Init+0x2cc>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004646:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 800464a:	d002      	beq.n	8004652 <HAL_ADC_Init+0x2c6>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004650:	e018      	b.n	8004684 <HAL_ADC_Init+0x2f8>
 8004652:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004656:	e015      	b.n	8004684 <HAL_ADC_Init+0x2f8>
 8004658:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 800465c:	e012      	b.n	8004684 <HAL_ADC_Init+0x2f8>
 800465e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8004662:	e00f      	b.n	8004684 <HAL_ADC_Init+0x2f8>
 8004664:	20000004 	.word	0x20000004
 8004668:	431bde83 	.word	0x431bde83
 800466c:	50000100 	.word	0x50000100
 8004670:	50000300 	.word	0x50000300
 8004674:	50000700 	.word	0x50000700
 8004678:	50000400 	.word	0x50000400
 800467c:	50000500 	.word	0x50000500
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004688:	4313      	orrs	r3, r2
 800468a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800468c:	4313      	orrs	r3, r2
 800468e:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f003 030c 	and.w	r3, r3, #12
 800469a:	2b00      	cmp	r3, #0
 800469c:	d114      	bne.n	80046c8 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	6812      	ldr	r2, [r2, #0]
 80046a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80046ac:	f023 0302 	bic.w	r3, r3, #2
 80046b0:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	7e1b      	ldrb	r3, [r3, #24]
 80046b6:	039a      	lsls	r2, r3, #14
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80046be:	005b      	lsls	r3, r3, #1
 80046c0:	4313      	orrs	r3, r2
 80046c2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80046c4:	4313      	orrs	r3, r2
 80046c6:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	68da      	ldr	r2, [r3, #12]
 80046ce:	4b1e      	ldr	r3, [pc, #120]	; (8004748 <HAL_ADC_Init+0x3bc>)
 80046d0:	4013      	ands	r3, r2
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	6812      	ldr	r2, [r2, #0]
 80046d6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80046d8:	430b      	orrs	r3, r1
 80046da:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d10c      	bne.n	80046fe <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ea:	f023 010f 	bic.w	r1, r3, #15
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	69db      	ldr	r3, [r3, #28]
 80046f2:	1e5a      	subs	r2, r3, #1
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	430a      	orrs	r2, r1
 80046fa:	631a      	str	r2, [r3, #48]	; 0x30
 80046fc:	e007      	b.n	800470e <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f022 020f 	bic.w	r2, r2, #15
 800470c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2200      	movs	r2, #0
 8004712:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004718:	f023 0303 	bic.w	r3, r3, #3
 800471c:	f043 0201 	orr.w	r2, r3, #1
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	641a      	str	r2, [r3, #64]	; 0x40
 8004724:	e00a      	b.n	800473c <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472a:	f023 0312 	bic.w	r3, r3, #18
 800472e:	f043 0210 	orr.w	r2, r3, #16
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8004736:	2301      	movs	r3, #1
 8004738:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800473c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8004740:	4618      	mov	r0, r3
 8004742:	3768      	adds	r7, #104	; 0x68
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	fff0c007 	.word	0xfff0c007

0800474c <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004754:	2300      	movs	r3, #0
 8004756:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f003 0304 	and.w	r3, r3, #4
 8004762:	2b00      	cmp	r3, #0
 8004764:	f040 80f9 	bne.w	800495a <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800476e:	2b01      	cmp	r3, #1
 8004770:	d101      	bne.n	8004776 <HAL_ADC_Start+0x2a>
 8004772:	2302      	movs	r3, #2
 8004774:	e0f4      	b.n	8004960 <HAL_ADC_Start+0x214>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f000 fda8 	bl	80052d4 <ADC_Enable>
 8004784:	4603      	mov	r3, r0
 8004786:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004788:	7bfb      	ldrb	r3, [r7, #15]
 800478a:	2b00      	cmp	r3, #0
 800478c:	f040 80e0 	bne.w	8004950 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004794:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004798:	f023 0301 	bic.w	r3, r3, #1
 800479c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047ac:	d004      	beq.n	80047b8 <HAL_ADC_Start+0x6c>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a6d      	ldr	r2, [pc, #436]	; (8004968 <HAL_ADC_Start+0x21c>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d106      	bne.n	80047c6 <HAL_ADC_Start+0x7a>
 80047b8:	4b6c      	ldr	r3, [pc, #432]	; (800496c <HAL_ADC_Start+0x220>)
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	f003 031f 	and.w	r3, r3, #31
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d010      	beq.n	80047e6 <HAL_ADC_Start+0x9a>
 80047c4:	e005      	b.n	80047d2 <HAL_ADC_Start+0x86>
 80047c6:	4b6a      	ldr	r3, [pc, #424]	; (8004970 <HAL_ADC_Start+0x224>)
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f003 031f 	and.w	r3, r3, #31
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d009      	beq.n	80047e6 <HAL_ADC_Start+0x9a>
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047da:	d004      	beq.n	80047e6 <HAL_ADC_Start+0x9a>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a64      	ldr	r2, [pc, #400]	; (8004974 <HAL_ADC_Start+0x228>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d115      	bne.n	8004812 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ea:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d036      	beq.n	800486e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004804:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004808:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8004810:	e02d      	b.n	800486e <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004816:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004826:	d004      	beq.n	8004832 <HAL_ADC_Start+0xe6>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4a4e      	ldr	r2, [pc, #312]	; (8004968 <HAL_ADC_Start+0x21c>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d10a      	bne.n	8004848 <HAL_ADC_Start+0xfc>
 8004832:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800483c:	2b00      	cmp	r3, #0
 800483e:	bf14      	ite	ne
 8004840:	2301      	movne	r3, #1
 8004842:	2300      	moveq	r3, #0
 8004844:	b2db      	uxtb	r3, r3
 8004846:	e008      	b.n	800485a <HAL_ADC_Start+0x10e>
 8004848:	4b4a      	ldr	r3, [pc, #296]	; (8004974 <HAL_ADC_Start+0x228>)
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004850:	2b00      	cmp	r3, #0
 8004852:	bf14      	ite	ne
 8004854:	2301      	movne	r3, #1
 8004856:	2300      	moveq	r3, #0
 8004858:	b2db      	uxtb	r3, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	d007      	beq.n	800486e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004862:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004866:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004872:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004876:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800487a:	d106      	bne.n	800488a <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004880:	f023 0206 	bic.w	r2, r3, #6
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	645a      	str	r2, [r3, #68]	; 0x44
 8004888:	e002      	b.n	8004890 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2200      	movs	r2, #0
 800488e:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	221c      	movs	r2, #28
 800489e:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80048a8:	d004      	beq.n	80048b4 <HAL_ADC_Start+0x168>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a2e      	ldr	r2, [pc, #184]	; (8004968 <HAL_ADC_Start+0x21c>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d106      	bne.n	80048c2 <HAL_ADC_Start+0x176>
 80048b4:	4b2d      	ldr	r3, [pc, #180]	; (800496c <HAL_ADC_Start+0x220>)
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f003 031f 	and.w	r3, r3, #31
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d03e      	beq.n	800493e <HAL_ADC_Start+0x1f2>
 80048c0:	e005      	b.n	80048ce <HAL_ADC_Start+0x182>
 80048c2:	4b2b      	ldr	r3, [pc, #172]	; (8004970 <HAL_ADC_Start+0x224>)
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f003 031f 	and.w	r3, r3, #31
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d037      	beq.n	800493e <HAL_ADC_Start+0x1f2>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80048d6:	d004      	beq.n	80048e2 <HAL_ADC_Start+0x196>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a22      	ldr	r2, [pc, #136]	; (8004968 <HAL_ADC_Start+0x21c>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d106      	bne.n	80048f0 <HAL_ADC_Start+0x1a4>
 80048e2:	4b22      	ldr	r3, [pc, #136]	; (800496c <HAL_ADC_Start+0x220>)
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f003 031f 	and.w	r3, r3, #31
 80048ea:	2b05      	cmp	r3, #5
 80048ec:	d027      	beq.n	800493e <HAL_ADC_Start+0x1f2>
 80048ee:	e005      	b.n	80048fc <HAL_ADC_Start+0x1b0>
 80048f0:	4b1f      	ldr	r3, [pc, #124]	; (8004970 <HAL_ADC_Start+0x224>)
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f003 031f 	and.w	r3, r3, #31
 80048f8:	2b05      	cmp	r3, #5
 80048fa:	d020      	beq.n	800493e <HAL_ADC_Start+0x1f2>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004904:	d004      	beq.n	8004910 <HAL_ADC_Start+0x1c4>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a17      	ldr	r2, [pc, #92]	; (8004968 <HAL_ADC_Start+0x21c>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d106      	bne.n	800491e <HAL_ADC_Start+0x1d2>
 8004910:	4b16      	ldr	r3, [pc, #88]	; (800496c <HAL_ADC_Start+0x220>)
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	f003 031f 	and.w	r3, r3, #31
 8004918:	2b09      	cmp	r3, #9
 800491a:	d010      	beq.n	800493e <HAL_ADC_Start+0x1f2>
 800491c:	e005      	b.n	800492a <HAL_ADC_Start+0x1de>
 800491e:	4b14      	ldr	r3, [pc, #80]	; (8004970 <HAL_ADC_Start+0x224>)
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f003 031f 	and.w	r3, r3, #31
 8004926:	2b09      	cmp	r3, #9
 8004928:	d009      	beq.n	800493e <HAL_ADC_Start+0x1f2>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004932:	d004      	beq.n	800493e <HAL_ADC_Start+0x1f2>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a0e      	ldr	r2, [pc, #56]	; (8004974 <HAL_ADC_Start+0x228>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d10f      	bne.n	800495e <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	689a      	ldr	r2, [r3, #8]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f042 0204 	orr.w	r2, r2, #4
 800494c:	609a      	str	r2, [r3, #8]
 800494e:	e006      	b.n	800495e <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2200      	movs	r2, #0
 8004954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004958:	e001      	b.n	800495e <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800495a:	2302      	movs	r3, #2
 800495c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800495e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004960:	4618      	mov	r0, r3
 8004962:	3710      	adds	r7, #16
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}
 8004968:	50000100 	.word	0x50000100
 800496c:	50000300 	.word	0x50000300
 8004970:	50000700 	.word	0x50000700
 8004974:	50000400 	.word	0x50000400

08004978 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 8004978:	b480      	push	{r7}
 800497a:	b085      	sub	sp, #20
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 8004982:	2300      	movs	r3, #0
 8004984:	60fb      	str	r3, [r7, #12]
  
  /* Note: ADC flag JEOC is not cleared here by software because              */
  /*       automatically cleared by hardware when reading register JDRx.      */
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	2b04      	cmp	r3, #4
 800498a:	d009      	beq.n	80049a0 <HAL_ADCEx_InjectedGetValue+0x28>
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	2b04      	cmp	r3, #4
 8004990:	d818      	bhi.n	80049c4 <HAL_ADCEx_InjectedGetValue+0x4c>
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	2b02      	cmp	r3, #2
 8004996:	d00f      	beq.n	80049b8 <HAL_ADCEx_InjectedGetValue+0x40>
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	2b03      	cmp	r3, #3
 800499c:	d006      	beq.n	80049ac <HAL_ADCEx_InjectedGetValue+0x34>
 800499e:	e011      	b.n	80049c4 <HAL_ADCEx_InjectedGetValue+0x4c>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049a8:	60fb      	str	r3, [r7, #12]
      break;
 80049aa:	e011      	b.n	80049d0 <HAL_ADCEx_InjectedGetValue+0x58>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049b4:	60fb      	str	r3, [r7, #12]
      break;
 80049b6:	e00b      	b.n	80049d0 <HAL_ADCEx_InjectedGetValue+0x58>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049c0:	60fb      	str	r3, [r7, #12]
      break;
 80049c2:	e005      	b.n	80049d0 <HAL_ADCEx_InjectedGetValue+0x58>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80049cc:	60fb      	str	r3, [r7, #12]
      break;
 80049ce:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 80049d0:	68fb      	ldr	r3, [r7, #12]
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3714      	adds	r7, #20
 80049d6:	46bd      	mov	sp, r7
 80049d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049dc:	4770      	bx	lr
	...

080049e0 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b09d      	sub	sp, #116	; 0x74
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80049ea:	2300      	movs	r3, #0
 80049ec:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80049f0:	2300      	movs	r3, #0
 80049f2:	60fb      	str	r3, [r7, #12]
  
  /* Injected context queue feature: temporary JSQR variables defined in      */
  /* static to be passed over calls of this function                          */
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 80049f4:	2300      	movs	r3, #0
 80049f6:	66bb      	str	r3, [r7, #104]	; 0x68
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfigInjected->InjectedChannel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d101      	bne.n	8004a06 <HAL_ADCEx_InjectedConfigChannel+0x26>
 8004a02:	2302      	movs	r3, #2
 8004a04:	e364      	b.n	80050d0 <HAL_ADCEx_InjectedConfigChannel+0x6f0>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */
  
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	691b      	ldr	r3, [r3, #16]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d003      	beq.n	8004a1e <HAL_ADCEx_InjectedConfigChannel+0x3e>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d151      	bne.n	8004ac2 <HAL_ADCEx_InjectedConfigChannel+0xe2>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 used)        */
    
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d143      	bne.n	8004aae <HAL_ADCEx_InjectedConfigChannel+0xce>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	6a1b      	ldr	r3, [r3, #32]
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d02b      	beq.n	8004a86 <HAL_ADCEx_InjectedConfigChannel+0xa6>
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	021a      	lsls	r2, r3, #8
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4984      	ldr	r1, [pc, #528]	; (8004c4c <HAL_ADCEx_InjectedConfigChannel+0x26c>)
 8004a3a:	428b      	cmp	r3, r1
 8004a3c:	d004      	beq.n	8004a48 <HAL_ADCEx_InjectedConfigChannel+0x68>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4983      	ldr	r1, [pc, #524]	; (8004c50 <HAL_ADCEx_InjectedConfigChannel+0x270>)
 8004a44:	428b      	cmp	r3, r1
 8004a46:	d114      	bne.n	8004a72 <HAL_ADCEx_InjectedConfigChannel+0x92>
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	6a1b      	ldr	r3, [r3, #32]
 8004a4c:	2b08      	cmp	r3, #8
 8004a4e:	d00e      	beq.n	8004a6e <HAL_ADCEx_InjectedConfigChannel+0x8e>
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	6a1b      	ldr	r3, [r3, #32]
 8004a54:	2b14      	cmp	r3, #20
 8004a56:	d008      	beq.n	8004a6a <HAL_ADCEx_InjectedConfigChannel+0x8a>
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	6a1b      	ldr	r3, [r3, #32]
 8004a5c:	2b1c      	cmp	r3, #28
 8004a5e:	d002      	beq.n	8004a66 <HAL_ADCEx_InjectedConfigChannel+0x86>
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	6a1b      	ldr	r3, [r3, #32]
 8004a64:	e007      	b.n	8004a76 <HAL_ADCEx_InjectedConfigChannel+0x96>
 8004a66:	2310      	movs	r3, #16
 8004a68:	e005      	b.n	8004a76 <HAL_ADCEx_InjectedConfigChannel+0x96>
 8004a6a:	231c      	movs	r3, #28
 8004a6c:	e003      	b.n	8004a76 <HAL_ADCEx_InjectedConfigChannel+0x96>
 8004a6e:	2334      	movs	r3, #52	; 0x34
 8004a70:	e001      	b.n	8004a76 <HAL_ADCEx_InjectedConfigChannel+0x96>
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	6a1b      	ldr	r3, [r3, #32]
 8004a76:	431a      	orrs	r2, r3
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004a80:	4313      	orrs	r3, r2
 8004a82:	66bb      	str	r3, [r7, #104]	; 0x68
 8004a84:	e005      	b.n	8004a92 <HAL_ADCEx_InjectedConfigChannel+0xb2>
                                                 ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                 sConfigInjected->ExternalTrigInjecConvEdge                          );
      }
      else
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	021b      	lsls	r3, r3, #8
 8004a8c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	66bb      	str	r3, [r7, #104]	; 0x68
      }
      
      /* Update ADC register JSQR */
      MODIFY_REG(hadc->Instance->JSQR           ,
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a98:	4b6e      	ldr	r3, [pc, #440]	; (8004c54 <HAL_ADCEx_InjectedConfigChannel+0x274>)
 8004a9a:	4013      	ands	r3, r2
 8004a9c:	687a      	ldr	r2, [r7, #4]
 8004a9e:	6812      	ldr	r2, [r2, #0]
 8004aa0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004aa2:	430b      	orrs	r3, r1
 8004aa4:	64d3      	str	r3, [r2, #76]	; 0x4c
                 ADC_JSQR_JEXTSEL |
                 ADC_JSQR_JL                    ,
                 tmp_JSQR_ContextQueueBeingBuilt );
      
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004aaa:	649a      	str	r2, [r3, #72]	; 0x48
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004aac:	e07f      	b.n	8004bae <HAL_ADCEx_InjectedConfigChannel+0x1ce>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab2:	f043 0220 	orr.w	r2, r3, #32
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	641a      	str	r2, [r3, #64]	; 0x40
      
      tmp_hal_status = HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004ac0:	e075      	b.n	8004bae <HAL_ADCEx_InjectedConfigChannel+0x1ce>
    /* Procedure to define injected context register JSQR over successive     */
    /* calls of this function, for each injected channel rank:                */
    
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger                      */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d140      	bne.n	8004b4c <HAL_ADCEx_InjectedConfigChannel+0x16c>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	699a      	ldr	r2, [r3, #24]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Initialize value that will be set into register JSQR */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	649a      	str	r2, [r3, #72]	; 0x48
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	6a1b      	ldr	r3, [r3, #32]
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d02d      	beq.n	8004b3c <HAL_ADCEx_InjectedConfigChannel+0x15c>
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	699b      	ldr	r3, [r3, #24]
 8004ae8:	1e59      	subs	r1, r3, #1
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4857      	ldr	r0, [pc, #348]	; (8004c4c <HAL_ADCEx_InjectedConfigChannel+0x26c>)
 8004af0:	4283      	cmp	r3, r0
 8004af2:	d004      	beq.n	8004afe <HAL_ADCEx_InjectedConfigChannel+0x11e>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4855      	ldr	r0, [pc, #340]	; (8004c50 <HAL_ADCEx_InjectedConfigChannel+0x270>)
 8004afa:	4283      	cmp	r3, r0
 8004afc:	d114      	bne.n	8004b28 <HAL_ADCEx_InjectedConfigChannel+0x148>
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	6a1b      	ldr	r3, [r3, #32]
 8004b02:	2b08      	cmp	r3, #8
 8004b04:	d00e      	beq.n	8004b24 <HAL_ADCEx_InjectedConfigChannel+0x144>
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	6a1b      	ldr	r3, [r3, #32]
 8004b0a:	2b14      	cmp	r3, #20
 8004b0c:	d008      	beq.n	8004b20 <HAL_ADCEx_InjectedConfigChannel+0x140>
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	6a1b      	ldr	r3, [r3, #32]
 8004b12:	2b1c      	cmp	r3, #28
 8004b14:	d002      	beq.n	8004b1c <HAL_ADCEx_InjectedConfigChannel+0x13c>
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	6a1b      	ldr	r3, [r3, #32]
 8004b1a:	e007      	b.n	8004b2c <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8004b1c:	2310      	movs	r3, #16
 8004b1e:	e005      	b.n	8004b2c <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8004b20:	231c      	movs	r3, #28
 8004b22:	e003      	b.n	8004b2c <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8004b24:	2334      	movs	r3, #52	; 0x34
 8004b26:	e001      	b.n	8004b2c <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	6a1b      	ldr	r3, [r3, #32]
 8004b2c:	4319      	orrs	r1, r3
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b32:	430b      	orrs	r3, r1
 8004b34:	431a      	orrs	r2, r3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	649a      	str	r2, [r3, #72]	; 0x48
 8004b3a:	e007      	b.n	8004b4c <HAL_ADCEx_InjectedConfigChannel+0x16c>
                                                    ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                    sConfigInjected->ExternalTrigInjecConvEdge                          );        
      }
      else
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	699b      	ldr	r3, [r3, #24]
 8004b44:	3b01      	subs	r3, #1
 8004b46:	431a      	orrs	r2, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	649a      	str	r2, [r3, #72]	; 0x48

      /* 2. Continue setting of context under definition with parameter       */
      /*    related to each channel: channel rank sequence                    */
      
      /* Set the JSQx bits for the selected rank */
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	685a      	ldr	r2, [r3, #4]
 8004b54:	4613      	mov	r3, r2
 8004b56:	005b      	lsls	r3, r3, #1
 8004b58:	4413      	add	r3, r2
 8004b5a:	005b      	lsls	r3, r3, #1
 8004b5c:	3302      	adds	r3, #2
 8004b5e:	221f      	movs	r2, #31
 8004b60:	fa02 f303 	lsl.w	r3, r2, r3
 8004b64:	43db      	mvns	r3, r3
 8004b66:	4019      	ands	r1, r3
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	6818      	ldr	r0, [r3, #0]
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	685a      	ldr	r2, [r3, #4]
 8004b70:	4613      	mov	r3, r2
 8004b72:	005b      	lsls	r3, r3, #1
 8004b74:	4413      	add	r3, r2
 8004b76:	005b      	lsls	r3, r3, #1
 8004b78:	3302      	adds	r3, #2
 8004b7a:	fa00 f303 	lsl.w	r3, r0, r3
 8004b7e:	ea41 0203 	orr.w	r2, r1, r3
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	649a      	str	r2, [r3, #72]	; 0x48
                 ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank)                   ,
                 ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank) );
      
      /* Decrease channel count after setting into temporary JSQR variable */
      hadc->InjectionConfig.ChannelCount --;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b8a:	1e5a      	subs	r2, r3, #1
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* 3. End of context setting: If last channel set, then write context   */
      /*    into register JSQR and make it enter into queue                   */
      if (hadc->InjectionConfig.ChannelCount == 0U)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d10a      	bne.n	8004bae <HAL_ADCEx_InjectedConfigChannel+0x1ce>
      {
        /* Update ADC register JSQR */
        MODIFY_REG(hadc->Instance->JSQR              ,
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004b9e:	4b2d      	ldr	r3, [pc, #180]	; (8004c54 <HAL_ADCEx_InjectedConfigChannel+0x274>)
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	6812      	ldr	r2, [r2, #0]
 8004baa:	430b      	orrs	r3, r1
 8004bac:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f003 0308 	and.w	r3, r3, #8
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d12d      	bne.n	8004c18 <HAL_ADCEx_InjectedConfigChannel+0x238>
  {     
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	7f5b      	ldrb	r3, [r3, #29]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d110      	bne.n	8004be6 <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	7f9b      	ldrb	r3, [r3, #30]
 8004bd2:	055a      	lsls	r2, r3, #21
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	7f1b      	ldrb	r3, [r3, #28]
 8004bd8:	051b      	lsls	r3, r3, #20
 8004bda:	431a      	orrs	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	430a      	orrs	r2, r1
 8004be2:	60da      	str	r2, [r3, #12]
 8004be4:	e018      	b.n	8004c18 <HAL_ADCEx_InjectedConfigChannel+0x238>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	7f9b      	ldrb	r3, [r3, #30]
 8004bf4:	055a      	lsls	r2, r3, #21
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	430a      	orrs	r2, r1
 8004bfc:	60da      	str	r2, [r3, #12]
                 ADC_CFGR_JDISCEN                                                    ,
                 ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)sConfigInjected->QueueInjectedContext) );
      
      /* If injected discontinuous mode was intended to be set and could not  */
      /* due to auto-injected enabled, error is reported.                     */
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	7f1b      	ldrb	r3, [r3, #28]
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d108      	bne.n	8004c18 <HAL_ADCEx_InjectedConfigChannel+0x238>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0a:	f043 0220 	orr.w	r2, r3, #32
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f003 030c 	and.w	r3, r3, #12
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	f040 8111 	bne.w	8004e4a <HAL_ADCEx_InjectedConfigChannel+0x46a>
  {    
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	6a1b      	ldr	r3, [r3, #32]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d113      	bne.n	8004c58 <HAL_ADCEx_InjectedConfigChannel+0x278>
    {
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	f023 7100 	bic.w	r1, r3, #33554432	; 0x2000000
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	7f5b      	ldrb	r3, [r3, #29]
 8004c3e:	065a      	lsls	r2, r3, #25
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	430a      	orrs	r2, r1
 8004c46:	60da      	str	r2, [r3, #12]
 8004c48:	e01b      	b.n	8004c82 <HAL_ADCEx_InjectedConfigChannel+0x2a2>
 8004c4a:	bf00      	nop
 8004c4c:	50000400 	.word	0x50000400
 8004c50:	50000500 	.word	0x50000500
 8004c54:	82082000 	.word	0x82082000
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      /* Disable Automatic injected conversion */
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68da      	ldr	r2, [r3, #12]
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8004c66:	60da      	str	r2, [r3, #12]
      
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	7f5b      	ldrb	r3, [r3, #29]
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d108      	bne.n	8004c82 <HAL_ADCEx_InjectedConfigChannel+0x2a2>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c74:	f043 0220 	orr.w	r2, r3, #32
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    }
      

    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	2b09      	cmp	r3, #9
 8004c88:	d91c      	bls.n	8004cc4 <HAL_ADCEx_InjectedConfigChannel+0x2e4>
    {
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	6999      	ldr	r1, [r3, #24]
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	4613      	mov	r3, r2
 8004c96:	005b      	lsls	r3, r3, #1
 8004c98:	4413      	add	r3, r2
 8004c9a:	3b1e      	subs	r3, #30
 8004c9c:	2207      	movs	r2, #7
 8004c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca2:	43db      	mvns	r3, r3
 8004ca4:	4019      	ands	r1, r3
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	6898      	ldr	r0, [r3, #8]
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	4613      	mov	r3, r2
 8004cb0:	005b      	lsls	r3, r3, #1
 8004cb2:	4413      	add	r3, r2
 8004cb4:	3b1e      	subs	r3, #30
 8004cb6:	fa00 f203 	lsl.w	r2, r0, r3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	619a      	str	r2, [r3, #24]
 8004cc2:	e019      	b.n	8004cf8 <HAL_ADCEx_InjectedConfigChannel+0x318>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel)                      ,
                 ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	6959      	ldr	r1, [r3, #20]
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	4613      	mov	r3, r2
 8004cd0:	005b      	lsls	r3, r3, #1
 8004cd2:	4413      	add	r3, r2
 8004cd4:	2207      	movs	r2, #7
 8004cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cda:	43db      	mvns	r3, r3
 8004cdc:	4019      	ands	r1, r3
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	6898      	ldr	r0, [r3, #8]
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	4613      	mov	r3, r2
 8004ce8:	005b      	lsls	r3, r3, #1
 8004cea:	4413      	add	r3, r2
 8004cec:	fa00 f203 	lsl.w	r2, r0, r3
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	430a      	orrs	r2, r1
 8004cf6:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */
    
    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	695a      	ldr	r2, [r3, #20]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68db      	ldr	r3, [r3, #12]
 8004d02:	08db      	lsrs	r3, r3, #3
 8004d04:	f003 0303 	and.w	r3, r3, #3
 8004d08:	005b      	lsls	r3, r3, #1
 8004d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d0e:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfigInjected->InjectedOffsetNumber)
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	691b      	ldr	r3, [r3, #16]
 8004d14:	3b01      	subs	r3, #1
 8004d16:	2b03      	cmp	r3, #3
 8004d18:	d84e      	bhi.n	8004db8 <HAL_ADCEx_InjectedConfigChannel+0x3d8>
 8004d1a:	a201      	add	r2, pc, #4	; (adr r2, 8004d20 <HAL_ADCEx_InjectedConfigChannel+0x340>)
 8004d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d20:	08004d31 	.word	0x08004d31
 8004d24:	08004d53 	.word	0x08004d53
 8004d28:	08004d75 	.word	0x08004d75
 8004d2c:	08004d97 	.word	0x08004d97
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1                               ,
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004d36:	4b9a      	ldr	r3, [pc, #616]	; (8004fa0 <HAL_ADCEx_InjectedConfigChannel+0x5c0>)
 8004d38:	4013      	ands	r3, r2
 8004d3a:	683a      	ldr	r2, [r7, #0]
 8004d3c:	6812      	ldr	r2, [r2, #0]
 8004d3e:	0691      	lsls	r1, r2, #26
 8004d40:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004d42:	430a      	orrs	r2, r1
 8004d44:	431a      	orrs	r2, r3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004d4e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                                   ,
                 ADC_OFR1_OFFSET1_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8004d50:	e07e      	b.n	8004e50 <HAL_ADCEx_InjectedConfigChannel+0x470>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2                               ,
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004d58:	4b91      	ldr	r3, [pc, #580]	; (8004fa0 <HAL_ADCEx_InjectedConfigChannel+0x5c0>)
 8004d5a:	4013      	ands	r3, r2
 8004d5c:	683a      	ldr	r2, [r7, #0]
 8004d5e:	6812      	ldr	r2, [r2, #0]
 8004d60:	0691      	lsls	r1, r2, #26
 8004d62:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004d64:	430a      	orrs	r2, r1
 8004d66:	431a      	orrs	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004d70:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                                   ,
                 ADC_OFR2_OFFSET2_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8004d72:	e06d      	b.n	8004e50 <HAL_ADCEx_InjectedConfigChannel+0x470>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3                               ,
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004d7a:	4b89      	ldr	r3, [pc, #548]	; (8004fa0 <HAL_ADCEx_InjectedConfigChannel+0x5c0>)
 8004d7c:	4013      	ands	r3, r2
 8004d7e:	683a      	ldr	r2, [r7, #0]
 8004d80:	6812      	ldr	r2, [r2, #0]
 8004d82:	0691      	lsls	r1, r2, #26
 8004d84:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004d86:	430a      	orrs	r2, r1
 8004d88:	431a      	orrs	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004d92:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                                   ,
                 ADC_OFR3_OFFSET3_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8004d94:	e05c      	b.n	8004e50 <HAL_ADCEx_InjectedConfigChannel+0x470>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4                               ,
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004d9c:	4b80      	ldr	r3, [pc, #512]	; (8004fa0 <HAL_ADCEx_InjectedConfigChannel+0x5c0>)
 8004d9e:	4013      	ands	r3, r2
 8004da0:	683a      	ldr	r2, [r7, #0]
 8004da2:	6812      	ldr	r2, [r2, #0]
 8004da4:	0691      	lsls	r1, r2, #26
 8004da6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004da8:	430a      	orrs	r2, r1
 8004daa:	431a      	orrs	r2, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004db4:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                                   ,
                 ADC_OFR4_OFFSET4_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8004db6:	e04b      	b.n	8004e50 <HAL_ADCEx_InjectedConfigChannel+0x470>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dbe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	069b      	lsls	r3, r3, #26
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d107      	bne.n	8004ddc <HAL_ADCEx_InjectedConfigChannel+0x3fc>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004dda:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004de2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	069b      	lsls	r3, r3, #26
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d107      	bne.n	8004e00 <HAL_ADCEx_InjectedConfigChannel+0x420>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004dfe:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e06:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	069b      	lsls	r3, r3, #26
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d107      	bne.n	8004e24 <HAL_ADCEx_InjectedConfigChannel+0x444>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004e22:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e2a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	069b      	lsls	r3, r3, #26
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d10a      	bne.n	8004e4e <HAL_ADCEx_InjectedConfigChannel+0x46e>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004e46:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8004e48:	e001      	b.n	8004e4e <HAL_ADCEx_InjectedConfigChannel+0x46e>
    }
    
  }
 8004e4a:	bf00      	nop
 8004e4c:	e000      	b.n	8004e50 <HAL_ADCEx_InjectedConfigChannel+0x470>
      break;
 8004e4e:	bf00      	nop
  
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f003 0303 	and.w	r3, r3, #3
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d108      	bne.n	8004e70 <HAL_ADCEx_InjectedConfigChannel+0x490>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d101      	bne.n	8004e70 <HAL_ADCEx_InjectedConfigChannel+0x490>
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e000      	b.n	8004e72 <HAL_ADCEx_InjectedConfigChannel+0x492>
 8004e70:	2300      	movs	r3, #0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	f040 8126 	bne.w	80050c4 <HAL_ADCEx_InjectedConfigChannel+0x6e4>
  {
    /* Configuration of differential mode */
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d00f      	beq.n	8004ea0 <HAL_ADCEx_InjectedConfigChannel+0x4c0>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e92:	43da      	mvns	r2, r3
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	400a      	ands	r2, r1
 8004e9a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8004e9e:	e049      	b.n	8004f34 <HAL_ADCEx_InjectedConfigChannel+0x554>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2201      	movs	r2, #1
 8004eae:	409a      	lsls	r2, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2b09      	cmp	r3, #9
 8004ec0:	d91c      	bls.n	8004efc <HAL_ADCEx_InjectedConfigChannel+0x51c>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	6999      	ldr	r1, [r3, #24]
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	005b      	lsls	r3, r3, #1
 8004ed0:	4413      	add	r3, r2
 8004ed2:	3b1b      	subs	r3, #27
 8004ed4:	2207      	movs	r2, #7
 8004ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eda:	43db      	mvns	r3, r3
 8004edc:	4019      	ands	r1, r3
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	6898      	ldr	r0, [r3, #8]
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	005b      	lsls	r3, r3, #1
 8004eea:	4413      	add	r3, r2
 8004eec:	3b1b      	subs	r3, #27
 8004eee:	fa00 f203 	lsl.w	r2, r0, r3
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	430a      	orrs	r2, r1
 8004ef8:	619a      	str	r2, [r3, #24]
 8004efa:	e01b      	b.n	8004f34 <HAL_ADCEx_InjectedConfigChannel+0x554>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel +1U),
                   ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	6959      	ldr	r1, [r3, #20]
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	1c5a      	adds	r2, r3, #1
 8004f08:	4613      	mov	r3, r2
 8004f0a:	005b      	lsls	r3, r3, #1
 8004f0c:	4413      	add	r3, r2
 8004f0e:	2207      	movs	r2, #7
 8004f10:	fa02 f303 	lsl.w	r3, r2, r3
 8004f14:	43db      	mvns	r3, r3
 8004f16:	4019      	ands	r1, r3
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	6898      	ldr	r0, [r3, #8]
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	1c5a      	adds	r2, r3, #1
 8004f22:	4613      	mov	r3, r2
 8004f24:	005b      	lsls	r3, r3, #1
 8004f26:	4413      	add	r3, r2
 8004f28:	fa00 f203 	lsl.w	r2, r0, r3
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	430a      	orrs	r2, r1
 8004f32:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f3c:	d004      	beq.n	8004f48 <HAL_ADCEx_InjectedConfigChannel+0x568>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a18      	ldr	r2, [pc, #96]	; (8004fa4 <HAL_ADCEx_InjectedConfigChannel+0x5c4>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d101      	bne.n	8004f4c <HAL_ADCEx_InjectedConfigChannel+0x56c>
 8004f48:	4b17      	ldr	r3, [pc, #92]	; (8004fa8 <HAL_ADCEx_InjectedConfigChannel+0x5c8>)
 8004f4a:	e000      	b.n	8004f4e <HAL_ADCEx_InjectedConfigChannel+0x56e>
 8004f4c:	4b17      	ldr	r3, [pc, #92]	; (8004fac <HAL_ADCEx_InjectedConfigChannel+0x5cc>)
 8004f4e:	663b      	str	r3, [r7, #96]	; 0x60
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2b10      	cmp	r3, #16
 8004f56:	d105      	bne.n	8004f64 <HAL_ADCEx_InjectedConfigChannel+0x584>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004f58:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d015      	beq.n	8004f90 <HAL_ADCEx_InjectedConfigChannel+0x5b0>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004f68:	2b11      	cmp	r3, #17
 8004f6a:	d105      	bne.n	8004f78 <HAL_ADCEx_InjectedConfigChannel+0x598>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004f6c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d00b      	beq.n	8004f90 <HAL_ADCEx_InjectedConfigChannel+0x5b0>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004f7c:	2b12      	cmp	r3, #18
 8004f7e:	f040 80a1 	bne.w	80050c4 <HAL_ADCEx_InjectedConfigChannel+0x6e4>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8004f82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f040 809a 	bne.w	80050c4 <HAL_ADCEx_InjectedConfigChannel+0x6e4>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f98:	d10a      	bne.n	8004fb0 <HAL_ADCEx_InjectedConfigChannel+0x5d0>
 8004f9a:	4b02      	ldr	r3, [pc, #8]	; (8004fa4 <HAL_ADCEx_InjectedConfigChannel+0x5c4>)
 8004f9c:	613b      	str	r3, [r7, #16]
 8004f9e:	e022      	b.n	8004fe6 <HAL_ADCEx_InjectedConfigChannel+0x606>
 8004fa0:	83fff000 	.word	0x83fff000
 8004fa4:	50000100 	.word	0x50000100
 8004fa8:	50000300 	.word	0x50000300
 8004fac:	50000700 	.word	0x50000700
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a49      	ldr	r2, [pc, #292]	; (80050dc <HAL_ADCEx_InjectedConfigChannel+0x6fc>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d103      	bne.n	8004fc2 <HAL_ADCEx_InjectedConfigChannel+0x5e2>
 8004fba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004fbe:	613b      	str	r3, [r7, #16]
 8004fc0:	e011      	b.n	8004fe6 <HAL_ADCEx_InjectedConfigChannel+0x606>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a46      	ldr	r2, [pc, #280]	; (80050e0 <HAL_ADCEx_InjectedConfigChannel+0x700>)
 8004fc8:	4293      	cmp	r3, r2
 8004fca:	d102      	bne.n	8004fd2 <HAL_ADCEx_InjectedConfigChannel+0x5f2>
 8004fcc:	4b45      	ldr	r3, [pc, #276]	; (80050e4 <HAL_ADCEx_InjectedConfigChannel+0x704>)
 8004fce:	613b      	str	r3, [r7, #16]
 8004fd0:	e009      	b.n	8004fe6 <HAL_ADCEx_InjectedConfigChannel+0x606>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a43      	ldr	r2, [pc, #268]	; (80050e4 <HAL_ADCEx_InjectedConfigChannel+0x704>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d102      	bne.n	8004fe2 <HAL_ADCEx_InjectedConfigChannel+0x602>
 8004fdc:	4b40      	ldr	r3, [pc, #256]	; (80050e0 <HAL_ADCEx_InjectedConfigChannel+0x700>)
 8004fde:	613b      	str	r3, [r7, #16]
 8004fe0:	e001      	b.n	8004fe6 <HAL_ADCEx_InjectedConfigChannel+0x606>
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	f003 0303 	and.w	r3, r3, #3
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d108      	bne.n	8005006 <HAL_ADCEx_InjectedConfigChannel+0x626>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d101      	bne.n	8005006 <HAL_ADCEx_InjectedConfigChannel+0x626>
 8005002:	2301      	movs	r3, #1
 8005004:	e000      	b.n	8005008 <HAL_ADCEx_InjectedConfigChannel+0x628>
 8005006:	2300      	movs	r3, #0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d150      	bne.n	80050ae <HAL_ADCEx_InjectedConfigChannel+0x6ce>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800500c:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800500e:	2b00      	cmp	r3, #0
 8005010:	d010      	beq.n	8005034 <HAL_ADCEx_InjectedConfigChannel+0x654>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	f003 0303 	and.w	r3, r3, #3
 800501a:	2b01      	cmp	r3, #1
 800501c:	d107      	bne.n	800502e <HAL_ADCEx_InjectedConfigChannel+0x64e>
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0301 	and.w	r3, r3, #1
 8005026:	2b01      	cmp	r3, #1
 8005028:	d101      	bne.n	800502e <HAL_ADCEx_InjectedConfigChannel+0x64e>
 800502a:	2301      	movs	r3, #1
 800502c:	e000      	b.n	8005030 <HAL_ADCEx_InjectedConfigChannel+0x650>
 800502e:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8005030:	2b00      	cmp	r3, #0
 8005032:	d13c      	bne.n	80050ae <HAL_ADCEx_InjectedConfigChannel+0x6ce>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2b10      	cmp	r3, #16
 800503a:	d11d      	bne.n	8005078 <HAL_ADCEx_InjectedConfigChannel+0x698>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005044:	d118      	bne.n	8005078 <HAL_ADCEx_InjectedConfigChannel+0x698>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8005046:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800504e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005050:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005052:	4b25      	ldr	r3, [pc, #148]	; (80050e8 <HAL_ADCEx_InjectedConfigChannel+0x708>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a25      	ldr	r2, [pc, #148]	; (80050ec <HAL_ADCEx_InjectedConfigChannel+0x70c>)
 8005058:	fba2 2303 	umull	r2, r3, r2, r3
 800505c:	0c9a      	lsrs	r2, r3, #18
 800505e:	4613      	mov	r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	4413      	add	r3, r2
 8005064:	005b      	lsls	r3, r3, #1
 8005066:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8005068:	e002      	b.n	8005070 <HAL_ADCEx_InjectedConfigChannel+0x690>
          {
            wait_loop_index--;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	3b01      	subs	r3, #1
 800506e:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d1f9      	bne.n	800506a <HAL_ADCEx_InjectedConfigChannel+0x68a>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005076:	e024      	b.n	80050c2 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2b11      	cmp	r3, #17
 800507e:	d10b      	bne.n	8005098 <HAL_ADCEx_InjectedConfigChannel+0x6b8>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005088:	d106      	bne.n	8005098 <HAL_ADCEx_InjectedConfigChannel+0x6b8>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800508a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8005092:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005094:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005096:	e014      	b.n	80050c2 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2b12      	cmp	r3, #18
 800509e:	d110      	bne.n	80050c2 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80050a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80050a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050aa:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80050ac:	e009      	b.n	80050c2 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b2:	f043 0220 	orr.w	r2, r3, #32
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 80050c0:	e000      	b.n	80050c4 <HAL_ADCEx_InjectedConfigChannel+0x6e4>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80050c2:	bf00      	nop
    }
    
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80050cc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3774      	adds	r7, #116	; 0x74
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr
 80050dc:	50000100 	.word	0x50000100
 80050e0:	50000400 	.word	0x50000400
 80050e4:	50000500 	.word	0x50000500
 80050e8:	20000004 	.word	0x20000004
 80050ec:	431bde83 	.word	0x431bde83

080050f0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b099      	sub	sp, #100	; 0x64
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050fa:	2300      	movs	r3, #0
 80050fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005108:	d102      	bne.n	8005110 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800510a:	4b6d      	ldr	r3, [pc, #436]	; (80052c0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800510c:	60bb      	str	r3, [r7, #8]
 800510e:	e01a      	b.n	8005146 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a6a      	ldr	r2, [pc, #424]	; (80052c0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d103      	bne.n	8005122 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800511a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800511e:	60bb      	str	r3, [r7, #8]
 8005120:	e011      	b.n	8005146 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a67      	ldr	r2, [pc, #412]	; (80052c4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d102      	bne.n	8005132 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800512c:	4b66      	ldr	r3, [pc, #408]	; (80052c8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800512e:	60bb      	str	r3, [r7, #8]
 8005130:	e009      	b.n	8005146 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a64      	ldr	r2, [pc, #400]	; (80052c8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d102      	bne.n	8005142 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800513c:	4b61      	ldr	r3, [pc, #388]	; (80052c4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800513e:	60bb      	str	r3, [r7, #8]
 8005140:	e001      	b.n	8005146 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005142:	2300      	movs	r3, #0
 8005144:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d101      	bne.n	8005150 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e0b0      	b.n	80052b2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005156:	2b01      	cmp	r3, #1
 8005158:	d101      	bne.n	800515e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800515a:	2302      	movs	r3, #2
 800515c:	e0a9      	b.n	80052b2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2201      	movs	r2, #1
 8005162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f003 0304 	and.w	r3, r3, #4
 8005170:	2b00      	cmp	r3, #0
 8005172:	f040 808d 	bne.w	8005290 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	f003 0304 	and.w	r3, r3, #4
 800517e:	2b00      	cmp	r3, #0
 8005180:	f040 8086 	bne.w	8005290 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800518c:	d004      	beq.n	8005198 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a4b      	ldr	r2, [pc, #300]	; (80052c0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d101      	bne.n	800519c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005198:	4b4c      	ldr	r3, [pc, #304]	; (80052cc <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800519a:	e000      	b.n	800519e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800519c:	4b4c      	ldr	r3, [pc, #304]	; (80052d0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800519e:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d040      	beq.n	800522a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80051a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	6859      	ldr	r1, [r3, #4]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80051ba:	035b      	lsls	r3, r3, #13
 80051bc:	430b      	orrs	r3, r1
 80051be:	431a      	orrs	r2, r3
 80051c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80051c2:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	f003 0303 	and.w	r3, r3, #3
 80051ce:	2b01      	cmp	r3, #1
 80051d0:	d108      	bne.n	80051e4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0301 	and.w	r3, r3, #1
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d101      	bne.n	80051e4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80051e0:	2301      	movs	r3, #1
 80051e2:	e000      	b.n	80051e6 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80051e4:	2300      	movs	r3, #0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d15c      	bne.n	80052a4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	f003 0303 	and.w	r3, r3, #3
 80051f2:	2b01      	cmp	r3, #1
 80051f4:	d107      	bne.n	8005206 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 0301 	and.w	r3, r3, #1
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d101      	bne.n	8005206 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8005202:	2301      	movs	r3, #1
 8005204:	e000      	b.n	8005208 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8005206:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005208:	2b00      	cmp	r3, #0
 800520a:	d14b      	bne.n	80052a4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 800520c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005214:	f023 030f 	bic.w	r3, r3, #15
 8005218:	683a      	ldr	r2, [r7, #0]
 800521a:	6811      	ldr	r1, [r2, #0]
 800521c:	683a      	ldr	r2, [r7, #0]
 800521e:	6892      	ldr	r2, [r2, #8]
 8005220:	430a      	orrs	r2, r1
 8005222:	431a      	orrs	r2, r3
 8005224:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005226:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8005228:	e03c      	b.n	80052a4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800522a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005232:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005234:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	689b      	ldr	r3, [r3, #8]
 800523c:	f003 0303 	and.w	r3, r3, #3
 8005240:	2b01      	cmp	r3, #1
 8005242:	d108      	bne.n	8005256 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0301 	and.w	r3, r3, #1
 800524e:	2b01      	cmp	r3, #1
 8005250:	d101      	bne.n	8005256 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8005252:	2301      	movs	r3, #1
 8005254:	e000      	b.n	8005258 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8005256:	2300      	movs	r3, #0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d123      	bne.n	80052a4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	f003 0303 	and.w	r3, r3, #3
 8005264:	2b01      	cmp	r3, #1
 8005266:	d107      	bne.n	8005278 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0301 	and.w	r3, r3, #1
 8005270:	2b01      	cmp	r3, #1
 8005272:	d101      	bne.n	8005278 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8005274:	2301      	movs	r3, #1
 8005276:	e000      	b.n	800527a <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8005278:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800527a:	2b00      	cmp	r3, #0
 800527c:	d112      	bne.n	80052a4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800527e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005286:	f023 030f 	bic.w	r3, r3, #15
 800528a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800528c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800528e:	e009      	b.n	80052a4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005294:	f043 0220 	orr.w	r2, r3, #32
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80052a2:	e000      	b.n	80052a6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80052a4:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80052ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80052b2:	4618      	mov	r0, r3
 80052b4:	3764      	adds	r7, #100	; 0x64
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr
 80052be:	bf00      	nop
 80052c0:	50000100 	.word	0x50000100
 80052c4:	50000400 	.word	0x50000400
 80052c8:	50000500 	.word	0x50000500
 80052cc:	50000300 	.word	0x50000300
 80052d0:	50000700 	.word	0x50000700

080052d4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b084      	sub	sp, #16
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80052dc:	2300      	movs	r3, #0
 80052de:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	f003 0303 	and.w	r3, r3, #3
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d108      	bne.n	8005300 <ADC_Enable+0x2c>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0301 	and.w	r3, r3, #1
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d101      	bne.n	8005300 <ADC_Enable+0x2c>
 80052fc:	2301      	movs	r3, #1
 80052fe:	e000      	b.n	8005302 <ADC_Enable+0x2e>
 8005300:	2300      	movs	r3, #0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d143      	bne.n	800538e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	689a      	ldr	r2, [r3, #8]
 800530c:	4b22      	ldr	r3, [pc, #136]	; (8005398 <ADC_Enable+0xc4>)
 800530e:	4013      	ands	r3, r2
 8005310:	2b00      	cmp	r3, #0
 8005312:	d00d      	beq.n	8005330 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005318:	f043 0210 	orr.w	r2, r3, #16
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005324:	f043 0201 	orr.w	r2, r3, #1
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e02f      	b.n	8005390 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	689a      	ldr	r2, [r3, #8]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f042 0201 	orr.w	r2, r2, #1
 800533e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8005340:	f7fe fff4 	bl	800432c <HAL_GetTick>
 8005344:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005346:	e01b      	b.n	8005380 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005348:	f7fe fff0 	bl	800432c <HAL_GetTick>
 800534c:	4602      	mov	r2, r0
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	2b02      	cmp	r3, #2
 8005354:	d914      	bls.n	8005380 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0301 	and.w	r3, r3, #1
 8005360:	2b01      	cmp	r3, #1
 8005362:	d00d      	beq.n	8005380 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005368:	f043 0210 	orr.w	r2, r3, #16
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005374:	f043 0201 	orr.w	r2, r3, #1
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e007      	b.n	8005390 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 0301 	and.w	r3, r3, #1
 800538a:	2b01      	cmp	r3, #1
 800538c:	d1dc      	bne.n	8005348 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800538e:	2300      	movs	r3, #0
}
 8005390:	4618      	mov	r0, r3
 8005392:	3710      	adds	r7, #16
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}
 8005398:	8000003f 	.word	0x8000003f

0800539c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b084      	sub	sp, #16
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053a4:	2300      	movs	r3, #0
 80053a6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	f003 0303 	and.w	r3, r3, #3
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d108      	bne.n	80053c8 <ADC_Disable+0x2c>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0301 	and.w	r3, r3, #1
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d101      	bne.n	80053c8 <ADC_Disable+0x2c>
 80053c4:	2301      	movs	r3, #1
 80053c6:	e000      	b.n	80053ca <ADC_Disable+0x2e>
 80053c8:	2300      	movs	r3, #0
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d047      	beq.n	800545e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f003 030d 	and.w	r3, r3, #13
 80053d8:	2b01      	cmp	r3, #1
 80053da:	d10f      	bne.n	80053fc <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	689a      	ldr	r2, [r3, #8]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f042 0202 	orr.w	r2, r2, #2
 80053ea:	609a      	str	r2, [r3, #8]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	2203      	movs	r2, #3
 80053f2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80053f4:	f7fe ff9a 	bl	800432c <HAL_GetTick>
 80053f8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80053fa:	e029      	b.n	8005450 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005400:	f043 0210 	orr.w	r2, r3, #16
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800540c:	f043 0201 	orr.w	r2, r3, #1
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e023      	b.n	8005460 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005418:	f7fe ff88 	bl	800432c <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b02      	cmp	r3, #2
 8005424:	d914      	bls.n	8005450 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	689b      	ldr	r3, [r3, #8]
 800542c:	f003 0301 	and.w	r3, r3, #1
 8005430:	2b01      	cmp	r3, #1
 8005432:	d10d      	bne.n	8005450 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005438:	f043 0210 	orr.w	r2, r3, #16
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005444:	f043 0201 	orr.w	r2, r3, #1
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e007      	b.n	8005460 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f003 0301 	and.w	r3, r3, #1
 800545a:	2b01      	cmp	r3, #1
 800545c:	d0dc      	beq.n	8005418 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800545e:	2300      	movs	r3, #0
}
 8005460:	4618      	mov	r0, r3
 8005462:	3710      	adds	r7, #16
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}

08005468 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b084      	sub	sp, #16
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d101      	bne.n	800547a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e0ed      	b.n	8005656 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005480:	b2db      	uxtb	r3, r3
 8005482:	2b00      	cmp	r3, #0
 8005484:	d102      	bne.n	800548c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f7fc f8a6 	bl	80015d8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f042 0201 	orr.w	r2, r2, #1
 800549a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800549c:	f7fe ff46 	bl	800432c <HAL_GetTick>
 80054a0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80054a2:	e012      	b.n	80054ca <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80054a4:	f7fe ff42 	bl	800432c <HAL_GetTick>
 80054a8:	4602      	mov	r2, r0
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	1ad3      	subs	r3, r2, r3
 80054ae:	2b0a      	cmp	r3, #10
 80054b0:	d90b      	bls.n	80054ca <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2205      	movs	r2, #5
 80054c2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e0c5      	b.n	8005656 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	f003 0301 	and.w	r3, r3, #1
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d0e5      	beq.n	80054a4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f022 0202 	bic.w	r2, r2, #2
 80054e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80054e8:	f7fe ff20 	bl	800432c <HAL_GetTick>
 80054ec:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80054ee:	e012      	b.n	8005516 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80054f0:	f7fe ff1c 	bl	800432c <HAL_GetTick>
 80054f4:	4602      	mov	r2, r0
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	2b0a      	cmp	r3, #10
 80054fc:	d90b      	bls.n	8005516 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005502:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2205      	movs	r2, #5
 800550e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e09f      	b.n	8005656 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	f003 0302 	and.w	r3, r3, #2
 8005520:	2b00      	cmp	r3, #0
 8005522:	d1e5      	bne.n	80054f0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	7e1b      	ldrb	r3, [r3, #24]
 8005528:	2b01      	cmp	r3, #1
 800552a:	d108      	bne.n	800553e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800553a:	601a      	str	r2, [r3, #0]
 800553c:	e007      	b.n	800554e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800554c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	7e5b      	ldrb	r3, [r3, #25]
 8005552:	2b01      	cmp	r3, #1
 8005554:	d108      	bne.n	8005568 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005564:	601a      	str	r2, [r3, #0]
 8005566:	e007      	b.n	8005578 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005576:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	7e9b      	ldrb	r3, [r3, #26]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d108      	bne.n	8005592 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f042 0220 	orr.w	r2, r2, #32
 800558e:	601a      	str	r2, [r3, #0]
 8005590:	e007      	b.n	80055a2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f022 0220 	bic.w	r2, r2, #32
 80055a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	7edb      	ldrb	r3, [r3, #27]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d108      	bne.n	80055bc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f022 0210 	bic.w	r2, r2, #16
 80055b8:	601a      	str	r2, [r3, #0]
 80055ba:	e007      	b.n	80055cc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f042 0210 	orr.w	r2, r2, #16
 80055ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	7f1b      	ldrb	r3, [r3, #28]
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	d108      	bne.n	80055e6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f042 0208 	orr.w	r2, r2, #8
 80055e2:	601a      	str	r2, [r3, #0]
 80055e4:	e007      	b.n	80055f6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f022 0208 	bic.w	r2, r2, #8
 80055f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	7f5b      	ldrb	r3, [r3, #29]
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d108      	bne.n	8005610 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f042 0204 	orr.w	r2, r2, #4
 800560c:	601a      	str	r2, [r3, #0]
 800560e:	e007      	b.n	8005620 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f022 0204 	bic.w	r2, r2, #4
 800561e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	689a      	ldr	r2, [r3, #8]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	431a      	orrs	r2, r3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	691b      	ldr	r3, [r3, #16]
 800562e:	431a      	orrs	r2, r3
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	695b      	ldr	r3, [r3, #20]
 8005634:	ea42 0103 	orr.w	r1, r2, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	1e5a      	subs	r2, r3, #1
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	430a      	orrs	r2, r1
 8005644:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005654:	2300      	movs	r3, #0
}
 8005656:	4618      	mov	r0, r3
 8005658:	3710      	adds	r7, #16
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}

0800565e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800565e:	b480      	push	{r7}
 8005660:	b087      	sub	sp, #28
 8005662:	af00      	add	r7, sp, #0
 8005664:	6078      	str	r0, [r7, #4]
 8005666:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005674:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005676:	7cfb      	ldrb	r3, [r7, #19]
 8005678:	2b01      	cmp	r3, #1
 800567a:	d003      	beq.n	8005684 <HAL_CAN_ConfigFilter+0x26>
 800567c:	7cfb      	ldrb	r3, [r7, #19]
 800567e:	2b02      	cmp	r3, #2
 8005680:	f040 80aa 	bne.w	80057d8 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800568a:	f043 0201 	orr.w	r2, r3, #1
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	695b      	ldr	r3, [r3, #20]
 8005698:	f003 031f 	and.w	r3, r3, #31
 800569c:	2201      	movs	r2, #1
 800569e:	fa02 f303 	lsl.w	r3, r2, r3
 80056a2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	43db      	mvns	r3, r3
 80056ae:	401a      	ands	r2, r3
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	69db      	ldr	r3, [r3, #28]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d123      	bne.n	8005706 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	43db      	mvns	r3, r3
 80056c8:	401a      	ands	r2, r3
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80056dc:	683a      	ldr	r2, [r7, #0]
 80056de:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80056e0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	3248      	adds	r2, #72	; 0x48
 80056e6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80056fa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80056fc:	6979      	ldr	r1, [r7, #20]
 80056fe:	3348      	adds	r3, #72	; 0x48
 8005700:	00db      	lsls	r3, r3, #3
 8005702:	440b      	add	r3, r1
 8005704:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	69db      	ldr	r3, [r3, #28]
 800570a:	2b01      	cmp	r3, #1
 800570c:	d122      	bne.n	8005754 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	431a      	orrs	r2, r3
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800572a:	683a      	ldr	r2, [r7, #0]
 800572c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800572e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	3248      	adds	r2, #72	; 0x48
 8005734:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005748:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800574a:	6979      	ldr	r1, [r7, #20]
 800574c:	3348      	adds	r3, #72	; 0x48
 800574e:	00db      	lsls	r3, r3, #3
 8005750:	440b      	add	r3, r1
 8005752:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	699b      	ldr	r3, [r3, #24]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d109      	bne.n	8005770 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	43db      	mvns	r3, r3
 8005766:	401a      	ands	r2, r3
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800576e:	e007      	b.n	8005780 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	431a      	orrs	r2, r3
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	691b      	ldr	r3, [r3, #16]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d109      	bne.n	800579c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	43db      	mvns	r3, r3
 8005792:	401a      	ands	r2, r3
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800579a:	e007      	b.n	80057ac <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	431a      	orrs	r2, r3
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	6a1b      	ldr	r3, [r3, #32]
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d107      	bne.n	80057c4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80057b4:	697b      	ldr	r3, [r7, #20]
 80057b6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	431a      	orrs	r2, r3
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80057ca:	f023 0201 	bic.w	r2, r3, #1
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80057d4:	2300      	movs	r3, #0
 80057d6:	e006      	b.n	80057e6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057dc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
  }
}
 80057e6:	4618      	mov	r0, r3
 80057e8:	371c      	adds	r7, #28
 80057ea:	46bd      	mov	sp, r7
 80057ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f0:	4770      	bx	lr

080057f2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80057f2:	b580      	push	{r7, lr}
 80057f4:	b084      	sub	sp, #16
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005800:	b2db      	uxtb	r3, r3
 8005802:	2b01      	cmp	r3, #1
 8005804:	d12e      	bne.n	8005864 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2202      	movs	r2, #2
 800580a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f022 0201 	bic.w	r2, r2, #1
 800581c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800581e:	f7fe fd85 	bl	800432c <HAL_GetTick>
 8005822:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005824:	e012      	b.n	800584c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005826:	f7fe fd81 	bl	800432c <HAL_GetTick>
 800582a:	4602      	mov	r2, r0
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	1ad3      	subs	r3, r2, r3
 8005830:	2b0a      	cmp	r3, #10
 8005832:	d90b      	bls.n	800584c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005838:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2205      	movs	r2, #5
 8005844:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005848:	2301      	movs	r3, #1
 800584a:	e012      	b.n	8005872 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	f003 0301 	and.w	r3, r3, #1
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1e5      	bne.n	8005826 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8005860:	2300      	movs	r3, #0
 8005862:	e006      	b.n	8005872 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005868:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
  }
}
 8005872:	4618      	mov	r0, r3
 8005874:	3710      	adds	r7, #16
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}

0800587a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800587a:	b480      	push	{r7}
 800587c:	b089      	sub	sp, #36	; 0x24
 800587e:	af00      	add	r7, sp, #0
 8005880:	60f8      	str	r0, [r7, #12]
 8005882:	60b9      	str	r1, [r7, #8]
 8005884:	607a      	str	r2, [r7, #4]
 8005886:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800588e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8005898:	7ffb      	ldrb	r3, [r7, #31]
 800589a:	2b01      	cmp	r3, #1
 800589c:	d003      	beq.n	80058a6 <HAL_CAN_AddTxMessage+0x2c>
 800589e:	7ffb      	ldrb	r3, [r7, #31]
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	f040 80ad 	bne.w	8005a00 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80058a6:	69bb      	ldr	r3, [r7, #24]
 80058a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d10a      	bne.n	80058c6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d105      	bne.n	80058c6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f000 8095 	beq.w	80059f0 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	0e1b      	lsrs	r3, r3, #24
 80058ca:	f003 0303 	and.w	r3, r3, #3
 80058ce:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80058d0:	2201      	movs	r2, #1
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	409a      	lsls	r2, r3
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d10d      	bne.n	80058fe <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80058ec:	68f9      	ldr	r1, [r7, #12]
 80058ee:	6809      	ldr	r1, [r1, #0]
 80058f0:	431a      	orrs	r2, r3
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	3318      	adds	r3, #24
 80058f6:	011b      	lsls	r3, r3, #4
 80058f8:	440b      	add	r3, r1
 80058fa:	601a      	str	r2, [r3, #0]
 80058fc:	e00f      	b.n	800591e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005908:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800590e:	68f9      	ldr	r1, [r7, #12]
 8005910:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005912:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	3318      	adds	r3, #24
 8005918:	011b      	lsls	r3, r3, #4
 800591a:	440b      	add	r3, r1
 800591c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6819      	ldr	r1, [r3, #0]
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	691a      	ldr	r2, [r3, #16]
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	3318      	adds	r3, #24
 800592a:	011b      	lsls	r3, r3, #4
 800592c:	440b      	add	r3, r1
 800592e:	3304      	adds	r3, #4
 8005930:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	7d1b      	ldrb	r3, [r3, #20]
 8005936:	2b01      	cmp	r3, #1
 8005938:	d111      	bne.n	800595e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	3318      	adds	r3, #24
 8005942:	011b      	lsls	r3, r3, #4
 8005944:	4413      	add	r3, r2
 8005946:	3304      	adds	r3, #4
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68fa      	ldr	r2, [r7, #12]
 800594c:	6811      	ldr	r1, [r2, #0]
 800594e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	3318      	adds	r3, #24
 8005956:	011b      	lsls	r3, r3, #4
 8005958:	440b      	add	r3, r1
 800595a:	3304      	adds	r3, #4
 800595c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	3307      	adds	r3, #7
 8005962:	781b      	ldrb	r3, [r3, #0]
 8005964:	061a      	lsls	r2, r3, #24
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	3306      	adds	r3, #6
 800596a:	781b      	ldrb	r3, [r3, #0]
 800596c:	041b      	lsls	r3, r3, #16
 800596e:	431a      	orrs	r2, r3
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	3305      	adds	r3, #5
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	021b      	lsls	r3, r3, #8
 8005978:	4313      	orrs	r3, r2
 800597a:	687a      	ldr	r2, [r7, #4]
 800597c:	3204      	adds	r2, #4
 800597e:	7812      	ldrb	r2, [r2, #0]
 8005980:	4610      	mov	r0, r2
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	6811      	ldr	r1, [r2, #0]
 8005986:	ea43 0200 	orr.w	r2, r3, r0
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	011b      	lsls	r3, r3, #4
 800598e:	440b      	add	r3, r1
 8005990:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8005994:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	3303      	adds	r3, #3
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	061a      	lsls	r2, r3, #24
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	3302      	adds	r3, #2
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	041b      	lsls	r3, r3, #16
 80059a6:	431a      	orrs	r2, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	3301      	adds	r3, #1
 80059ac:	781b      	ldrb	r3, [r3, #0]
 80059ae:	021b      	lsls	r3, r3, #8
 80059b0:	4313      	orrs	r3, r2
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	7812      	ldrb	r2, [r2, #0]
 80059b6:	4610      	mov	r0, r2
 80059b8:	68fa      	ldr	r2, [r7, #12]
 80059ba:	6811      	ldr	r1, [r2, #0]
 80059bc:	ea43 0200 	orr.w	r2, r3, r0
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	011b      	lsls	r3, r3, #4
 80059c4:	440b      	add	r3, r1
 80059c6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80059ca:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	697b      	ldr	r3, [r7, #20]
 80059d2:	3318      	adds	r3, #24
 80059d4:	011b      	lsls	r3, r3, #4
 80059d6:	4413      	add	r3, r2
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	68fa      	ldr	r2, [r7, #12]
 80059dc:	6811      	ldr	r1, [r2, #0]
 80059de:	f043 0201 	orr.w	r2, r3, #1
 80059e2:	697b      	ldr	r3, [r7, #20]
 80059e4:	3318      	adds	r3, #24
 80059e6:	011b      	lsls	r3, r3, #4
 80059e8:	440b      	add	r3, r1
 80059ea:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80059ec:	2300      	movs	r3, #0
 80059ee:	e00e      	b.n	8005a0e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	e006      	b.n	8005a0e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a04:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
  }
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3724      	adds	r7, #36	; 0x24
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr

08005a1a <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005a1a:	b480      	push	{r7}
 8005a1c:	b087      	sub	sp, #28
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	60f8      	str	r0, [r7, #12]
 8005a22:	60b9      	str	r1, [r7, #8]
 8005a24:	607a      	str	r2, [r7, #4]
 8005a26:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a2e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005a30:	7dfb      	ldrb	r3, [r7, #23]
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d003      	beq.n	8005a3e <HAL_CAN_GetRxMessage+0x24>
 8005a36:	7dfb      	ldrb	r3, [r7, #23]
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	f040 8103 	bne.w	8005c44 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d10e      	bne.n	8005a62 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	f003 0303 	and.w	r3, r3, #3
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d116      	bne.n	8005a80 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a56:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e0f7      	b.n	8005c52 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	691b      	ldr	r3, [r3, #16]
 8005a68:	f003 0303 	and.w	r3, r3, #3
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d107      	bne.n	8005a80 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a74:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e0e8      	b.n	8005c52 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681a      	ldr	r2, [r3, #0]
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	331b      	adds	r3, #27
 8005a88:	011b      	lsls	r3, r3, #4
 8005a8a:	4413      	add	r3, r2
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f003 0204 	and.w	r2, r3, #4
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d10c      	bne.n	8005ab8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	331b      	adds	r3, #27
 8005aa6:	011b      	lsls	r3, r3, #4
 8005aa8:	4413      	add	r3, r2
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	0d5b      	lsrs	r3, r3, #21
 8005aae:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	601a      	str	r2, [r3, #0]
 8005ab6:	e00b      	b.n	8005ad0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	331b      	adds	r3, #27
 8005ac0:	011b      	lsls	r3, r3, #4
 8005ac2:	4413      	add	r3, r2
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	08db      	lsrs	r3, r3, #3
 8005ac8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	331b      	adds	r3, #27
 8005ad8:	011b      	lsls	r3, r3, #4
 8005ada:	4413      	add	r3, r2
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0202 	and.w	r2, r3, #2
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	331b      	adds	r3, #27
 8005aee:	011b      	lsls	r3, r3, #4
 8005af0:	4413      	add	r3, r2
 8005af2:	3304      	adds	r3, #4
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f003 0308 	and.w	r3, r3, #8
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d003      	beq.n	8005b06 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2208      	movs	r2, #8
 8005b02:	611a      	str	r2, [r3, #16]
 8005b04:	e00b      	b.n	8005b1e <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	331b      	adds	r3, #27
 8005b0e:	011b      	lsls	r3, r3, #4
 8005b10:	4413      	add	r3, r2
 8005b12:	3304      	adds	r3, #4
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 020f 	and.w	r2, r3, #15
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	331b      	adds	r3, #27
 8005b26:	011b      	lsls	r3, r3, #4
 8005b28:	4413      	add	r3, r2
 8005b2a:	3304      	adds	r3, #4
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	0a1b      	lsrs	r3, r3, #8
 8005b30:	b2da      	uxtb	r2, r3
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	331b      	adds	r3, #27
 8005b3e:	011b      	lsls	r3, r3, #4
 8005b40:	4413      	add	r3, r2
 8005b42:	3304      	adds	r3, #4
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	0c1b      	lsrs	r3, r3, #16
 8005b48:	b29a      	uxth	r2, r3
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	011b      	lsls	r3, r3, #4
 8005b56:	4413      	add	r3, r2
 8005b58:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	b2da      	uxtb	r2, r3
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	011b      	lsls	r3, r3, #4
 8005b6c:	4413      	add	r3, r2
 8005b6e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	0a1a      	lsrs	r2, r3, #8
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	3301      	adds	r3, #1
 8005b7a:	b2d2      	uxtb	r2, r2
 8005b7c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	011b      	lsls	r3, r3, #4
 8005b86:	4413      	add	r3, r2
 8005b88:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	0c1a      	lsrs	r2, r3, #16
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	3302      	adds	r3, #2
 8005b94:	b2d2      	uxtb	r2, r2
 8005b96:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	011b      	lsls	r3, r3, #4
 8005ba0:	4413      	add	r3, r2
 8005ba2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	0e1a      	lsrs	r2, r3, #24
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	3303      	adds	r3, #3
 8005bae:	b2d2      	uxtb	r2, r2
 8005bb0:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	011b      	lsls	r3, r3, #4
 8005bba:	4413      	add	r3, r2
 8005bbc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	3304      	adds	r3, #4
 8005bc6:	b2d2      	uxtb	r2, r2
 8005bc8:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	011b      	lsls	r3, r3, #4
 8005bd2:	4413      	add	r3, r2
 8005bd4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	0a1a      	lsrs	r2, r3, #8
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	3305      	adds	r3, #5
 8005be0:	b2d2      	uxtb	r2, r2
 8005be2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	011b      	lsls	r3, r3, #4
 8005bec:	4413      	add	r3, r2
 8005bee:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	0c1a      	lsrs	r2, r3, #16
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	3306      	adds	r3, #6
 8005bfa:	b2d2      	uxtb	r2, r2
 8005bfc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	011b      	lsls	r3, r3, #4
 8005c06:	4413      	add	r3, r2
 8005c08:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	0e1a      	lsrs	r2, r3, #24
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	3307      	adds	r3, #7
 8005c14:	b2d2      	uxtb	r2, r2
 8005c16:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d108      	bne.n	8005c30 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68da      	ldr	r2, [r3, #12]
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f042 0220 	orr.w	r2, r2, #32
 8005c2c:	60da      	str	r2, [r3, #12]
 8005c2e:	e007      	b.n	8005c40 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	691a      	ldr	r2, [r3, #16]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f042 0220 	orr.w	r2, r2, #32
 8005c3e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005c40:	2300      	movs	r3, #0
 8005c42:	e006      	b.n	8005c52 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c48:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
  }
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	371c      	adds	r7, #28
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr

08005c5e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005c5e:	b480      	push	{r7}
 8005c60:	b085      	sub	sp, #20
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
 8005c66:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005c6e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005c70:	7bfb      	ldrb	r3, [r7, #15]
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d002      	beq.n	8005c7c <HAL_CAN_ActivateNotification+0x1e>
 8005c76:	7bfb      	ldrb	r3, [r7, #15]
 8005c78:	2b02      	cmp	r3, #2
 8005c7a:	d109      	bne.n	8005c90 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	6959      	ldr	r1, [r3, #20]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	683a      	ldr	r2, [r7, #0]
 8005c88:	430a      	orrs	r2, r1
 8005c8a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	e006      	b.n	8005c9e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c94:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
  }
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3714      	adds	r7, #20
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr

08005caa <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005caa:	b580      	push	{r7, lr}
 8005cac:	b08a      	sub	sp, #40	; 0x28
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	695b      	ldr	r3, [r3, #20]
 8005cbc:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	691b      	ldr	r3, [r3, #16]
 8005cdc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	699b      	ldr	r3, [r3, #24]
 8005ce4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005ce6:	6a3b      	ldr	r3, [r7, #32]
 8005ce8:	f003 0301 	and.w	r3, r3, #1
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d07c      	beq.n	8005dea <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005cf0:	69bb      	ldr	r3, [r7, #24]
 8005cf2:	f003 0301 	and.w	r3, r3, #1
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d023      	beq.n	8005d42 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	2201      	movs	r2, #1
 8005d00:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005d02:	69bb      	ldr	r3, [r7, #24]
 8005d04:	f003 0302 	and.w	r3, r3, #2
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d003      	beq.n	8005d14 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f000 f983 	bl	8006018 <HAL_CAN_TxMailbox0CompleteCallback>
 8005d12:	e016      	b.n	8005d42 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	f003 0304 	and.w	r3, r3, #4
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d004      	beq.n	8005d28 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005d24:	627b      	str	r3, [r7, #36]	; 0x24
 8005d26:	e00c      	b.n	8005d42 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005d28:	69bb      	ldr	r3, [r7, #24]
 8005d2a:	f003 0308 	and.w	r3, r3, #8
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d004      	beq.n	8005d3c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d34:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005d38:	627b      	str	r3, [r7, #36]	; 0x24
 8005d3a:	e002      	b.n	8005d42 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f000 f989 	bl	8006054 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005d42:	69bb      	ldr	r3, [r7, #24]
 8005d44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d024      	beq.n	8005d96 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d54:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005d56:	69bb      	ldr	r3, [r7, #24]
 8005d58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d003      	beq.n	8005d68 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	f000 f963 	bl	800602c <HAL_CAN_TxMailbox1CompleteCallback>
 8005d66:	e016      	b.n	8005d96 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005d68:	69bb      	ldr	r3, [r7, #24]
 8005d6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d004      	beq.n	8005d7c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d74:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005d78:	627b      	str	r3, [r7, #36]	; 0x24
 8005d7a:	e00c      	b.n	8005d96 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005d7c:	69bb      	ldr	r3, [r7, #24]
 8005d7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d004      	beq.n	8005d90 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005d8c:	627b      	str	r3, [r7, #36]	; 0x24
 8005d8e:	e002      	b.n	8005d96 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f000 f969 	bl	8006068 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005d96:	69bb      	ldr	r3, [r7, #24]
 8005d98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d024      	beq.n	8005dea <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005da8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d003      	beq.n	8005dbc <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f000 f943 	bl	8006040 <HAL_CAN_TxMailbox2CompleteCallback>
 8005dba:	e016      	b.n	8005dea <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005dbc:	69bb      	ldr	r3, [r7, #24]
 8005dbe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d004      	beq.n	8005dd0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005dcc:	627b      	str	r3, [r7, #36]	; 0x24
 8005dce:	e00c      	b.n	8005dea <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005dd0:	69bb      	ldr	r3, [r7, #24]
 8005dd2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d004      	beq.n	8005de4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ddc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005de0:	627b      	str	r3, [r7, #36]	; 0x24
 8005de2:	e002      	b.n	8005dea <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f000 f949 	bl	800607c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005dea:	6a3b      	ldr	r3, [r7, #32]
 8005dec:	f003 0308 	and.w	r3, r3, #8
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d00c      	beq.n	8005e0e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	f003 0310 	and.w	r3, r3, #16
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d007      	beq.n	8005e0e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e00:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005e04:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	2210      	movs	r2, #16
 8005e0c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005e0e:	6a3b      	ldr	r3, [r7, #32]
 8005e10:	f003 0304 	and.w	r3, r3, #4
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d00b      	beq.n	8005e30 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	f003 0308 	and.w	r3, r3, #8
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d006      	beq.n	8005e30 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2208      	movs	r2, #8
 8005e28:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 f930 	bl	8006090 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005e30:	6a3b      	ldr	r3, [r7, #32]
 8005e32:	f003 0302 	and.w	r3, r3, #2
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d009      	beq.n	8005e4e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	f003 0303 	and.w	r3, r3, #3
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d002      	beq.n	8005e4e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f7fb fee9 	bl	8001c20 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005e4e:	6a3b      	ldr	r3, [r7, #32]
 8005e50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d00c      	beq.n	8005e72 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	f003 0310 	and.w	r3, r3, #16
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d007      	beq.n	8005e72 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e64:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005e68:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	2210      	movs	r2, #16
 8005e70:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005e72:	6a3b      	ldr	r3, [r7, #32]
 8005e74:	f003 0320 	and.w	r3, r3, #32
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d00b      	beq.n	8005e94 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	f003 0308 	and.w	r3, r3, #8
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d006      	beq.n	8005e94 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	2208      	movs	r2, #8
 8005e8c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 f912 	bl	80060b8 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005e94:	6a3b      	ldr	r3, [r7, #32]
 8005e96:	f003 0310 	and.w	r3, r3, #16
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d009      	beq.n	8005eb2 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	691b      	ldr	r3, [r3, #16]
 8005ea4:	f003 0303 	and.w	r3, r3, #3
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d002      	beq.n	8005eb2 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f000 f8f9 	bl	80060a4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005eb2:	6a3b      	ldr	r3, [r7, #32]
 8005eb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d00b      	beq.n	8005ed4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005ebc:	69fb      	ldr	r3, [r7, #28]
 8005ebe:	f003 0310 	and.w	r3, r3, #16
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d006      	beq.n	8005ed4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	2210      	movs	r2, #16
 8005ecc:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005ece:	6878      	ldr	r0, [r7, #4]
 8005ed0:	f000 f8fc 	bl	80060cc <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005ed4:	6a3b      	ldr	r3, [r7, #32]
 8005ed6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d00b      	beq.n	8005ef6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	f003 0308 	and.w	r3, r3, #8
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d006      	beq.n	8005ef6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2208      	movs	r2, #8
 8005eee:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f000 f8f5 	bl	80060e0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005ef6:	6a3b      	ldr	r3, [r7, #32]
 8005ef8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d07b      	beq.n	8005ff8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005f00:	69fb      	ldr	r3, [r7, #28]
 8005f02:	f003 0304 	and.w	r3, r3, #4
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d072      	beq.n	8005ff0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005f0a:	6a3b      	ldr	r3, [r7, #32]
 8005f0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d008      	beq.n	8005f26 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d003      	beq.n	8005f26 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f20:	f043 0301 	orr.w	r3, r3, #1
 8005f24:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005f26:	6a3b      	ldr	r3, [r7, #32]
 8005f28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d008      	beq.n	8005f42 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d003      	beq.n	8005f42 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f3c:	f043 0302 	orr.w	r3, r3, #2
 8005f40:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005f42:	6a3b      	ldr	r3, [r7, #32]
 8005f44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d008      	beq.n	8005f5e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d003      	beq.n	8005f5e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8005f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f58:	f043 0304 	orr.w	r3, r3, #4
 8005f5c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005f5e:	6a3b      	ldr	r3, [r7, #32]
 8005f60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d043      	beq.n	8005ff0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d03e      	beq.n	8005ff0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005f78:	2b60      	cmp	r3, #96	; 0x60
 8005f7a:	d02b      	beq.n	8005fd4 <HAL_CAN_IRQHandler+0x32a>
 8005f7c:	2b60      	cmp	r3, #96	; 0x60
 8005f7e:	d82e      	bhi.n	8005fde <HAL_CAN_IRQHandler+0x334>
 8005f80:	2b50      	cmp	r3, #80	; 0x50
 8005f82:	d022      	beq.n	8005fca <HAL_CAN_IRQHandler+0x320>
 8005f84:	2b50      	cmp	r3, #80	; 0x50
 8005f86:	d82a      	bhi.n	8005fde <HAL_CAN_IRQHandler+0x334>
 8005f88:	2b40      	cmp	r3, #64	; 0x40
 8005f8a:	d019      	beq.n	8005fc0 <HAL_CAN_IRQHandler+0x316>
 8005f8c:	2b40      	cmp	r3, #64	; 0x40
 8005f8e:	d826      	bhi.n	8005fde <HAL_CAN_IRQHandler+0x334>
 8005f90:	2b30      	cmp	r3, #48	; 0x30
 8005f92:	d010      	beq.n	8005fb6 <HAL_CAN_IRQHandler+0x30c>
 8005f94:	2b30      	cmp	r3, #48	; 0x30
 8005f96:	d822      	bhi.n	8005fde <HAL_CAN_IRQHandler+0x334>
 8005f98:	2b10      	cmp	r3, #16
 8005f9a:	d002      	beq.n	8005fa2 <HAL_CAN_IRQHandler+0x2f8>
 8005f9c:	2b20      	cmp	r3, #32
 8005f9e:	d005      	beq.n	8005fac <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005fa0:	e01d      	b.n	8005fde <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8005fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa4:	f043 0308 	orr.w	r3, r3, #8
 8005fa8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005faa:	e019      	b.n	8005fe0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8005fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fae:	f043 0310 	orr.w	r3, r3, #16
 8005fb2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005fb4:	e014      	b.n	8005fe0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb8:	f043 0320 	orr.w	r3, r3, #32
 8005fbc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005fbe:	e00f      	b.n	8005fe0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fc6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005fc8:	e00a      	b.n	8005fe0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8005fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fd0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005fd2:	e005      	b.n	8005fe0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fda:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005fdc:	e000      	b.n	8005fe0 <HAL_CAN_IRQHandler+0x336>
            break;
 8005fde:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	699a      	ldr	r2, [r3, #24]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005fee:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	2204      	movs	r2, #4
 8005ff6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d008      	beq.n	8006010 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006004:	431a      	orrs	r2, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f000 f872 	bl	80060f4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006010:	bf00      	nop
 8006012:	3728      	adds	r7, #40	; 0x28
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}

08006018 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006018:	b480      	push	{r7}
 800601a:	b083      	sub	sp, #12
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006020:	bf00      	nop
 8006022:	370c      	adds	r7, #12
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr

0800602c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800602c:	b480      	push	{r7}
 800602e:	b083      	sub	sp, #12
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006034:	bf00      	nop
 8006036:	370c      	adds	r7, #12
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr

08006040 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006040:	b480      	push	{r7}
 8006042:	b083      	sub	sp, #12
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8006048:	bf00      	nop
 800604a:	370c      	adds	r7, #12
 800604c:	46bd      	mov	sp, r7
 800604e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006052:	4770      	bx	lr

08006054 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800605c:	bf00      	nop
 800605e:	370c      	adds	r7, #12
 8006060:	46bd      	mov	sp, r7
 8006062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006066:	4770      	bx	lr

08006068 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006068:	b480      	push	{r7}
 800606a:	b083      	sub	sp, #12
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006070:	bf00      	nop
 8006072:	370c      	adds	r7, #12
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr

0800607c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006084:	bf00      	nop
 8006086:	370c      	adds	r7, #12
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80060c0:	bf00      	nop
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80060d4:	bf00      	nop
 80060d6:	370c      	adds	r7, #12
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80060e8:	bf00      	nop
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b083      	sub	sp, #12
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80060fc:	bf00      	nop
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006108:	b480      	push	{r7}
 800610a:	b085      	sub	sp, #20
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f003 0307 	and.w	r3, r3, #7
 8006116:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006118:	4b0c      	ldr	r3, [pc, #48]	; (800614c <__NVIC_SetPriorityGrouping+0x44>)
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800611e:	68ba      	ldr	r2, [r7, #8]
 8006120:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006124:	4013      	ands	r3, r2
 8006126:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006130:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006134:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006138:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800613a:	4a04      	ldr	r2, [pc, #16]	; (800614c <__NVIC_SetPriorityGrouping+0x44>)
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	60d3      	str	r3, [r2, #12]
}
 8006140:	bf00      	nop
 8006142:	3714      	adds	r7, #20
 8006144:	46bd      	mov	sp, r7
 8006146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614a:	4770      	bx	lr
 800614c:	e000ed00 	.word	0xe000ed00

08006150 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006150:	b480      	push	{r7}
 8006152:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006154:	4b04      	ldr	r3, [pc, #16]	; (8006168 <__NVIC_GetPriorityGrouping+0x18>)
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	0a1b      	lsrs	r3, r3, #8
 800615a:	f003 0307 	and.w	r3, r3, #7
}
 800615e:	4618      	mov	r0, r3
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr
 8006168:	e000ed00 	.word	0xe000ed00

0800616c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
 8006172:	4603      	mov	r3, r0
 8006174:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800617a:	2b00      	cmp	r3, #0
 800617c:	db0b      	blt.n	8006196 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800617e:	79fb      	ldrb	r3, [r7, #7]
 8006180:	f003 021f 	and.w	r2, r3, #31
 8006184:	4907      	ldr	r1, [pc, #28]	; (80061a4 <__NVIC_EnableIRQ+0x38>)
 8006186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800618a:	095b      	lsrs	r3, r3, #5
 800618c:	2001      	movs	r0, #1
 800618e:	fa00 f202 	lsl.w	r2, r0, r2
 8006192:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006196:	bf00      	nop
 8006198:	370c      	adds	r7, #12
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr
 80061a2:	bf00      	nop
 80061a4:	e000e100 	.word	0xe000e100

080061a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b083      	sub	sp, #12
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	4603      	mov	r3, r0
 80061b0:	6039      	str	r1, [r7, #0]
 80061b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80061b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	db0a      	blt.n	80061d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	b2da      	uxtb	r2, r3
 80061c0:	490c      	ldr	r1, [pc, #48]	; (80061f4 <__NVIC_SetPriority+0x4c>)
 80061c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80061c6:	0112      	lsls	r2, r2, #4
 80061c8:	b2d2      	uxtb	r2, r2
 80061ca:	440b      	add	r3, r1
 80061cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80061d0:	e00a      	b.n	80061e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	b2da      	uxtb	r2, r3
 80061d6:	4908      	ldr	r1, [pc, #32]	; (80061f8 <__NVIC_SetPriority+0x50>)
 80061d8:	79fb      	ldrb	r3, [r7, #7]
 80061da:	f003 030f 	and.w	r3, r3, #15
 80061de:	3b04      	subs	r3, #4
 80061e0:	0112      	lsls	r2, r2, #4
 80061e2:	b2d2      	uxtb	r2, r2
 80061e4:	440b      	add	r3, r1
 80061e6:	761a      	strb	r2, [r3, #24]
}
 80061e8:	bf00      	nop
 80061ea:	370c      	adds	r7, #12
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr
 80061f4:	e000e100 	.word	0xe000e100
 80061f8:	e000ed00 	.word	0xe000ed00

080061fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b089      	sub	sp, #36	; 0x24
 8006200:	af00      	add	r7, sp, #0
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f003 0307 	and.w	r3, r3, #7
 800620e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006210:	69fb      	ldr	r3, [r7, #28]
 8006212:	f1c3 0307 	rsb	r3, r3, #7
 8006216:	2b04      	cmp	r3, #4
 8006218:	bf28      	it	cs
 800621a:	2304      	movcs	r3, #4
 800621c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	3304      	adds	r3, #4
 8006222:	2b06      	cmp	r3, #6
 8006224:	d902      	bls.n	800622c <NVIC_EncodePriority+0x30>
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	3b03      	subs	r3, #3
 800622a:	e000      	b.n	800622e <NVIC_EncodePriority+0x32>
 800622c:	2300      	movs	r3, #0
 800622e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006230:	f04f 32ff 	mov.w	r2, #4294967295
 8006234:	69bb      	ldr	r3, [r7, #24]
 8006236:	fa02 f303 	lsl.w	r3, r2, r3
 800623a:	43da      	mvns	r2, r3
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	401a      	ands	r2, r3
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006244:	f04f 31ff 	mov.w	r1, #4294967295
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	fa01 f303 	lsl.w	r3, r1, r3
 800624e:	43d9      	mvns	r1, r3
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006254:	4313      	orrs	r3, r2
         );
}
 8006256:	4618      	mov	r0, r3
 8006258:	3724      	adds	r7, #36	; 0x24
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr
	...

08006264 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b082      	sub	sp, #8
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	3b01      	subs	r3, #1
 8006270:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006274:	d301      	bcc.n	800627a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006276:	2301      	movs	r3, #1
 8006278:	e00f      	b.n	800629a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800627a:	4a0a      	ldr	r2, [pc, #40]	; (80062a4 <SysTick_Config+0x40>)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	3b01      	subs	r3, #1
 8006280:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006282:	210f      	movs	r1, #15
 8006284:	f04f 30ff 	mov.w	r0, #4294967295
 8006288:	f7ff ff8e 	bl	80061a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800628c:	4b05      	ldr	r3, [pc, #20]	; (80062a4 <SysTick_Config+0x40>)
 800628e:	2200      	movs	r2, #0
 8006290:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006292:	4b04      	ldr	r3, [pc, #16]	; (80062a4 <SysTick_Config+0x40>)
 8006294:	2207      	movs	r2, #7
 8006296:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	3708      	adds	r7, #8
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	e000e010 	.word	0xe000e010

080062a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b082      	sub	sp, #8
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	f7ff ff29 	bl	8006108 <__NVIC_SetPriorityGrouping>
}
 80062b6:	bf00      	nop
 80062b8:	3708      	adds	r7, #8
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}

080062be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80062be:	b580      	push	{r7, lr}
 80062c0:	b086      	sub	sp, #24
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	4603      	mov	r3, r0
 80062c6:	60b9      	str	r1, [r7, #8]
 80062c8:	607a      	str	r2, [r7, #4]
 80062ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80062cc:	2300      	movs	r3, #0
 80062ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80062d0:	f7ff ff3e 	bl	8006150 <__NVIC_GetPriorityGrouping>
 80062d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80062d6:	687a      	ldr	r2, [r7, #4]
 80062d8:	68b9      	ldr	r1, [r7, #8]
 80062da:	6978      	ldr	r0, [r7, #20]
 80062dc:	f7ff ff8e 	bl	80061fc <NVIC_EncodePriority>
 80062e0:	4602      	mov	r2, r0
 80062e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80062e6:	4611      	mov	r1, r2
 80062e8:	4618      	mov	r0, r3
 80062ea:	f7ff ff5d 	bl	80061a8 <__NVIC_SetPriority>
}
 80062ee:	bf00      	nop
 80062f0:	3718      	adds	r7, #24
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}

080062f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80062f6:	b580      	push	{r7, lr}
 80062f8:	b082      	sub	sp, #8
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	4603      	mov	r3, r0
 80062fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006300:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006304:	4618      	mov	r0, r3
 8006306:	f7ff ff31 	bl	800616c <__NVIC_EnableIRQ>
}
 800630a:	bf00      	nop
 800630c:	3708      	adds	r7, #8
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}

08006312 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006312:	b580      	push	{r7, lr}
 8006314:	b082      	sub	sp, #8
 8006316:	af00      	add	r7, sp, #0
 8006318:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f7ff ffa2 	bl	8006264 <SysTick_Config>
 8006320:	4603      	mov	r3, r0
}
 8006322:	4618      	mov	r0, r3
 8006324:	3708      	adds	r7, #8
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}

0800632a <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800632a:	b580      	push	{r7, lr}
 800632c:	b084      	sub	sp, #16
 800632e:	af00      	add	r7, sp, #0
 8006330:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006332:	2300      	movs	r3, #0
 8006334:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d101      	bne.n	8006340 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	e037      	b.n	80063b0 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2202      	movs	r2, #2
 8006344:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006356:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800635a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8006364:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	68db      	ldr	r3, [r3, #12]
 800636a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006370:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	695b      	ldr	r3, [r3, #20]
 8006376:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800637c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	69db      	ldr	r3, [r3, #28]
 8006382:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006384:	68fa      	ldr	r2, [r7, #12]
 8006386:	4313      	orrs	r3, r2
 8006388:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	68fa      	ldr	r2, [r7, #12]
 8006390:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8006392:	6878      	ldr	r0, [r7, #4]
 8006394:	f000 f9b8 	bl	8006708 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2200      	movs	r2, #0
 800639c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80063ae:	2300      	movs	r3, #0
}  
 80063b0:	4618      	mov	r0, r3
 80063b2:	3710      	adds	r7, #16
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}

080063b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b086      	sub	sp, #24
 80063bc:	af00      	add	r7, sp, #0
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	607a      	str	r2, [r7, #4]
 80063c4:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80063c6:	2300      	movs	r3, #0
 80063c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d101      	bne.n	80063d8 <HAL_DMA_Start_IT+0x20>
 80063d4:	2302      	movs	r3, #2
 80063d6:	e04a      	b.n	800646e <HAL_DMA_Start_IT+0xb6>
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2201      	movs	r2, #1
 80063dc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d13a      	bne.n	8006460 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2202      	movs	r2, #2
 80063ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2200      	movs	r2, #0
 80063f6:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f022 0201 	bic.w	r2, r2, #1
 8006406:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	68b9      	ldr	r1, [r7, #8]
 800640e:	68f8      	ldr	r0, [r7, #12]
 8006410:	f000 f94b 	bl	80066aa <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006418:	2b00      	cmp	r3, #0
 800641a:	d008      	beq.n	800642e <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f042 020e 	orr.w	r2, r2, #14
 800642a:	601a      	str	r2, [r3, #0]
 800642c:	e00f      	b.n	800644e <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f042 020a 	orr.w	r2, r2, #10
 800643c:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f022 0204 	bic.w	r2, r2, #4
 800644c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	681a      	ldr	r2, [r3, #0]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f042 0201 	orr.w	r2, r2, #1
 800645c:	601a      	str	r2, [r3, #0]
 800645e:	e005      	b.n	800646c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2200      	movs	r2, #0
 8006464:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8006468:	2302      	movs	r3, #2
 800646a:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 800646c:	7dfb      	ldrb	r3, [r7, #23]
} 
 800646e:	4618      	mov	r0, r3
 8006470:	3718      	adds	r7, #24
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}

08006476 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006476:	b480      	push	{r7}
 8006478:	b083      	sub	sp, #12
 800647a:	af00      	add	r7, sp, #0
 800647c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006484:	2b02      	cmp	r3, #2
 8006486:	d008      	beq.n	800649a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2204      	movs	r2, #4
 800648c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	e020      	b.n	80064dc <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f022 020e 	bic.w	r2, r2, #14
 80064a8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	681a      	ldr	r2, [r3, #0]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f022 0201 	bic.w	r2, r2, #1
 80064b8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064c2:	2101      	movs	r1, #1
 80064c4:	fa01 f202 	lsl.w	r2, r1, r2
 80064c8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2201      	movs	r2, #1
 80064ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80064da:	2300      	movs	r3, #0
}
 80064dc:	4618      	mov	r0, r3
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b084      	sub	sp, #16
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064f0:	2300      	movs	r3, #0
 80064f2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80064fa:	2b02      	cmp	r3, #2
 80064fc:	d005      	beq.n	800650a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2204      	movs	r2, #4
 8006502:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006504:	2301      	movs	r3, #1
 8006506:	73fb      	strb	r3, [r7, #15]
 8006508:	e027      	b.n	800655a <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f022 020e 	bic.w	r2, r2, #14
 8006518:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f022 0201 	bic.w	r2, r2, #1
 8006528:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006532:	2101      	movs	r1, #1
 8006534:	fa01 f202 	lsl.w	r2, r1, r2
 8006538:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2201      	movs	r2, #1
 800653e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800654e:	2b00      	cmp	r3, #0
 8006550:	d003      	beq.n	800655a <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	4798      	blx	r3
    } 
  }
  return status;
 800655a:	7bfb      	ldrb	r3, [r7, #15]
}
 800655c:	4618      	mov	r0, r3
 800655e:	3710      	adds	r7, #16
 8006560:	46bd      	mov	sp, r7
 8006562:	bd80      	pop	{r7, pc}

08006564 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b084      	sub	sp, #16
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006580:	2204      	movs	r2, #4
 8006582:	409a      	lsls	r2, r3
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	4013      	ands	r3, r2
 8006588:	2b00      	cmp	r3, #0
 800658a:	d024      	beq.n	80065d6 <HAL_DMA_IRQHandler+0x72>
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	f003 0304 	and.w	r3, r3, #4
 8006592:	2b00      	cmp	r3, #0
 8006594:	d01f      	beq.n	80065d6 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f003 0320 	and.w	r3, r3, #32
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d107      	bne.n	80065b4 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f022 0204 	bic.w	r2, r2, #4
 80065b2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065bc:	2104      	movs	r1, #4
 80065be:	fa01 f202 	lsl.w	r2, r1, r2
 80065c2:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d06a      	beq.n	80066a2 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80065d4:	e065      	b.n	80066a2 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065da:	2202      	movs	r2, #2
 80065dc:	409a      	lsls	r2, r3
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	4013      	ands	r3, r2
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d02c      	beq.n	8006640 <HAL_DMA_IRQHandler+0xdc>
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	f003 0302 	and.w	r3, r3, #2
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d027      	beq.n	8006640 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 0320 	and.w	r3, r3, #32
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d10b      	bne.n	8006616 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f022 020a 	bic.w	r2, r2, #10
 800660c:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2201      	movs	r2, #1
 8006612:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800661e:	2102      	movs	r1, #2
 8006620:	fa01 f202 	lsl.w	r2, r1, r2
 8006624:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006632:	2b00      	cmp	r3, #0
 8006634:	d035      	beq.n	80066a2 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800663e:	e030      	b.n	80066a2 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006644:	2208      	movs	r2, #8
 8006646:	409a      	lsls	r2, r3
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	4013      	ands	r3, r2
 800664c:	2b00      	cmp	r3, #0
 800664e:	d028      	beq.n	80066a2 <HAL_DMA_IRQHandler+0x13e>
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	f003 0308 	and.w	r3, r3, #8
 8006656:	2b00      	cmp	r3, #0
 8006658:	d023      	beq.n	80066a2 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f022 020e 	bic.w	r2, r2, #14
 8006668:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006672:	2101      	movs	r1, #1
 8006674:	fa01 f202 	lsl.w	r2, r1, r2
 8006678:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2201      	movs	r2, #1
 800667e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2201      	movs	r2, #1
 8006684:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2200      	movs	r2, #0
 800668c:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006694:	2b00      	cmp	r3, #0
 8006696:	d004      	beq.n	80066a2 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800669c:	6878      	ldr	r0, [r7, #4]
 800669e:	4798      	blx	r3
    }
  }
}  
 80066a0:	e7ff      	b.n	80066a2 <HAL_DMA_IRQHandler+0x13e>
 80066a2:	bf00      	nop
 80066a4:	3710      	adds	r7, #16
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}

080066aa <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80066aa:	b480      	push	{r7}
 80066ac:	b085      	sub	sp, #20
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	60f8      	str	r0, [r7, #12]
 80066b2:	60b9      	str	r1, [r7, #8]
 80066b4:	607a      	str	r2, [r7, #4]
 80066b6:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066c0:	2101      	movs	r1, #1
 80066c2:	fa01 f202 	lsl.w	r2, r1, r2
 80066c6:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	683a      	ldr	r2, [r7, #0]
 80066ce:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	2b10      	cmp	r3, #16
 80066d6:	d108      	bne.n	80066ea <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	687a      	ldr	r2, [r7, #4]
 80066de:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	68ba      	ldr	r2, [r7, #8]
 80066e6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80066e8:	e007      	b.n	80066fa <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	68ba      	ldr	r2, [r7, #8]
 80066f0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	687a      	ldr	r2, [r7, #4]
 80066f8:	60da      	str	r2, [r3, #12]
}
 80066fa:	bf00      	nop
 80066fc:	3714      	adds	r7, #20
 80066fe:	46bd      	mov	sp, r7
 8006700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006704:	4770      	bx	lr
	...

08006708 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006708:	b480      	push	{r7}
 800670a:	b083      	sub	sp, #12
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	461a      	mov	r2, r3
 8006716:	4b14      	ldr	r3, [pc, #80]	; (8006768 <DMA_CalcBaseAndBitshift+0x60>)
 8006718:	429a      	cmp	r2, r3
 800671a:	d80f      	bhi.n	800673c <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	461a      	mov	r2, r3
 8006722:	4b12      	ldr	r3, [pc, #72]	; (800676c <DMA_CalcBaseAndBitshift+0x64>)
 8006724:	4413      	add	r3, r2
 8006726:	4a12      	ldr	r2, [pc, #72]	; (8006770 <DMA_CalcBaseAndBitshift+0x68>)
 8006728:	fba2 2303 	umull	r2, r3, r2, r3
 800672c:	091b      	lsrs	r3, r3, #4
 800672e:	009a      	lsls	r2, r3, #2
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	4a0f      	ldr	r2, [pc, #60]	; (8006774 <DMA_CalcBaseAndBitshift+0x6c>)
 8006738:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800673a:	e00e      	b.n	800675a <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	461a      	mov	r2, r3
 8006742:	4b0d      	ldr	r3, [pc, #52]	; (8006778 <DMA_CalcBaseAndBitshift+0x70>)
 8006744:	4413      	add	r3, r2
 8006746:	4a0a      	ldr	r2, [pc, #40]	; (8006770 <DMA_CalcBaseAndBitshift+0x68>)
 8006748:	fba2 2303 	umull	r2, r3, r2, r3
 800674c:	091b      	lsrs	r3, r3, #4
 800674e:	009a      	lsls	r2, r3, #2
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	4a09      	ldr	r2, [pc, #36]	; (800677c <DMA_CalcBaseAndBitshift+0x74>)
 8006758:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800675a:	bf00      	nop
 800675c:	370c      	adds	r7, #12
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr
 8006766:	bf00      	nop
 8006768:	40020407 	.word	0x40020407
 800676c:	bffdfff8 	.word	0xbffdfff8
 8006770:	cccccccd 	.word	0xcccccccd
 8006774:	40020000 	.word	0x40020000
 8006778:	bffdfbf8 	.word	0xbffdfbf8
 800677c:	40020400 	.word	0x40020400

08006780 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006780:	b480      	push	{r7}
 8006782:	b087      	sub	sp, #28
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
 8006788:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800678a:	2300      	movs	r3, #0
 800678c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800678e:	e154      	b.n	8006a3a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	2101      	movs	r1, #1
 8006796:	697b      	ldr	r3, [r7, #20]
 8006798:	fa01 f303 	lsl.w	r3, r1, r3
 800679c:	4013      	ands	r3, r2
 800679e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	f000 8146 	beq.w	8006a34 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	f003 0303 	and.w	r3, r3, #3
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d005      	beq.n	80067c0 <HAL_GPIO_Init+0x40>
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	f003 0303 	and.w	r3, r3, #3
 80067bc:	2b02      	cmp	r3, #2
 80067be:	d130      	bne.n	8006822 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	689b      	ldr	r3, [r3, #8]
 80067c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	005b      	lsls	r3, r3, #1
 80067ca:	2203      	movs	r2, #3
 80067cc:	fa02 f303 	lsl.w	r3, r2, r3
 80067d0:	43db      	mvns	r3, r3
 80067d2:	693a      	ldr	r2, [r7, #16]
 80067d4:	4013      	ands	r3, r2
 80067d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	68da      	ldr	r2, [r3, #12]
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	005b      	lsls	r3, r3, #1
 80067e0:	fa02 f303 	lsl.w	r3, r2, r3
 80067e4:	693a      	ldr	r2, [r7, #16]
 80067e6:	4313      	orrs	r3, r2
 80067e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80067f6:	2201      	movs	r2, #1
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	fa02 f303 	lsl.w	r3, r2, r3
 80067fe:	43db      	mvns	r3, r3
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	4013      	ands	r3, r2
 8006804:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	091b      	lsrs	r3, r3, #4
 800680c:	f003 0201 	and.w	r2, r3, #1
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	fa02 f303 	lsl.w	r3, r2, r3
 8006816:	693a      	ldr	r2, [r7, #16]
 8006818:	4313      	orrs	r3, r2
 800681a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	693a      	ldr	r2, [r7, #16]
 8006820:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	f003 0303 	and.w	r3, r3, #3
 800682a:	2b03      	cmp	r3, #3
 800682c:	d017      	beq.n	800685e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	005b      	lsls	r3, r3, #1
 8006838:	2203      	movs	r2, #3
 800683a:	fa02 f303 	lsl.w	r3, r2, r3
 800683e:	43db      	mvns	r3, r3
 8006840:	693a      	ldr	r2, [r7, #16]
 8006842:	4013      	ands	r3, r2
 8006844:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	689a      	ldr	r2, [r3, #8]
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	005b      	lsls	r3, r3, #1
 800684e:	fa02 f303 	lsl.w	r3, r2, r3
 8006852:	693a      	ldr	r2, [r7, #16]
 8006854:	4313      	orrs	r3, r2
 8006856:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	693a      	ldr	r2, [r7, #16]
 800685c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	f003 0303 	and.w	r3, r3, #3
 8006866:	2b02      	cmp	r3, #2
 8006868:	d123      	bne.n	80068b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	08da      	lsrs	r2, r3, #3
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	3208      	adds	r2, #8
 8006872:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006876:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	f003 0307 	and.w	r3, r3, #7
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	220f      	movs	r2, #15
 8006882:	fa02 f303 	lsl.w	r3, r2, r3
 8006886:	43db      	mvns	r3, r3
 8006888:	693a      	ldr	r2, [r7, #16]
 800688a:	4013      	ands	r3, r2
 800688c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	691a      	ldr	r2, [r3, #16]
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	f003 0307 	and.w	r3, r3, #7
 8006898:	009b      	lsls	r3, r3, #2
 800689a:	fa02 f303 	lsl.w	r3, r2, r3
 800689e:	693a      	ldr	r2, [r7, #16]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	08da      	lsrs	r2, r3, #3
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	3208      	adds	r2, #8
 80068ac:	6939      	ldr	r1, [r7, #16]
 80068ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	005b      	lsls	r3, r3, #1
 80068bc:	2203      	movs	r2, #3
 80068be:	fa02 f303 	lsl.w	r3, r2, r3
 80068c2:	43db      	mvns	r3, r3
 80068c4:	693a      	ldr	r2, [r7, #16]
 80068c6:	4013      	ands	r3, r2
 80068c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	f003 0203 	and.w	r2, r3, #3
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	005b      	lsls	r3, r3, #1
 80068d6:	fa02 f303 	lsl.w	r3, r2, r3
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	4313      	orrs	r3, r2
 80068de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	693a      	ldr	r2, [r7, #16]
 80068e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	f000 80a0 	beq.w	8006a34 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068f4:	4b58      	ldr	r3, [pc, #352]	; (8006a58 <HAL_GPIO_Init+0x2d8>)
 80068f6:	699b      	ldr	r3, [r3, #24]
 80068f8:	4a57      	ldr	r2, [pc, #348]	; (8006a58 <HAL_GPIO_Init+0x2d8>)
 80068fa:	f043 0301 	orr.w	r3, r3, #1
 80068fe:	6193      	str	r3, [r2, #24]
 8006900:	4b55      	ldr	r3, [pc, #340]	; (8006a58 <HAL_GPIO_Init+0x2d8>)
 8006902:	699b      	ldr	r3, [r3, #24]
 8006904:	f003 0301 	and.w	r3, r3, #1
 8006908:	60bb      	str	r3, [r7, #8]
 800690a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800690c:	4a53      	ldr	r2, [pc, #332]	; (8006a5c <HAL_GPIO_Init+0x2dc>)
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	089b      	lsrs	r3, r3, #2
 8006912:	3302      	adds	r3, #2
 8006914:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006918:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	f003 0303 	and.w	r3, r3, #3
 8006920:	009b      	lsls	r3, r3, #2
 8006922:	220f      	movs	r2, #15
 8006924:	fa02 f303 	lsl.w	r3, r2, r3
 8006928:	43db      	mvns	r3, r3
 800692a:	693a      	ldr	r2, [r7, #16]
 800692c:	4013      	ands	r3, r2
 800692e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006936:	d019      	beq.n	800696c <HAL_GPIO_Init+0x1ec>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	4a49      	ldr	r2, [pc, #292]	; (8006a60 <HAL_GPIO_Init+0x2e0>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d013      	beq.n	8006968 <HAL_GPIO_Init+0x1e8>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	4a48      	ldr	r2, [pc, #288]	; (8006a64 <HAL_GPIO_Init+0x2e4>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d00d      	beq.n	8006964 <HAL_GPIO_Init+0x1e4>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	4a47      	ldr	r2, [pc, #284]	; (8006a68 <HAL_GPIO_Init+0x2e8>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d007      	beq.n	8006960 <HAL_GPIO_Init+0x1e0>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	4a46      	ldr	r2, [pc, #280]	; (8006a6c <HAL_GPIO_Init+0x2ec>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d101      	bne.n	800695c <HAL_GPIO_Init+0x1dc>
 8006958:	2304      	movs	r3, #4
 800695a:	e008      	b.n	800696e <HAL_GPIO_Init+0x1ee>
 800695c:	2305      	movs	r3, #5
 800695e:	e006      	b.n	800696e <HAL_GPIO_Init+0x1ee>
 8006960:	2303      	movs	r3, #3
 8006962:	e004      	b.n	800696e <HAL_GPIO_Init+0x1ee>
 8006964:	2302      	movs	r3, #2
 8006966:	e002      	b.n	800696e <HAL_GPIO_Init+0x1ee>
 8006968:	2301      	movs	r3, #1
 800696a:	e000      	b.n	800696e <HAL_GPIO_Init+0x1ee>
 800696c:	2300      	movs	r3, #0
 800696e:	697a      	ldr	r2, [r7, #20]
 8006970:	f002 0203 	and.w	r2, r2, #3
 8006974:	0092      	lsls	r2, r2, #2
 8006976:	4093      	lsls	r3, r2
 8006978:	693a      	ldr	r2, [r7, #16]
 800697a:	4313      	orrs	r3, r2
 800697c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800697e:	4937      	ldr	r1, [pc, #220]	; (8006a5c <HAL_GPIO_Init+0x2dc>)
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	089b      	lsrs	r3, r3, #2
 8006984:	3302      	adds	r3, #2
 8006986:	693a      	ldr	r2, [r7, #16]
 8006988:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800698c:	4b38      	ldr	r3, [pc, #224]	; (8006a70 <HAL_GPIO_Init+0x2f0>)
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	43db      	mvns	r3, r3
 8006996:	693a      	ldr	r2, [r7, #16]
 8006998:	4013      	ands	r3, r2
 800699a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d003      	beq.n	80069b0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80069a8:	693a      	ldr	r2, [r7, #16]
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	4313      	orrs	r3, r2
 80069ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80069b0:	4a2f      	ldr	r2, [pc, #188]	; (8006a70 <HAL_GPIO_Init+0x2f0>)
 80069b2:	693b      	ldr	r3, [r7, #16]
 80069b4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80069b6:	4b2e      	ldr	r3, [pc, #184]	; (8006a70 <HAL_GPIO_Init+0x2f0>)
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	43db      	mvns	r3, r3
 80069c0:	693a      	ldr	r2, [r7, #16]
 80069c2:	4013      	ands	r3, r2
 80069c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d003      	beq.n	80069da <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80069d2:	693a      	ldr	r2, [r7, #16]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80069da:	4a25      	ldr	r2, [pc, #148]	; (8006a70 <HAL_GPIO_Init+0x2f0>)
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80069e0:	4b23      	ldr	r3, [pc, #140]	; (8006a70 <HAL_GPIO_Init+0x2f0>)
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	43db      	mvns	r3, r3
 80069ea:	693a      	ldr	r2, [r7, #16]
 80069ec:	4013      	ands	r3, r2
 80069ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d003      	beq.n	8006a04 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80069fc:	693a      	ldr	r2, [r7, #16]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	4313      	orrs	r3, r2
 8006a02:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8006a04:	4a1a      	ldr	r2, [pc, #104]	; (8006a70 <HAL_GPIO_Init+0x2f0>)
 8006a06:	693b      	ldr	r3, [r7, #16]
 8006a08:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006a0a:	4b19      	ldr	r3, [pc, #100]	; (8006a70 <HAL_GPIO_Init+0x2f0>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	43db      	mvns	r3, r3
 8006a14:	693a      	ldr	r2, [r7, #16]
 8006a16:	4013      	ands	r3, r2
 8006a18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d003      	beq.n	8006a2e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006a26:	693a      	ldr	r2, [r7, #16]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	4313      	orrs	r3, r2
 8006a2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006a2e:	4a10      	ldr	r2, [pc, #64]	; (8006a70 <HAL_GPIO_Init+0x2f0>)
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	3301      	adds	r3, #1
 8006a38:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	697b      	ldr	r3, [r7, #20]
 8006a40:	fa22 f303 	lsr.w	r3, r2, r3
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	f47f aea3 	bne.w	8006790 <HAL_GPIO_Init+0x10>
  }
}
 8006a4a:	bf00      	nop
 8006a4c:	bf00      	nop
 8006a4e:	371c      	adds	r7, #28
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr
 8006a58:	40021000 	.word	0x40021000
 8006a5c:	40010000 	.word	0x40010000
 8006a60:	48000400 	.word	0x48000400
 8006a64:	48000800 	.word	0x48000800
 8006a68:	48000c00 	.word	0x48000c00
 8006a6c:	48001000 	.word	0x48001000
 8006a70:	40010400 	.word	0x40010400

08006a74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b085      	sub	sp, #20
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
 8006a7c:	460b      	mov	r3, r1
 8006a7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	691a      	ldr	r2, [r3, #16]
 8006a84:	887b      	ldrh	r3, [r7, #2]
 8006a86:	4013      	ands	r3, r2
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d002      	beq.n	8006a92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	73fb      	strb	r3, [r7, #15]
 8006a90:	e001      	b.n	8006a96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006a92:	2300      	movs	r3, #0
 8006a94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3714      	adds	r7, #20
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	460b      	mov	r3, r1
 8006aae:	807b      	strh	r3, [r7, #2]
 8006ab0:	4613      	mov	r3, r2
 8006ab2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006ab4:	787b      	ldrb	r3, [r7, #1]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d003      	beq.n	8006ac2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006aba:	887a      	ldrh	r2, [r7, #2]
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006ac0:	e002      	b.n	8006ac8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006ac2:	887a      	ldrh	r2, [r7, #2]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006ac8:	bf00      	nop
 8006aca:	370c      	adds	r7, #12
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006ae0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006ae4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006ae6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006aea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d102      	bne.n	8006afa <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8006af4:	2301      	movs	r3, #1
 8006af6:	f001 b823 	b.w	8007b40 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006afa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006afe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f003 0301 	and.w	r3, r3, #1
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	f000 817d 	beq.w	8006e0a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006b10:	4bbc      	ldr	r3, [pc, #752]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	f003 030c 	and.w	r3, r3, #12
 8006b18:	2b04      	cmp	r3, #4
 8006b1a:	d00c      	beq.n	8006b36 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006b1c:	4bb9      	ldr	r3, [pc, #740]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	f003 030c 	and.w	r3, r3, #12
 8006b24:	2b08      	cmp	r3, #8
 8006b26:	d15c      	bne.n	8006be2 <HAL_RCC_OscConfig+0x10e>
 8006b28:	4bb6      	ldr	r3, [pc, #728]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b34:	d155      	bne.n	8006be2 <HAL_RCC_OscConfig+0x10e>
 8006b36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006b3a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b3e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8006b42:	fa93 f3a3 	rbit	r3, r3
 8006b46:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006b4a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b4e:	fab3 f383 	clz	r3, r3
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	095b      	lsrs	r3, r3, #5
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	f043 0301 	orr.w	r3, r3, #1
 8006b5c:	b2db      	uxtb	r3, r3
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d102      	bne.n	8006b68 <HAL_RCC_OscConfig+0x94>
 8006b62:	4ba8      	ldr	r3, [pc, #672]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	e015      	b.n	8006b94 <HAL_RCC_OscConfig+0xc0>
 8006b68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006b6c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b70:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8006b74:	fa93 f3a3 	rbit	r3, r3
 8006b78:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8006b7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006b80:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8006b84:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8006b88:	fa93 f3a3 	rbit	r3, r3
 8006b8c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8006b90:	4b9c      	ldr	r3, [pc, #624]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006b92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b94:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006b98:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8006b9c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8006ba0:	fa92 f2a2 	rbit	r2, r2
 8006ba4:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8006ba8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8006bac:	fab2 f282 	clz	r2, r2
 8006bb0:	b2d2      	uxtb	r2, r2
 8006bb2:	f042 0220 	orr.w	r2, r2, #32
 8006bb6:	b2d2      	uxtb	r2, r2
 8006bb8:	f002 021f 	and.w	r2, r2, #31
 8006bbc:	2101      	movs	r1, #1
 8006bbe:	fa01 f202 	lsl.w	r2, r1, r2
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	f000 811f 	beq.w	8006e08 <HAL_RCC_OscConfig+0x334>
 8006bca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006bce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	f040 8116 	bne.w	8006e08 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8006bdc:	2301      	movs	r3, #1
 8006bde:	f000 bfaf 	b.w	8007b40 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006be2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006be6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bf2:	d106      	bne.n	8006c02 <HAL_RCC_OscConfig+0x12e>
 8006bf4:	4b83      	ldr	r3, [pc, #524]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4a82      	ldr	r2, [pc, #520]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006bfa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bfe:	6013      	str	r3, [r2, #0]
 8006c00:	e036      	b.n	8006c70 <HAL_RCC_OscConfig+0x19c>
 8006c02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006c06:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d10c      	bne.n	8006c2c <HAL_RCC_OscConfig+0x158>
 8006c12:	4b7c      	ldr	r3, [pc, #496]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4a7b      	ldr	r2, [pc, #492]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006c18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c1c:	6013      	str	r3, [r2, #0]
 8006c1e:	4b79      	ldr	r3, [pc, #484]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4a78      	ldr	r2, [pc, #480]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006c24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c28:	6013      	str	r3, [r2, #0]
 8006c2a:	e021      	b.n	8006c70 <HAL_RCC_OscConfig+0x19c>
 8006c2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006c30:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006c3c:	d10c      	bne.n	8006c58 <HAL_RCC_OscConfig+0x184>
 8006c3e:	4b71      	ldr	r3, [pc, #452]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4a70      	ldr	r2, [pc, #448]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006c44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006c48:	6013      	str	r3, [r2, #0]
 8006c4a:	4b6e      	ldr	r3, [pc, #440]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a6d      	ldr	r2, [pc, #436]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006c50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c54:	6013      	str	r3, [r2, #0]
 8006c56:	e00b      	b.n	8006c70 <HAL_RCC_OscConfig+0x19c>
 8006c58:	4b6a      	ldr	r3, [pc, #424]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a69      	ldr	r2, [pc, #420]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006c5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c62:	6013      	str	r3, [r2, #0]
 8006c64:	4b67      	ldr	r3, [pc, #412]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a66      	ldr	r2, [pc, #408]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006c6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c6e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006c70:	4b64      	ldr	r3, [pc, #400]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c74:	f023 020f 	bic.w	r2, r3, #15
 8006c78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006c7c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	495f      	ldr	r1, [pc, #380]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006c86:	4313      	orrs	r3, r2
 8006c88:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006c8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006c8e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d059      	beq.n	8006d4e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c9a:	f7fd fb47 	bl	800432c <HAL_GetTick>
 8006c9e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ca2:	e00a      	b.n	8006cba <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006ca4:	f7fd fb42 	bl	800432c <HAL_GetTick>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006cae:	1ad3      	subs	r3, r2, r3
 8006cb0:	2b64      	cmp	r3, #100	; 0x64
 8006cb2:	d902      	bls.n	8006cba <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8006cb4:	2303      	movs	r3, #3
 8006cb6:	f000 bf43 	b.w	8007b40 <HAL_RCC_OscConfig+0x106c>
 8006cba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006cbe:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cc2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8006cc6:	fa93 f3a3 	rbit	r3, r3
 8006cca:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8006cce:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cd2:	fab3 f383 	clz	r3, r3
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	095b      	lsrs	r3, r3, #5
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	f043 0301 	orr.w	r3, r3, #1
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d102      	bne.n	8006cec <HAL_RCC_OscConfig+0x218>
 8006ce6:	4b47      	ldr	r3, [pc, #284]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	e015      	b.n	8006d18 <HAL_RCC_OscConfig+0x244>
 8006cec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006cf0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cf4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8006cf8:	fa93 f3a3 	rbit	r3, r3
 8006cfc:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8006d00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006d04:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8006d08:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8006d0c:	fa93 f3a3 	rbit	r3, r3
 8006d10:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8006d14:	4b3b      	ldr	r3, [pc, #236]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d18:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006d1c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8006d20:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8006d24:	fa92 f2a2 	rbit	r2, r2
 8006d28:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8006d2c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8006d30:	fab2 f282 	clz	r2, r2
 8006d34:	b2d2      	uxtb	r2, r2
 8006d36:	f042 0220 	orr.w	r2, r2, #32
 8006d3a:	b2d2      	uxtb	r2, r2
 8006d3c:	f002 021f 	and.w	r2, r2, #31
 8006d40:	2101      	movs	r1, #1
 8006d42:	fa01 f202 	lsl.w	r2, r1, r2
 8006d46:	4013      	ands	r3, r2
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d0ab      	beq.n	8006ca4 <HAL_RCC_OscConfig+0x1d0>
 8006d4c:	e05d      	b.n	8006e0a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d4e:	f7fd faed 	bl	800432c <HAL_GetTick>
 8006d52:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d56:	e00a      	b.n	8006d6e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d58:	f7fd fae8 	bl	800432c <HAL_GetTick>
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006d62:	1ad3      	subs	r3, r2, r3
 8006d64:	2b64      	cmp	r3, #100	; 0x64
 8006d66:	d902      	bls.n	8006d6e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8006d68:	2303      	movs	r3, #3
 8006d6a:	f000 bee9 	b.w	8007b40 <HAL_RCC_OscConfig+0x106c>
 8006d6e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006d72:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d76:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8006d7a:	fa93 f3a3 	rbit	r3, r3
 8006d7e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8006d82:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d86:	fab3 f383 	clz	r3, r3
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	095b      	lsrs	r3, r3, #5
 8006d8e:	b2db      	uxtb	r3, r3
 8006d90:	f043 0301 	orr.w	r3, r3, #1
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	2b01      	cmp	r3, #1
 8006d98:	d102      	bne.n	8006da0 <HAL_RCC_OscConfig+0x2cc>
 8006d9a:	4b1a      	ldr	r3, [pc, #104]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	e015      	b.n	8006dcc <HAL_RCC_OscConfig+0x2f8>
 8006da0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006da4:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006da8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8006dac:	fa93 f3a3 	rbit	r3, r3
 8006db0:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8006db4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006db8:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8006dbc:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8006dc0:	fa93 f3a3 	rbit	r3, r3
 8006dc4:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8006dc8:	4b0e      	ldr	r3, [pc, #56]	; (8006e04 <HAL_RCC_OscConfig+0x330>)
 8006dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dcc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006dd0:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8006dd4:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8006dd8:	fa92 f2a2 	rbit	r2, r2
 8006ddc:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8006de0:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8006de4:	fab2 f282 	clz	r2, r2
 8006de8:	b2d2      	uxtb	r2, r2
 8006dea:	f042 0220 	orr.w	r2, r2, #32
 8006dee:	b2d2      	uxtb	r2, r2
 8006df0:	f002 021f 	and.w	r2, r2, #31
 8006df4:	2101      	movs	r1, #1
 8006df6:	fa01 f202 	lsl.w	r2, r1, r2
 8006dfa:	4013      	ands	r3, r2
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d1ab      	bne.n	8006d58 <HAL_RCC_OscConfig+0x284>
 8006e00:	e003      	b.n	8006e0a <HAL_RCC_OscConfig+0x336>
 8006e02:	bf00      	nop
 8006e04:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006e0e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f003 0302 	and.w	r3, r3, #2
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	f000 817d 	beq.w	800711a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006e20:	4ba6      	ldr	r3, [pc, #664]	; (80070bc <HAL_RCC_OscConfig+0x5e8>)
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	f003 030c 	and.w	r3, r3, #12
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d00b      	beq.n	8006e44 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006e2c:	4ba3      	ldr	r3, [pc, #652]	; (80070bc <HAL_RCC_OscConfig+0x5e8>)
 8006e2e:	685b      	ldr	r3, [r3, #4]
 8006e30:	f003 030c 	and.w	r3, r3, #12
 8006e34:	2b08      	cmp	r3, #8
 8006e36:	d172      	bne.n	8006f1e <HAL_RCC_OscConfig+0x44a>
 8006e38:	4ba0      	ldr	r3, [pc, #640]	; (80070bc <HAL_RCC_OscConfig+0x5e8>)
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d16c      	bne.n	8006f1e <HAL_RCC_OscConfig+0x44a>
 8006e44:	2302      	movs	r3, #2
 8006e46:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e4a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8006e4e:	fa93 f3a3 	rbit	r3, r3
 8006e52:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8006e56:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e5a:	fab3 f383 	clz	r3, r3
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	095b      	lsrs	r3, r3, #5
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	f043 0301 	orr.w	r3, r3, #1
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d102      	bne.n	8006e74 <HAL_RCC_OscConfig+0x3a0>
 8006e6e:	4b93      	ldr	r3, [pc, #588]	; (80070bc <HAL_RCC_OscConfig+0x5e8>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	e013      	b.n	8006e9c <HAL_RCC_OscConfig+0x3c8>
 8006e74:	2302      	movs	r3, #2
 8006e76:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e7a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8006e7e:	fa93 f3a3 	rbit	r3, r3
 8006e82:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8006e86:	2302      	movs	r3, #2
 8006e88:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8006e8c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006e90:	fa93 f3a3 	rbit	r3, r3
 8006e94:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8006e98:	4b88      	ldr	r3, [pc, #544]	; (80070bc <HAL_RCC_OscConfig+0x5e8>)
 8006e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e9c:	2202      	movs	r2, #2
 8006e9e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8006ea2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8006ea6:	fa92 f2a2 	rbit	r2, r2
 8006eaa:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8006eae:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8006eb2:	fab2 f282 	clz	r2, r2
 8006eb6:	b2d2      	uxtb	r2, r2
 8006eb8:	f042 0220 	orr.w	r2, r2, #32
 8006ebc:	b2d2      	uxtb	r2, r2
 8006ebe:	f002 021f 	and.w	r2, r2, #31
 8006ec2:	2101      	movs	r1, #1
 8006ec4:	fa01 f202 	lsl.w	r2, r1, r2
 8006ec8:	4013      	ands	r3, r2
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d00a      	beq.n	8006ee4 <HAL_RCC_OscConfig+0x410>
 8006ece:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006ed2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	d002      	beq.n	8006ee4 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	f000 be2e 	b.w	8007b40 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ee4:	4b75      	ldr	r3, [pc, #468]	; (80070bc <HAL_RCC_OscConfig+0x5e8>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006eec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006ef0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	695b      	ldr	r3, [r3, #20]
 8006ef8:	21f8      	movs	r1, #248	; 0xf8
 8006efa:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006efe:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8006f02:	fa91 f1a1 	rbit	r1, r1
 8006f06:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8006f0a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8006f0e:	fab1 f181 	clz	r1, r1
 8006f12:	b2c9      	uxtb	r1, r1
 8006f14:	408b      	lsls	r3, r1
 8006f16:	4969      	ldr	r1, [pc, #420]	; (80070bc <HAL_RCC_OscConfig+0x5e8>)
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f1c:	e0fd      	b.n	800711a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006f1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006f22:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	f000 8088 	beq.w	8007040 <HAL_RCC_OscConfig+0x56c>
 8006f30:	2301      	movs	r3, #1
 8006f32:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f36:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8006f3a:	fa93 f3a3 	rbit	r3, r3
 8006f3e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8006f42:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f46:	fab3 f383 	clz	r3, r3
 8006f4a:	b2db      	uxtb	r3, r3
 8006f4c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006f50:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006f54:	009b      	lsls	r3, r3, #2
 8006f56:	461a      	mov	r2, r3
 8006f58:	2301      	movs	r3, #1
 8006f5a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f5c:	f7fd f9e6 	bl	800432c <HAL_GetTick>
 8006f60:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f64:	e00a      	b.n	8006f7c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006f66:	f7fd f9e1 	bl	800432c <HAL_GetTick>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006f70:	1ad3      	subs	r3, r2, r3
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d902      	bls.n	8006f7c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	f000 bde2 	b.w	8007b40 <HAL_RCC_OscConfig+0x106c>
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f82:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8006f86:	fa93 f3a3 	rbit	r3, r3
 8006f8a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8006f8e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f92:	fab3 f383 	clz	r3, r3
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	095b      	lsrs	r3, r3, #5
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	f043 0301 	orr.w	r3, r3, #1
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	d102      	bne.n	8006fac <HAL_RCC_OscConfig+0x4d8>
 8006fa6:	4b45      	ldr	r3, [pc, #276]	; (80070bc <HAL_RCC_OscConfig+0x5e8>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	e013      	b.n	8006fd4 <HAL_RCC_OscConfig+0x500>
 8006fac:	2302      	movs	r3, #2
 8006fae:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fb2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8006fb6:	fa93 f3a3 	rbit	r3, r3
 8006fba:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8006fbe:	2302      	movs	r3, #2
 8006fc0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8006fc4:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8006fc8:	fa93 f3a3 	rbit	r3, r3
 8006fcc:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8006fd0:	4b3a      	ldr	r3, [pc, #232]	; (80070bc <HAL_RCC_OscConfig+0x5e8>)
 8006fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd4:	2202      	movs	r2, #2
 8006fd6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8006fda:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8006fde:	fa92 f2a2 	rbit	r2, r2
 8006fe2:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8006fe6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8006fea:	fab2 f282 	clz	r2, r2
 8006fee:	b2d2      	uxtb	r2, r2
 8006ff0:	f042 0220 	orr.w	r2, r2, #32
 8006ff4:	b2d2      	uxtb	r2, r2
 8006ff6:	f002 021f 	and.w	r2, r2, #31
 8006ffa:	2101      	movs	r1, #1
 8006ffc:	fa01 f202 	lsl.w	r2, r1, r2
 8007000:	4013      	ands	r3, r2
 8007002:	2b00      	cmp	r3, #0
 8007004:	d0af      	beq.n	8006f66 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007006:	4b2d      	ldr	r3, [pc, #180]	; (80070bc <HAL_RCC_OscConfig+0x5e8>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800700e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007012:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	695b      	ldr	r3, [r3, #20]
 800701a:	21f8      	movs	r1, #248	; 0xf8
 800701c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007020:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8007024:	fa91 f1a1 	rbit	r1, r1
 8007028:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800702c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8007030:	fab1 f181 	clz	r1, r1
 8007034:	b2c9      	uxtb	r1, r1
 8007036:	408b      	lsls	r3, r1
 8007038:	4920      	ldr	r1, [pc, #128]	; (80070bc <HAL_RCC_OscConfig+0x5e8>)
 800703a:	4313      	orrs	r3, r2
 800703c:	600b      	str	r3, [r1, #0]
 800703e:	e06c      	b.n	800711a <HAL_RCC_OscConfig+0x646>
 8007040:	2301      	movs	r3, #1
 8007042:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007046:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800704a:	fa93 f3a3 	rbit	r3, r3
 800704e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8007052:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007056:	fab3 f383 	clz	r3, r3
 800705a:	b2db      	uxtb	r3, r3
 800705c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007060:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007064:	009b      	lsls	r3, r3, #2
 8007066:	461a      	mov	r2, r3
 8007068:	2300      	movs	r3, #0
 800706a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800706c:	f7fd f95e 	bl	800432c <HAL_GetTick>
 8007070:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007074:	e00a      	b.n	800708c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007076:	f7fd f959 	bl	800432c <HAL_GetTick>
 800707a:	4602      	mov	r2, r0
 800707c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007080:	1ad3      	subs	r3, r2, r3
 8007082:	2b02      	cmp	r3, #2
 8007084:	d902      	bls.n	800708c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8007086:	2303      	movs	r3, #3
 8007088:	f000 bd5a 	b.w	8007b40 <HAL_RCC_OscConfig+0x106c>
 800708c:	2302      	movs	r3, #2
 800708e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007092:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8007096:	fa93 f3a3 	rbit	r3, r3
 800709a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800709e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80070a2:	fab3 f383 	clz	r3, r3
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	095b      	lsrs	r3, r3, #5
 80070aa:	b2db      	uxtb	r3, r3
 80070ac:	f043 0301 	orr.w	r3, r3, #1
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d104      	bne.n	80070c0 <HAL_RCC_OscConfig+0x5ec>
 80070b6:	4b01      	ldr	r3, [pc, #4]	; (80070bc <HAL_RCC_OscConfig+0x5e8>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	e015      	b.n	80070e8 <HAL_RCC_OscConfig+0x614>
 80070bc:	40021000 	.word	0x40021000
 80070c0:	2302      	movs	r3, #2
 80070c2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80070ca:	fa93 f3a3 	rbit	r3, r3
 80070ce:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80070d2:	2302      	movs	r3, #2
 80070d4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80070d8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80070dc:	fa93 f3a3 	rbit	r3, r3
 80070e0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80070e4:	4bc8      	ldr	r3, [pc, #800]	; (8007408 <HAL_RCC_OscConfig+0x934>)
 80070e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e8:	2202      	movs	r2, #2
 80070ea:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80070ee:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80070f2:	fa92 f2a2 	rbit	r2, r2
 80070f6:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80070fa:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80070fe:	fab2 f282 	clz	r2, r2
 8007102:	b2d2      	uxtb	r2, r2
 8007104:	f042 0220 	orr.w	r2, r2, #32
 8007108:	b2d2      	uxtb	r2, r2
 800710a:	f002 021f 	and.w	r2, r2, #31
 800710e:	2101      	movs	r1, #1
 8007110:	fa01 f202 	lsl.w	r2, r1, r2
 8007114:	4013      	ands	r3, r2
 8007116:	2b00      	cmp	r3, #0
 8007118:	d1ad      	bne.n	8007076 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800711a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800711e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f003 0308 	and.w	r3, r3, #8
 800712a:	2b00      	cmp	r3, #0
 800712c:	f000 8110 	beq.w	8007350 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007130:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007134:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	699b      	ldr	r3, [r3, #24]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d079      	beq.n	8007234 <HAL_RCC_OscConfig+0x760>
 8007140:	2301      	movs	r3, #1
 8007142:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007146:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800714a:	fa93 f3a3 	rbit	r3, r3
 800714e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8007152:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007156:	fab3 f383 	clz	r3, r3
 800715a:	b2db      	uxtb	r3, r3
 800715c:	461a      	mov	r2, r3
 800715e:	4bab      	ldr	r3, [pc, #684]	; (800740c <HAL_RCC_OscConfig+0x938>)
 8007160:	4413      	add	r3, r2
 8007162:	009b      	lsls	r3, r3, #2
 8007164:	461a      	mov	r2, r3
 8007166:	2301      	movs	r3, #1
 8007168:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800716a:	f7fd f8df 	bl	800432c <HAL_GetTick>
 800716e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007172:	e00a      	b.n	800718a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007174:	f7fd f8da 	bl	800432c <HAL_GetTick>
 8007178:	4602      	mov	r2, r0
 800717a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800717e:	1ad3      	subs	r3, r2, r3
 8007180:	2b02      	cmp	r3, #2
 8007182:	d902      	bls.n	800718a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8007184:	2303      	movs	r3, #3
 8007186:	f000 bcdb 	b.w	8007b40 <HAL_RCC_OscConfig+0x106c>
 800718a:	2302      	movs	r3, #2
 800718c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007190:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007194:	fa93 f3a3 	rbit	r3, r3
 8007198:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800719c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071a0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80071a4:	2202      	movs	r2, #2
 80071a6:	601a      	str	r2, [r3, #0]
 80071a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071ac:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	fa93 f2a3 	rbit	r2, r3
 80071b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80071be:	601a      	str	r2, [r3, #0]
 80071c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80071c8:	2202      	movs	r2, #2
 80071ca:	601a      	str	r2, [r3, #0]
 80071cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	fa93 f2a3 	rbit	r2, r3
 80071da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071de:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80071e2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80071e4:	4b88      	ldr	r3, [pc, #544]	; (8007408 <HAL_RCC_OscConfig+0x934>)
 80071e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80071e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071ec:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80071f0:	2102      	movs	r1, #2
 80071f2:	6019      	str	r1, [r3, #0]
 80071f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071f8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	fa93 f1a3 	rbit	r1, r3
 8007202:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007206:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800720a:	6019      	str	r1, [r3, #0]
  return result;
 800720c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007210:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	fab3 f383 	clz	r3, r3
 800721a:	b2db      	uxtb	r3, r3
 800721c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007220:	b2db      	uxtb	r3, r3
 8007222:	f003 031f 	and.w	r3, r3, #31
 8007226:	2101      	movs	r1, #1
 8007228:	fa01 f303 	lsl.w	r3, r1, r3
 800722c:	4013      	ands	r3, r2
 800722e:	2b00      	cmp	r3, #0
 8007230:	d0a0      	beq.n	8007174 <HAL_RCC_OscConfig+0x6a0>
 8007232:	e08d      	b.n	8007350 <HAL_RCC_OscConfig+0x87c>
 8007234:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007238:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800723c:	2201      	movs	r2, #1
 800723e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007240:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007244:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	fa93 f2a3 	rbit	r2, r3
 800724e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007252:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8007256:	601a      	str	r2, [r3, #0]
  return result;
 8007258:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800725c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8007260:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007262:	fab3 f383 	clz	r3, r3
 8007266:	b2db      	uxtb	r3, r3
 8007268:	461a      	mov	r2, r3
 800726a:	4b68      	ldr	r3, [pc, #416]	; (800740c <HAL_RCC_OscConfig+0x938>)
 800726c:	4413      	add	r3, r2
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	461a      	mov	r2, r3
 8007272:	2300      	movs	r3, #0
 8007274:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007276:	f7fd f859 	bl	800432c <HAL_GetTick>
 800727a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800727e:	e00a      	b.n	8007296 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007280:	f7fd f854 	bl	800432c <HAL_GetTick>
 8007284:	4602      	mov	r2, r0
 8007286:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800728a:	1ad3      	subs	r3, r2, r3
 800728c:	2b02      	cmp	r3, #2
 800728e:	d902      	bls.n	8007296 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8007290:	2303      	movs	r3, #3
 8007292:	f000 bc55 	b.w	8007b40 <HAL_RCC_OscConfig+0x106c>
 8007296:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800729a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800729e:	2202      	movs	r2, #2
 80072a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072a6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	fa93 f2a3 	rbit	r2, r3
 80072b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072b4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80072b8:	601a      	str	r2, [r3, #0]
 80072ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072be:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80072c2:	2202      	movs	r2, #2
 80072c4:	601a      	str	r2, [r3, #0]
 80072c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072ca:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	fa93 f2a3 	rbit	r2, r3
 80072d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072d8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80072dc:	601a      	str	r2, [r3, #0]
 80072de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80072e6:	2202      	movs	r2, #2
 80072e8:	601a      	str	r2, [r3, #0]
 80072ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072ee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	fa93 f2a3 	rbit	r2, r3
 80072f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072fc:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8007300:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007302:	4b41      	ldr	r3, [pc, #260]	; (8007408 <HAL_RCC_OscConfig+0x934>)
 8007304:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007306:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800730a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800730e:	2102      	movs	r1, #2
 8007310:	6019      	str	r1, [r3, #0]
 8007312:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007316:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	fa93 f1a3 	rbit	r1, r3
 8007320:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007324:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8007328:	6019      	str	r1, [r3, #0]
  return result;
 800732a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800732e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	fab3 f383 	clz	r3, r3
 8007338:	b2db      	uxtb	r3, r3
 800733a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800733e:	b2db      	uxtb	r3, r3
 8007340:	f003 031f 	and.w	r3, r3, #31
 8007344:	2101      	movs	r1, #1
 8007346:	fa01 f303 	lsl.w	r3, r1, r3
 800734a:	4013      	ands	r3, r2
 800734c:	2b00      	cmp	r3, #0
 800734e:	d197      	bne.n	8007280 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007350:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007354:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f003 0304 	and.w	r3, r3, #4
 8007360:	2b00      	cmp	r3, #0
 8007362:	f000 81a1 	beq.w	80076a8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007366:	2300      	movs	r3, #0
 8007368:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800736c:	4b26      	ldr	r3, [pc, #152]	; (8007408 <HAL_RCC_OscConfig+0x934>)
 800736e:	69db      	ldr	r3, [r3, #28]
 8007370:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007374:	2b00      	cmp	r3, #0
 8007376:	d116      	bne.n	80073a6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007378:	4b23      	ldr	r3, [pc, #140]	; (8007408 <HAL_RCC_OscConfig+0x934>)
 800737a:	69db      	ldr	r3, [r3, #28]
 800737c:	4a22      	ldr	r2, [pc, #136]	; (8007408 <HAL_RCC_OscConfig+0x934>)
 800737e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007382:	61d3      	str	r3, [r2, #28]
 8007384:	4b20      	ldr	r3, [pc, #128]	; (8007408 <HAL_RCC_OscConfig+0x934>)
 8007386:	69db      	ldr	r3, [r3, #28]
 8007388:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800738c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007390:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8007394:	601a      	str	r2, [r3, #0]
 8007396:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800739a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800739e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80073a0:	2301      	movs	r3, #1
 80073a2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073a6:	4b1a      	ldr	r3, [pc, #104]	; (8007410 <HAL_RCC_OscConfig+0x93c>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d11a      	bne.n	80073e8 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80073b2:	4b17      	ldr	r3, [pc, #92]	; (8007410 <HAL_RCC_OscConfig+0x93c>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	4a16      	ldr	r2, [pc, #88]	; (8007410 <HAL_RCC_OscConfig+0x93c>)
 80073b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073bc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80073be:	f7fc ffb5 	bl	800432c <HAL_GetTick>
 80073c2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073c6:	e009      	b.n	80073dc <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073c8:	f7fc ffb0 	bl	800432c <HAL_GetTick>
 80073cc:	4602      	mov	r2, r0
 80073ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80073d2:	1ad3      	subs	r3, r2, r3
 80073d4:	2b64      	cmp	r3, #100	; 0x64
 80073d6:	d901      	bls.n	80073dc <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80073d8:	2303      	movs	r3, #3
 80073da:	e3b1      	b.n	8007b40 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073dc:	4b0c      	ldr	r3, [pc, #48]	; (8007410 <HAL_RCC_OscConfig+0x93c>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d0ef      	beq.n	80073c8 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80073e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80073ec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	68db      	ldr	r3, [r3, #12]
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	d10d      	bne.n	8007414 <HAL_RCC_OscConfig+0x940>
 80073f8:	4b03      	ldr	r3, [pc, #12]	; (8007408 <HAL_RCC_OscConfig+0x934>)
 80073fa:	6a1b      	ldr	r3, [r3, #32]
 80073fc:	4a02      	ldr	r2, [pc, #8]	; (8007408 <HAL_RCC_OscConfig+0x934>)
 80073fe:	f043 0301 	orr.w	r3, r3, #1
 8007402:	6213      	str	r3, [r2, #32]
 8007404:	e03c      	b.n	8007480 <HAL_RCC_OscConfig+0x9ac>
 8007406:	bf00      	nop
 8007408:	40021000 	.word	0x40021000
 800740c:	10908120 	.word	0x10908120
 8007410:	40007000 	.word	0x40007000
 8007414:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007418:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	68db      	ldr	r3, [r3, #12]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d10c      	bne.n	800743e <HAL_RCC_OscConfig+0x96a>
 8007424:	4bc1      	ldr	r3, [pc, #772]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 8007426:	6a1b      	ldr	r3, [r3, #32]
 8007428:	4ac0      	ldr	r2, [pc, #768]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 800742a:	f023 0301 	bic.w	r3, r3, #1
 800742e:	6213      	str	r3, [r2, #32]
 8007430:	4bbe      	ldr	r3, [pc, #760]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 8007432:	6a1b      	ldr	r3, [r3, #32]
 8007434:	4abd      	ldr	r2, [pc, #756]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 8007436:	f023 0304 	bic.w	r3, r3, #4
 800743a:	6213      	str	r3, [r2, #32]
 800743c:	e020      	b.n	8007480 <HAL_RCC_OscConfig+0x9ac>
 800743e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007442:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	2b05      	cmp	r3, #5
 800744c:	d10c      	bne.n	8007468 <HAL_RCC_OscConfig+0x994>
 800744e:	4bb7      	ldr	r3, [pc, #732]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 8007450:	6a1b      	ldr	r3, [r3, #32]
 8007452:	4ab6      	ldr	r2, [pc, #728]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 8007454:	f043 0304 	orr.w	r3, r3, #4
 8007458:	6213      	str	r3, [r2, #32]
 800745a:	4bb4      	ldr	r3, [pc, #720]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 800745c:	6a1b      	ldr	r3, [r3, #32]
 800745e:	4ab3      	ldr	r2, [pc, #716]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 8007460:	f043 0301 	orr.w	r3, r3, #1
 8007464:	6213      	str	r3, [r2, #32]
 8007466:	e00b      	b.n	8007480 <HAL_RCC_OscConfig+0x9ac>
 8007468:	4bb0      	ldr	r3, [pc, #704]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 800746a:	6a1b      	ldr	r3, [r3, #32]
 800746c:	4aaf      	ldr	r2, [pc, #700]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 800746e:	f023 0301 	bic.w	r3, r3, #1
 8007472:	6213      	str	r3, [r2, #32]
 8007474:	4bad      	ldr	r3, [pc, #692]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 8007476:	6a1b      	ldr	r3, [r3, #32]
 8007478:	4aac      	ldr	r2, [pc, #688]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 800747a:	f023 0304 	bic.w	r3, r3, #4
 800747e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007480:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007484:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	68db      	ldr	r3, [r3, #12]
 800748c:	2b00      	cmp	r3, #0
 800748e:	f000 8081 	beq.w	8007594 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007492:	f7fc ff4b 	bl	800432c <HAL_GetTick>
 8007496:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800749a:	e00b      	b.n	80074b4 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800749c:	f7fc ff46 	bl	800432c <HAL_GetTick>
 80074a0:	4602      	mov	r2, r0
 80074a2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80074a6:	1ad3      	subs	r3, r2, r3
 80074a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d901      	bls.n	80074b4 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80074b0:	2303      	movs	r3, #3
 80074b2:	e345      	b.n	8007b40 <HAL_RCC_OscConfig+0x106c>
 80074b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80074b8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80074bc:	2202      	movs	r2, #2
 80074be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80074c4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	fa93 f2a3 	rbit	r2, r3
 80074ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80074d2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80074d6:	601a      	str	r2, [r3, #0]
 80074d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80074dc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80074e0:	2202      	movs	r2, #2
 80074e2:	601a      	str	r2, [r3, #0]
 80074e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80074e8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	fa93 f2a3 	rbit	r2, r3
 80074f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80074f6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80074fa:	601a      	str	r2, [r3, #0]
  return result;
 80074fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007500:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8007504:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007506:	fab3 f383 	clz	r3, r3
 800750a:	b2db      	uxtb	r3, r3
 800750c:	095b      	lsrs	r3, r3, #5
 800750e:	b2db      	uxtb	r3, r3
 8007510:	f043 0302 	orr.w	r3, r3, #2
 8007514:	b2db      	uxtb	r3, r3
 8007516:	2b02      	cmp	r3, #2
 8007518:	d102      	bne.n	8007520 <HAL_RCC_OscConfig+0xa4c>
 800751a:	4b84      	ldr	r3, [pc, #528]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 800751c:	6a1b      	ldr	r3, [r3, #32]
 800751e:	e013      	b.n	8007548 <HAL_RCC_OscConfig+0xa74>
 8007520:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007524:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8007528:	2202      	movs	r2, #2
 800752a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800752c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007530:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	fa93 f2a3 	rbit	r2, r3
 800753a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800753e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8007542:	601a      	str	r2, [r3, #0]
 8007544:	4b79      	ldr	r3, [pc, #484]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 8007546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007548:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800754c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8007550:	2102      	movs	r1, #2
 8007552:	6011      	str	r1, [r2, #0]
 8007554:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007558:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800755c:	6812      	ldr	r2, [r2, #0]
 800755e:	fa92 f1a2 	rbit	r1, r2
 8007562:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007566:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800756a:	6011      	str	r1, [r2, #0]
  return result;
 800756c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007570:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8007574:	6812      	ldr	r2, [r2, #0]
 8007576:	fab2 f282 	clz	r2, r2
 800757a:	b2d2      	uxtb	r2, r2
 800757c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007580:	b2d2      	uxtb	r2, r2
 8007582:	f002 021f 	and.w	r2, r2, #31
 8007586:	2101      	movs	r1, #1
 8007588:	fa01 f202 	lsl.w	r2, r1, r2
 800758c:	4013      	ands	r3, r2
 800758e:	2b00      	cmp	r3, #0
 8007590:	d084      	beq.n	800749c <HAL_RCC_OscConfig+0x9c8>
 8007592:	e07f      	b.n	8007694 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007594:	f7fc feca 	bl	800432c <HAL_GetTick>
 8007598:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800759c:	e00b      	b.n	80075b6 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800759e:	f7fc fec5 	bl	800432c <HAL_GetTick>
 80075a2:	4602      	mov	r2, r0
 80075a4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80075a8:	1ad3      	subs	r3, r2, r3
 80075aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d901      	bls.n	80075b6 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80075b2:	2303      	movs	r3, #3
 80075b4:	e2c4      	b.n	8007b40 <HAL_RCC_OscConfig+0x106c>
 80075b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075ba:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80075be:	2202      	movs	r2, #2
 80075c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075c6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	fa93 f2a3 	rbit	r2, r3
 80075d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075d4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80075d8:	601a      	str	r2, [r3, #0]
 80075da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075de:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80075e2:	2202      	movs	r2, #2
 80075e4:	601a      	str	r2, [r3, #0]
 80075e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075ea:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	fa93 f2a3 	rbit	r2, r3
 80075f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075f8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80075fc:	601a      	str	r2, [r3, #0]
  return result;
 80075fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007602:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8007606:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007608:	fab3 f383 	clz	r3, r3
 800760c:	b2db      	uxtb	r3, r3
 800760e:	095b      	lsrs	r3, r3, #5
 8007610:	b2db      	uxtb	r3, r3
 8007612:	f043 0302 	orr.w	r3, r3, #2
 8007616:	b2db      	uxtb	r3, r3
 8007618:	2b02      	cmp	r3, #2
 800761a:	d102      	bne.n	8007622 <HAL_RCC_OscConfig+0xb4e>
 800761c:	4b43      	ldr	r3, [pc, #268]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 800761e:	6a1b      	ldr	r3, [r3, #32]
 8007620:	e013      	b.n	800764a <HAL_RCC_OscConfig+0xb76>
 8007622:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007626:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800762a:	2202      	movs	r2, #2
 800762c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800762e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007632:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	fa93 f2a3 	rbit	r2, r3
 800763c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007640:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8007644:	601a      	str	r2, [r3, #0]
 8007646:	4b39      	ldr	r3, [pc, #228]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 8007648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800764a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800764e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8007652:	2102      	movs	r1, #2
 8007654:	6011      	str	r1, [r2, #0]
 8007656:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800765a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800765e:	6812      	ldr	r2, [r2, #0]
 8007660:	fa92 f1a2 	rbit	r1, r2
 8007664:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007668:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800766c:	6011      	str	r1, [r2, #0]
  return result;
 800766e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007672:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8007676:	6812      	ldr	r2, [r2, #0]
 8007678:	fab2 f282 	clz	r2, r2
 800767c:	b2d2      	uxtb	r2, r2
 800767e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007682:	b2d2      	uxtb	r2, r2
 8007684:	f002 021f 	and.w	r2, r2, #31
 8007688:	2101      	movs	r1, #1
 800768a:	fa01 f202 	lsl.w	r2, r1, r2
 800768e:	4013      	ands	r3, r2
 8007690:	2b00      	cmp	r3, #0
 8007692:	d184      	bne.n	800759e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007694:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8007698:	2b01      	cmp	r3, #1
 800769a:	d105      	bne.n	80076a8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800769c:	4b23      	ldr	r3, [pc, #140]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 800769e:	69db      	ldr	r3, [r3, #28]
 80076a0:	4a22      	ldr	r2, [pc, #136]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 80076a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076a6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80076a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076ac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	69db      	ldr	r3, [r3, #28]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	f000 8242 	beq.w	8007b3e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80076ba:	4b1c      	ldr	r3, [pc, #112]	; (800772c <HAL_RCC_OscConfig+0xc58>)
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	f003 030c 	and.w	r3, r3, #12
 80076c2:	2b08      	cmp	r3, #8
 80076c4:	f000 8213 	beq.w	8007aee <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80076c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076cc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	69db      	ldr	r3, [r3, #28]
 80076d4:	2b02      	cmp	r3, #2
 80076d6:	f040 8162 	bne.w	800799e <HAL_RCC_OscConfig+0xeca>
 80076da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076de:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80076e2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80076e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076ec:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	fa93 f2a3 	rbit	r2, r3
 80076f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076fa:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80076fe:	601a      	str	r2, [r3, #0]
  return result;
 8007700:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007704:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8007708:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800770a:	fab3 f383 	clz	r3, r3
 800770e:	b2db      	uxtb	r3, r3
 8007710:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007714:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007718:	009b      	lsls	r3, r3, #2
 800771a:	461a      	mov	r2, r3
 800771c:	2300      	movs	r3, #0
 800771e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007720:	f7fc fe04 	bl	800432c <HAL_GetTick>
 8007724:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007728:	e00c      	b.n	8007744 <HAL_RCC_OscConfig+0xc70>
 800772a:	bf00      	nop
 800772c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007730:	f7fc fdfc 	bl	800432c <HAL_GetTick>
 8007734:	4602      	mov	r2, r0
 8007736:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800773a:	1ad3      	subs	r3, r2, r3
 800773c:	2b02      	cmp	r3, #2
 800773e:	d901      	bls.n	8007744 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8007740:	2303      	movs	r3, #3
 8007742:	e1fd      	b.n	8007b40 <HAL_RCC_OscConfig+0x106c>
 8007744:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007748:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800774c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007750:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007752:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007756:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	fa93 f2a3 	rbit	r2, r3
 8007760:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007764:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8007768:	601a      	str	r2, [r3, #0]
  return result;
 800776a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800776e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8007772:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007774:	fab3 f383 	clz	r3, r3
 8007778:	b2db      	uxtb	r3, r3
 800777a:	095b      	lsrs	r3, r3, #5
 800777c:	b2db      	uxtb	r3, r3
 800777e:	f043 0301 	orr.w	r3, r3, #1
 8007782:	b2db      	uxtb	r3, r3
 8007784:	2b01      	cmp	r3, #1
 8007786:	d102      	bne.n	800778e <HAL_RCC_OscConfig+0xcba>
 8007788:	4bb0      	ldr	r3, [pc, #704]	; (8007a4c <HAL_RCC_OscConfig+0xf78>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	e027      	b.n	80077de <HAL_RCC_OscConfig+0xd0a>
 800778e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007792:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8007796:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800779a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800779c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077a0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	fa93 f2a3 	rbit	r2, r3
 80077aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077ae:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80077b2:	601a      	str	r2, [r3, #0]
 80077b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077b8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80077bc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80077c0:	601a      	str	r2, [r3, #0]
 80077c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077c6:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	fa93 f2a3 	rbit	r2, r3
 80077d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077d4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80077d8:	601a      	str	r2, [r3, #0]
 80077da:	4b9c      	ldr	r3, [pc, #624]	; (8007a4c <HAL_RCC_OscConfig+0xf78>)
 80077dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80077e2:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80077e6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80077ea:	6011      	str	r1, [r2, #0]
 80077ec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80077f0:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80077f4:	6812      	ldr	r2, [r2, #0]
 80077f6:	fa92 f1a2 	rbit	r1, r2
 80077fa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80077fe:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8007802:	6011      	str	r1, [r2, #0]
  return result;
 8007804:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007808:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800780c:	6812      	ldr	r2, [r2, #0]
 800780e:	fab2 f282 	clz	r2, r2
 8007812:	b2d2      	uxtb	r2, r2
 8007814:	f042 0220 	orr.w	r2, r2, #32
 8007818:	b2d2      	uxtb	r2, r2
 800781a:	f002 021f 	and.w	r2, r2, #31
 800781e:	2101      	movs	r1, #1
 8007820:	fa01 f202 	lsl.w	r2, r1, r2
 8007824:	4013      	ands	r3, r2
 8007826:	2b00      	cmp	r3, #0
 8007828:	d182      	bne.n	8007730 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800782a:	4b88      	ldr	r3, [pc, #544]	; (8007a4c <HAL_RCC_OscConfig+0xf78>)
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007832:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007836:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800783e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007842:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	6a1b      	ldr	r3, [r3, #32]
 800784a:	430b      	orrs	r3, r1
 800784c:	497f      	ldr	r1, [pc, #508]	; (8007a4c <HAL_RCC_OscConfig+0xf78>)
 800784e:	4313      	orrs	r3, r2
 8007850:	604b      	str	r3, [r1, #4]
 8007852:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007856:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800785a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800785e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007860:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007864:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	fa93 f2a3 	rbit	r2, r3
 800786e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007872:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8007876:	601a      	str	r2, [r3, #0]
  return result;
 8007878:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800787c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8007880:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007882:	fab3 f383 	clz	r3, r3
 8007886:	b2db      	uxtb	r3, r3
 8007888:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800788c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007890:	009b      	lsls	r3, r3, #2
 8007892:	461a      	mov	r2, r3
 8007894:	2301      	movs	r3, #1
 8007896:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007898:	f7fc fd48 	bl	800432c <HAL_GetTick>
 800789c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80078a0:	e009      	b.n	80078b6 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078a2:	f7fc fd43 	bl	800432c <HAL_GetTick>
 80078a6:	4602      	mov	r2, r0
 80078a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80078ac:	1ad3      	subs	r3, r2, r3
 80078ae:	2b02      	cmp	r3, #2
 80078b0:	d901      	bls.n	80078b6 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80078b2:	2303      	movs	r3, #3
 80078b4:	e144      	b.n	8007b40 <HAL_RCC_OscConfig+0x106c>
 80078b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078ba:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80078be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80078c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078c8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	fa93 f2a3 	rbit	r2, r3
 80078d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078d6:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80078da:	601a      	str	r2, [r3, #0]
  return result;
 80078dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078e0:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80078e4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80078e6:	fab3 f383 	clz	r3, r3
 80078ea:	b2db      	uxtb	r3, r3
 80078ec:	095b      	lsrs	r3, r3, #5
 80078ee:	b2db      	uxtb	r3, r3
 80078f0:	f043 0301 	orr.w	r3, r3, #1
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	2b01      	cmp	r3, #1
 80078f8:	d102      	bne.n	8007900 <HAL_RCC_OscConfig+0xe2c>
 80078fa:	4b54      	ldr	r3, [pc, #336]	; (8007a4c <HAL_RCC_OscConfig+0xf78>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	e027      	b.n	8007950 <HAL_RCC_OscConfig+0xe7c>
 8007900:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007904:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8007908:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800790c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800790e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007912:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	fa93 f2a3 	rbit	r2, r3
 800791c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007920:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8007924:	601a      	str	r2, [r3, #0]
 8007926:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800792a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800792e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007932:	601a      	str	r2, [r3, #0]
 8007934:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007938:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	fa93 f2a3 	rbit	r2, r3
 8007942:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007946:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800794a:	601a      	str	r2, [r3, #0]
 800794c:	4b3f      	ldr	r3, [pc, #252]	; (8007a4c <HAL_RCC_OscConfig+0xf78>)
 800794e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007950:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007954:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8007958:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800795c:	6011      	str	r1, [r2, #0]
 800795e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007962:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8007966:	6812      	ldr	r2, [r2, #0]
 8007968:	fa92 f1a2 	rbit	r1, r2
 800796c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007970:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8007974:	6011      	str	r1, [r2, #0]
  return result;
 8007976:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800797a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800797e:	6812      	ldr	r2, [r2, #0]
 8007980:	fab2 f282 	clz	r2, r2
 8007984:	b2d2      	uxtb	r2, r2
 8007986:	f042 0220 	orr.w	r2, r2, #32
 800798a:	b2d2      	uxtb	r2, r2
 800798c:	f002 021f 	and.w	r2, r2, #31
 8007990:	2101      	movs	r1, #1
 8007992:	fa01 f202 	lsl.w	r2, r1, r2
 8007996:	4013      	ands	r3, r2
 8007998:	2b00      	cmp	r3, #0
 800799a:	d082      	beq.n	80078a2 <HAL_RCC_OscConfig+0xdce>
 800799c:	e0cf      	b.n	8007b3e <HAL_RCC_OscConfig+0x106a>
 800799e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079a2:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80079a6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80079aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079b0:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	fa93 f2a3 	rbit	r2, r3
 80079ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079be:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80079c2:	601a      	str	r2, [r3, #0]
  return result;
 80079c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079c8:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80079cc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079ce:	fab3 f383 	clz	r3, r3
 80079d2:	b2db      	uxtb	r3, r3
 80079d4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80079d8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80079dc:	009b      	lsls	r3, r3, #2
 80079de:	461a      	mov	r2, r3
 80079e0:	2300      	movs	r3, #0
 80079e2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079e4:	f7fc fca2 	bl	800432c <HAL_GetTick>
 80079e8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80079ec:	e009      	b.n	8007a02 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80079ee:	f7fc fc9d 	bl	800432c <HAL_GetTick>
 80079f2:	4602      	mov	r2, r0
 80079f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80079f8:	1ad3      	subs	r3, r2, r3
 80079fa:	2b02      	cmp	r3, #2
 80079fc:	d901      	bls.n	8007a02 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80079fe:	2303      	movs	r3, #3
 8007a00:	e09e      	b.n	8007b40 <HAL_RCC_OscConfig+0x106c>
 8007a02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a06:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8007a0a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007a0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a14:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	fa93 f2a3 	rbit	r2, r3
 8007a1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a22:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8007a26:	601a      	str	r2, [r3, #0]
  return result;
 8007a28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a2c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8007a30:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007a32:	fab3 f383 	clz	r3, r3
 8007a36:	b2db      	uxtb	r3, r3
 8007a38:	095b      	lsrs	r3, r3, #5
 8007a3a:	b2db      	uxtb	r3, r3
 8007a3c:	f043 0301 	orr.w	r3, r3, #1
 8007a40:	b2db      	uxtb	r3, r3
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	d104      	bne.n	8007a50 <HAL_RCC_OscConfig+0xf7c>
 8007a46:	4b01      	ldr	r3, [pc, #4]	; (8007a4c <HAL_RCC_OscConfig+0xf78>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	e029      	b.n	8007aa0 <HAL_RCC_OscConfig+0xfcc>
 8007a4c:	40021000 	.word	0x40021000
 8007a50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a54:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8007a58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007a5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a62:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	fa93 f2a3 	rbit	r2, r3
 8007a6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a70:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8007a74:	601a      	str	r2, [r3, #0]
 8007a76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a7a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8007a7e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007a82:	601a      	str	r2, [r3, #0]
 8007a84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a88:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	fa93 f2a3 	rbit	r2, r3
 8007a92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a96:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8007a9a:	601a      	str	r2, [r3, #0]
 8007a9c:	4b2b      	ldr	r3, [pc, #172]	; (8007b4c <HAL_RCC_OscConfig+0x1078>)
 8007a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aa0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007aa4:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8007aa8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8007aac:	6011      	str	r1, [r2, #0]
 8007aae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007ab2:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8007ab6:	6812      	ldr	r2, [r2, #0]
 8007ab8:	fa92 f1a2 	rbit	r1, r2
 8007abc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007ac0:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8007ac4:	6011      	str	r1, [r2, #0]
  return result;
 8007ac6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007aca:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8007ace:	6812      	ldr	r2, [r2, #0]
 8007ad0:	fab2 f282 	clz	r2, r2
 8007ad4:	b2d2      	uxtb	r2, r2
 8007ad6:	f042 0220 	orr.w	r2, r2, #32
 8007ada:	b2d2      	uxtb	r2, r2
 8007adc:	f002 021f 	and.w	r2, r2, #31
 8007ae0:	2101      	movs	r1, #1
 8007ae2:	fa01 f202 	lsl.w	r2, r1, r2
 8007ae6:	4013      	ands	r3, r2
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d180      	bne.n	80079ee <HAL_RCC_OscConfig+0xf1a>
 8007aec:	e027      	b.n	8007b3e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007aee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007af2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	69db      	ldr	r3, [r3, #28]
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	d101      	bne.n	8007b02 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	e01e      	b.n	8007b40 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007b02:	4b12      	ldr	r3, [pc, #72]	; (8007b4c <HAL_RCC_OscConfig+0x1078>)
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007b0a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8007b0e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007b12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b16:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	6a1b      	ldr	r3, [r3, #32]
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	d10b      	bne.n	8007b3a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8007b22:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8007b26:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007b2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b2e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007b36:	429a      	cmp	r2, r3
 8007b38:	d001      	beq.n	8007b3e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e000      	b.n	8007b40 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	bf00      	nop
 8007b4c:	40021000 	.word	0x40021000

08007b50 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b09e      	sub	sp, #120	; 0x78
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d101      	bne.n	8007b68 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007b64:	2301      	movs	r3, #1
 8007b66:	e162      	b.n	8007e2e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007b68:	4b90      	ldr	r3, [pc, #576]	; (8007dac <HAL_RCC_ClockConfig+0x25c>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f003 0307 	and.w	r3, r3, #7
 8007b70:	683a      	ldr	r2, [r7, #0]
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d910      	bls.n	8007b98 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b76:	4b8d      	ldr	r3, [pc, #564]	; (8007dac <HAL_RCC_ClockConfig+0x25c>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f023 0207 	bic.w	r2, r3, #7
 8007b7e:	498b      	ldr	r1, [pc, #556]	; (8007dac <HAL_RCC_ClockConfig+0x25c>)
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b86:	4b89      	ldr	r3, [pc, #548]	; (8007dac <HAL_RCC_ClockConfig+0x25c>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f003 0307 	and.w	r3, r3, #7
 8007b8e:	683a      	ldr	r2, [r7, #0]
 8007b90:	429a      	cmp	r2, r3
 8007b92:	d001      	beq.n	8007b98 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007b94:	2301      	movs	r3, #1
 8007b96:	e14a      	b.n	8007e2e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f003 0302 	and.w	r3, r3, #2
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d008      	beq.n	8007bb6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007ba4:	4b82      	ldr	r3, [pc, #520]	; (8007db0 <HAL_RCC_ClockConfig+0x260>)
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	689b      	ldr	r3, [r3, #8]
 8007bb0:	497f      	ldr	r1, [pc, #508]	; (8007db0 <HAL_RCC_ClockConfig+0x260>)
 8007bb2:	4313      	orrs	r3, r2
 8007bb4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f003 0301 	and.w	r3, r3, #1
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	f000 80dc 	beq.w	8007d7c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	685b      	ldr	r3, [r3, #4]
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d13c      	bne.n	8007c46 <HAL_RCC_ClockConfig+0xf6>
 8007bcc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007bd0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007bd2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007bd4:	fa93 f3a3 	rbit	r3, r3
 8007bd8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8007bda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007bdc:	fab3 f383 	clz	r3, r3
 8007be0:	b2db      	uxtb	r3, r3
 8007be2:	095b      	lsrs	r3, r3, #5
 8007be4:	b2db      	uxtb	r3, r3
 8007be6:	f043 0301 	orr.w	r3, r3, #1
 8007bea:	b2db      	uxtb	r3, r3
 8007bec:	2b01      	cmp	r3, #1
 8007bee:	d102      	bne.n	8007bf6 <HAL_RCC_ClockConfig+0xa6>
 8007bf0:	4b6f      	ldr	r3, [pc, #444]	; (8007db0 <HAL_RCC_ClockConfig+0x260>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	e00f      	b.n	8007c16 <HAL_RCC_ClockConfig+0xc6>
 8007bf6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007bfa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007bfc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007bfe:	fa93 f3a3 	rbit	r3, r3
 8007c02:	667b      	str	r3, [r7, #100]	; 0x64
 8007c04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007c08:	663b      	str	r3, [r7, #96]	; 0x60
 8007c0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007c0c:	fa93 f3a3 	rbit	r3, r3
 8007c10:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c12:	4b67      	ldr	r3, [pc, #412]	; (8007db0 <HAL_RCC_ClockConfig+0x260>)
 8007c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c16:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007c1a:	65ba      	str	r2, [r7, #88]	; 0x58
 8007c1c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007c1e:	fa92 f2a2 	rbit	r2, r2
 8007c22:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8007c24:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007c26:	fab2 f282 	clz	r2, r2
 8007c2a:	b2d2      	uxtb	r2, r2
 8007c2c:	f042 0220 	orr.w	r2, r2, #32
 8007c30:	b2d2      	uxtb	r2, r2
 8007c32:	f002 021f 	and.w	r2, r2, #31
 8007c36:	2101      	movs	r1, #1
 8007c38:	fa01 f202 	lsl.w	r2, r1, r2
 8007c3c:	4013      	ands	r3, r2
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d17b      	bne.n	8007d3a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007c42:	2301      	movs	r3, #1
 8007c44:	e0f3      	b.n	8007e2e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	685b      	ldr	r3, [r3, #4]
 8007c4a:	2b02      	cmp	r3, #2
 8007c4c:	d13c      	bne.n	8007cc8 <HAL_RCC_ClockConfig+0x178>
 8007c4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007c52:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c56:	fa93 f3a3 	rbit	r3, r3
 8007c5a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8007c5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c5e:	fab3 f383 	clz	r3, r3
 8007c62:	b2db      	uxtb	r3, r3
 8007c64:	095b      	lsrs	r3, r3, #5
 8007c66:	b2db      	uxtb	r3, r3
 8007c68:	f043 0301 	orr.w	r3, r3, #1
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d102      	bne.n	8007c78 <HAL_RCC_ClockConfig+0x128>
 8007c72:	4b4f      	ldr	r3, [pc, #316]	; (8007db0 <HAL_RCC_ClockConfig+0x260>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	e00f      	b.n	8007c98 <HAL_RCC_ClockConfig+0x148>
 8007c78:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007c7c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c80:	fa93 f3a3 	rbit	r3, r3
 8007c84:	647b      	str	r3, [r7, #68]	; 0x44
 8007c86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007c8a:	643b      	str	r3, [r7, #64]	; 0x40
 8007c8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c8e:	fa93 f3a3 	rbit	r3, r3
 8007c92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c94:	4b46      	ldr	r3, [pc, #280]	; (8007db0 <HAL_RCC_ClockConfig+0x260>)
 8007c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c98:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007c9c:	63ba      	str	r2, [r7, #56]	; 0x38
 8007c9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007ca0:	fa92 f2a2 	rbit	r2, r2
 8007ca4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8007ca6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ca8:	fab2 f282 	clz	r2, r2
 8007cac:	b2d2      	uxtb	r2, r2
 8007cae:	f042 0220 	orr.w	r2, r2, #32
 8007cb2:	b2d2      	uxtb	r2, r2
 8007cb4:	f002 021f 	and.w	r2, r2, #31
 8007cb8:	2101      	movs	r1, #1
 8007cba:	fa01 f202 	lsl.w	r2, r1, r2
 8007cbe:	4013      	ands	r3, r2
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d13a      	bne.n	8007d3a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	e0b2      	b.n	8007e2e <HAL_RCC_ClockConfig+0x2de>
 8007cc8:	2302      	movs	r3, #2
 8007cca:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cce:	fa93 f3a3 	rbit	r3, r3
 8007cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8007cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007cd6:	fab3 f383 	clz	r3, r3
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	095b      	lsrs	r3, r3, #5
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	f043 0301 	orr.w	r3, r3, #1
 8007ce4:	b2db      	uxtb	r3, r3
 8007ce6:	2b01      	cmp	r3, #1
 8007ce8:	d102      	bne.n	8007cf0 <HAL_RCC_ClockConfig+0x1a0>
 8007cea:	4b31      	ldr	r3, [pc, #196]	; (8007db0 <HAL_RCC_ClockConfig+0x260>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	e00d      	b.n	8007d0c <HAL_RCC_ClockConfig+0x1bc>
 8007cf0:	2302      	movs	r3, #2
 8007cf2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cf6:	fa93 f3a3 	rbit	r3, r3
 8007cfa:	627b      	str	r3, [r7, #36]	; 0x24
 8007cfc:	2302      	movs	r3, #2
 8007cfe:	623b      	str	r3, [r7, #32]
 8007d00:	6a3b      	ldr	r3, [r7, #32]
 8007d02:	fa93 f3a3 	rbit	r3, r3
 8007d06:	61fb      	str	r3, [r7, #28]
 8007d08:	4b29      	ldr	r3, [pc, #164]	; (8007db0 <HAL_RCC_ClockConfig+0x260>)
 8007d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d0c:	2202      	movs	r2, #2
 8007d0e:	61ba      	str	r2, [r7, #24]
 8007d10:	69ba      	ldr	r2, [r7, #24]
 8007d12:	fa92 f2a2 	rbit	r2, r2
 8007d16:	617a      	str	r2, [r7, #20]
  return result;
 8007d18:	697a      	ldr	r2, [r7, #20]
 8007d1a:	fab2 f282 	clz	r2, r2
 8007d1e:	b2d2      	uxtb	r2, r2
 8007d20:	f042 0220 	orr.w	r2, r2, #32
 8007d24:	b2d2      	uxtb	r2, r2
 8007d26:	f002 021f 	and.w	r2, r2, #31
 8007d2a:	2101      	movs	r1, #1
 8007d2c:	fa01 f202 	lsl.w	r2, r1, r2
 8007d30:	4013      	ands	r3, r2
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d101      	bne.n	8007d3a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	e079      	b.n	8007e2e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007d3a:	4b1d      	ldr	r3, [pc, #116]	; (8007db0 <HAL_RCC_ClockConfig+0x260>)
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	f023 0203 	bic.w	r2, r3, #3
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	491a      	ldr	r1, [pc, #104]	; (8007db0 <HAL_RCC_ClockConfig+0x260>)
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007d4c:	f7fc faee 	bl	800432c <HAL_GetTick>
 8007d50:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d52:	e00a      	b.n	8007d6a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d54:	f7fc faea 	bl	800432c <HAL_GetTick>
 8007d58:	4602      	mov	r2, r0
 8007d5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007d5c:	1ad3      	subs	r3, r2, r3
 8007d5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d901      	bls.n	8007d6a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8007d66:	2303      	movs	r3, #3
 8007d68:	e061      	b.n	8007e2e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007d6a:	4b11      	ldr	r3, [pc, #68]	; (8007db0 <HAL_RCC_ClockConfig+0x260>)
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	f003 020c 	and.w	r2, r3, #12
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	009b      	lsls	r3, r3, #2
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	d1eb      	bne.n	8007d54 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007d7c:	4b0b      	ldr	r3, [pc, #44]	; (8007dac <HAL_RCC_ClockConfig+0x25c>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f003 0307 	and.w	r3, r3, #7
 8007d84:	683a      	ldr	r2, [r7, #0]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d214      	bcs.n	8007db4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d8a:	4b08      	ldr	r3, [pc, #32]	; (8007dac <HAL_RCC_ClockConfig+0x25c>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f023 0207 	bic.w	r2, r3, #7
 8007d92:	4906      	ldr	r1, [pc, #24]	; (8007dac <HAL_RCC_ClockConfig+0x25c>)
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	4313      	orrs	r3, r2
 8007d98:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d9a:	4b04      	ldr	r3, [pc, #16]	; (8007dac <HAL_RCC_ClockConfig+0x25c>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f003 0307 	and.w	r3, r3, #7
 8007da2:	683a      	ldr	r2, [r7, #0]
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d005      	beq.n	8007db4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	e040      	b.n	8007e2e <HAL_RCC_ClockConfig+0x2de>
 8007dac:	40022000 	.word	0x40022000
 8007db0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f003 0304 	and.w	r3, r3, #4
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d008      	beq.n	8007dd2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007dc0:	4b1d      	ldr	r3, [pc, #116]	; (8007e38 <HAL_RCC_ClockConfig+0x2e8>)
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	68db      	ldr	r3, [r3, #12]
 8007dcc:	491a      	ldr	r1, [pc, #104]	; (8007e38 <HAL_RCC_ClockConfig+0x2e8>)
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f003 0308 	and.w	r3, r3, #8
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d009      	beq.n	8007df2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007dde:	4b16      	ldr	r3, [pc, #88]	; (8007e38 <HAL_RCC_ClockConfig+0x2e8>)
 8007de0:	685b      	ldr	r3, [r3, #4]
 8007de2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	691b      	ldr	r3, [r3, #16]
 8007dea:	00db      	lsls	r3, r3, #3
 8007dec:	4912      	ldr	r1, [pc, #72]	; (8007e38 <HAL_RCC_ClockConfig+0x2e8>)
 8007dee:	4313      	orrs	r3, r2
 8007df0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8007df2:	f000 f829 	bl	8007e48 <HAL_RCC_GetSysClockFreq>
 8007df6:	4601      	mov	r1, r0
 8007df8:	4b0f      	ldr	r3, [pc, #60]	; (8007e38 <HAL_RCC_ClockConfig+0x2e8>)
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e00:	22f0      	movs	r2, #240	; 0xf0
 8007e02:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e04:	693a      	ldr	r2, [r7, #16]
 8007e06:	fa92 f2a2 	rbit	r2, r2
 8007e0a:	60fa      	str	r2, [r7, #12]
  return result;
 8007e0c:	68fa      	ldr	r2, [r7, #12]
 8007e0e:	fab2 f282 	clz	r2, r2
 8007e12:	b2d2      	uxtb	r2, r2
 8007e14:	40d3      	lsrs	r3, r2
 8007e16:	4a09      	ldr	r2, [pc, #36]	; (8007e3c <HAL_RCC_ClockConfig+0x2ec>)
 8007e18:	5cd3      	ldrb	r3, [r2, r3]
 8007e1a:	fa21 f303 	lsr.w	r3, r1, r3
 8007e1e:	4a08      	ldr	r2, [pc, #32]	; (8007e40 <HAL_RCC_ClockConfig+0x2f0>)
 8007e20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8007e22:	4b08      	ldr	r3, [pc, #32]	; (8007e44 <HAL_RCC_ClockConfig+0x2f4>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4618      	mov	r0, r3
 8007e28:	f7fc fa3c 	bl	80042a4 <HAL_InitTick>
  
  return HAL_OK;
 8007e2c:	2300      	movs	r3, #0
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3778      	adds	r7, #120	; 0x78
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop
 8007e38:	40021000 	.word	0x40021000
 8007e3c:	0800e2dc 	.word	0x0800e2dc
 8007e40:	20000004 	.word	0x20000004
 8007e44:	20000008 	.word	0x20000008

08007e48 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b08b      	sub	sp, #44	; 0x2c
 8007e4c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	61fb      	str	r3, [r7, #28]
 8007e52:	2300      	movs	r3, #0
 8007e54:	61bb      	str	r3, [r7, #24]
 8007e56:	2300      	movs	r3, #0
 8007e58:	627b      	str	r3, [r7, #36]	; 0x24
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8007e62:	4b29      	ldr	r3, [pc, #164]	; (8007f08 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007e64:	685b      	ldr	r3, [r3, #4]
 8007e66:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007e68:	69fb      	ldr	r3, [r7, #28]
 8007e6a:	f003 030c 	and.w	r3, r3, #12
 8007e6e:	2b04      	cmp	r3, #4
 8007e70:	d002      	beq.n	8007e78 <HAL_RCC_GetSysClockFreq+0x30>
 8007e72:	2b08      	cmp	r3, #8
 8007e74:	d003      	beq.n	8007e7e <HAL_RCC_GetSysClockFreq+0x36>
 8007e76:	e03c      	b.n	8007ef2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007e78:	4b24      	ldr	r3, [pc, #144]	; (8007f0c <HAL_RCC_GetSysClockFreq+0xc4>)
 8007e7a:	623b      	str	r3, [r7, #32]
      break;
 8007e7c:	e03c      	b.n	8007ef8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8007e7e:	69fb      	ldr	r3, [r7, #28]
 8007e80:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8007e84:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8007e88:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e8a:	68ba      	ldr	r2, [r7, #8]
 8007e8c:	fa92 f2a2 	rbit	r2, r2
 8007e90:	607a      	str	r2, [r7, #4]
  return result;
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	fab2 f282 	clz	r2, r2
 8007e98:	b2d2      	uxtb	r2, r2
 8007e9a:	40d3      	lsrs	r3, r2
 8007e9c:	4a1c      	ldr	r2, [pc, #112]	; (8007f10 <HAL_RCC_GetSysClockFreq+0xc8>)
 8007e9e:	5cd3      	ldrb	r3, [r2, r3]
 8007ea0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8007ea2:	4b19      	ldr	r3, [pc, #100]	; (8007f08 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007ea4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ea6:	f003 030f 	and.w	r3, r3, #15
 8007eaa:	220f      	movs	r2, #15
 8007eac:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007eae:	693a      	ldr	r2, [r7, #16]
 8007eb0:	fa92 f2a2 	rbit	r2, r2
 8007eb4:	60fa      	str	r2, [r7, #12]
  return result;
 8007eb6:	68fa      	ldr	r2, [r7, #12]
 8007eb8:	fab2 f282 	clz	r2, r2
 8007ebc:	b2d2      	uxtb	r2, r2
 8007ebe:	40d3      	lsrs	r3, r2
 8007ec0:	4a14      	ldr	r2, [pc, #80]	; (8007f14 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007ec2:	5cd3      	ldrb	r3, [r2, r3]
 8007ec4:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8007ec6:	69fb      	ldr	r3, [r7, #28]
 8007ec8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d008      	beq.n	8007ee2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007ed0:	4a0e      	ldr	r2, [pc, #56]	; (8007f0c <HAL_RCC_GetSysClockFreq+0xc4>)
 8007ed2:	69bb      	ldr	r3, [r7, #24]
 8007ed4:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	fb02 f303 	mul.w	r3, r2, r3
 8007ede:	627b      	str	r3, [r7, #36]	; 0x24
 8007ee0:	e004      	b.n	8007eec <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	4a0c      	ldr	r2, [pc, #48]	; (8007f18 <HAL_RCC_GetSysClockFreq+0xd0>)
 8007ee6:	fb02 f303 	mul.w	r3, r2, r3
 8007eea:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8007eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eee:	623b      	str	r3, [r7, #32]
      break;
 8007ef0:	e002      	b.n	8007ef8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007ef2:	4b06      	ldr	r3, [pc, #24]	; (8007f0c <HAL_RCC_GetSysClockFreq+0xc4>)
 8007ef4:	623b      	str	r3, [r7, #32]
      break;
 8007ef6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007ef8:	6a3b      	ldr	r3, [r7, #32]
}
 8007efa:	4618      	mov	r0, r3
 8007efc:	372c      	adds	r7, #44	; 0x2c
 8007efe:	46bd      	mov	sp, r7
 8007f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f04:	4770      	bx	lr
 8007f06:	bf00      	nop
 8007f08:	40021000 	.word	0x40021000
 8007f0c:	007a1200 	.word	0x007a1200
 8007f10:	0800e2f4 	.word	0x0800e2f4
 8007f14:	0800e304 	.word	0x0800e304
 8007f18:	003d0900 	.word	0x003d0900

08007f1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007f20:	4b03      	ldr	r3, [pc, #12]	; (8007f30 <HAL_RCC_GetHCLKFreq+0x14>)
 8007f22:	681b      	ldr	r3, [r3, #0]
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	46bd      	mov	sp, r7
 8007f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2c:	4770      	bx	lr
 8007f2e:	bf00      	nop
 8007f30:	20000004 	.word	0x20000004

08007f34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b082      	sub	sp, #8
 8007f38:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8007f3a:	f7ff ffef 	bl	8007f1c <HAL_RCC_GetHCLKFreq>
 8007f3e:	4601      	mov	r1, r0
 8007f40:	4b0b      	ldr	r3, [pc, #44]	; (8007f70 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007f48:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8007f4c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f4e:	687a      	ldr	r2, [r7, #4]
 8007f50:	fa92 f2a2 	rbit	r2, r2
 8007f54:	603a      	str	r2, [r7, #0]
  return result;
 8007f56:	683a      	ldr	r2, [r7, #0]
 8007f58:	fab2 f282 	clz	r2, r2
 8007f5c:	b2d2      	uxtb	r2, r2
 8007f5e:	40d3      	lsrs	r3, r2
 8007f60:	4a04      	ldr	r2, [pc, #16]	; (8007f74 <HAL_RCC_GetPCLK1Freq+0x40>)
 8007f62:	5cd3      	ldrb	r3, [r2, r3]
 8007f64:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8007f68:	4618      	mov	r0, r3
 8007f6a:	3708      	adds	r7, #8
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}
 8007f70:	40021000 	.word	0x40021000
 8007f74:	0800e2ec 	.word	0x0800e2ec

08007f78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b082      	sub	sp, #8
 8007f7c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8007f7e:	f7ff ffcd 	bl	8007f1c <HAL_RCC_GetHCLKFreq>
 8007f82:	4601      	mov	r1, r0
 8007f84:	4b0b      	ldr	r3, [pc, #44]	; (8007fb4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8007f86:	685b      	ldr	r3, [r3, #4]
 8007f88:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8007f8c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8007f90:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f92:	687a      	ldr	r2, [r7, #4]
 8007f94:	fa92 f2a2 	rbit	r2, r2
 8007f98:	603a      	str	r2, [r7, #0]
  return result;
 8007f9a:	683a      	ldr	r2, [r7, #0]
 8007f9c:	fab2 f282 	clz	r2, r2
 8007fa0:	b2d2      	uxtb	r2, r2
 8007fa2:	40d3      	lsrs	r3, r2
 8007fa4:	4a04      	ldr	r2, [pc, #16]	; (8007fb8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8007fa6:	5cd3      	ldrb	r3, [r2, r3]
 8007fa8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8007fac:	4618      	mov	r0, r3
 8007fae:	3708      	adds	r7, #8
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}
 8007fb4:	40021000 	.word	0x40021000
 8007fb8:	0800e2ec 	.word	0x0800e2ec

08007fbc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b092      	sub	sp, #72	; 0x48
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	f000 80d4 	beq.w	8008188 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007fe0:	4b4e      	ldr	r3, [pc, #312]	; (800811c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007fe2:	69db      	ldr	r3, [r3, #28]
 8007fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d10e      	bne.n	800800a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007fec:	4b4b      	ldr	r3, [pc, #300]	; (800811c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007fee:	69db      	ldr	r3, [r3, #28]
 8007ff0:	4a4a      	ldr	r2, [pc, #296]	; (800811c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ff2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ff6:	61d3      	str	r3, [r2, #28]
 8007ff8:	4b48      	ldr	r3, [pc, #288]	; (800811c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ffa:	69db      	ldr	r3, [r3, #28]
 8007ffc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008000:	60bb      	str	r3, [r7, #8]
 8008002:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008004:	2301      	movs	r3, #1
 8008006:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800800a:	4b45      	ldr	r3, [pc, #276]	; (8008120 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008012:	2b00      	cmp	r3, #0
 8008014:	d118      	bne.n	8008048 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008016:	4b42      	ldr	r3, [pc, #264]	; (8008120 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a41      	ldr	r2, [pc, #260]	; (8008120 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800801c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008020:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008022:	f7fc f983 	bl	800432c <HAL_GetTick>
 8008026:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008028:	e008      	b.n	800803c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800802a:	f7fc f97f 	bl	800432c <HAL_GetTick>
 800802e:	4602      	mov	r2, r0
 8008030:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008032:	1ad3      	subs	r3, r2, r3
 8008034:	2b64      	cmp	r3, #100	; 0x64
 8008036:	d901      	bls.n	800803c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8008038:	2303      	movs	r3, #3
 800803a:	e169      	b.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800803c:	4b38      	ldr	r3, [pc, #224]	; (8008120 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008044:	2b00      	cmp	r3, #0
 8008046:	d0f0      	beq.n	800802a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008048:	4b34      	ldr	r3, [pc, #208]	; (800811c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800804a:	6a1b      	ldr	r3, [r3, #32]
 800804c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008050:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008052:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008054:	2b00      	cmp	r3, #0
 8008056:	f000 8084 	beq.w	8008162 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008062:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008064:	429a      	cmp	r2, r3
 8008066:	d07c      	beq.n	8008162 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008068:	4b2c      	ldr	r3, [pc, #176]	; (800811c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800806a:	6a1b      	ldr	r3, [r3, #32]
 800806c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008070:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008072:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008076:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008078:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800807a:	fa93 f3a3 	rbit	r3, r3
 800807e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8008080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008082:	fab3 f383 	clz	r3, r3
 8008086:	b2db      	uxtb	r3, r3
 8008088:	461a      	mov	r2, r3
 800808a:	4b26      	ldr	r3, [pc, #152]	; (8008124 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800808c:	4413      	add	r3, r2
 800808e:	009b      	lsls	r3, r3, #2
 8008090:	461a      	mov	r2, r3
 8008092:	2301      	movs	r3, #1
 8008094:	6013      	str	r3, [r2, #0]
 8008096:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800809a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800809c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800809e:	fa93 f3a3 	rbit	r3, r3
 80080a2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80080a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80080a6:	fab3 f383 	clz	r3, r3
 80080aa:	b2db      	uxtb	r3, r3
 80080ac:	461a      	mov	r2, r3
 80080ae:	4b1d      	ldr	r3, [pc, #116]	; (8008124 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80080b0:	4413      	add	r3, r2
 80080b2:	009b      	lsls	r3, r3, #2
 80080b4:	461a      	mov	r2, r3
 80080b6:	2300      	movs	r3, #0
 80080b8:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80080ba:	4a18      	ldr	r2, [pc, #96]	; (800811c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80080bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080be:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80080c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080c2:	f003 0301 	and.w	r3, r3, #1
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d04b      	beq.n	8008162 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080ca:	f7fc f92f 	bl	800432c <HAL_GetTick>
 80080ce:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80080d0:	e00a      	b.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80080d2:	f7fc f92b 	bl	800432c <HAL_GetTick>
 80080d6:	4602      	mov	r2, r0
 80080d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080da:	1ad3      	subs	r3, r2, r3
 80080dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d901      	bls.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80080e4:	2303      	movs	r3, #3
 80080e6:	e113      	b.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0x354>
 80080e8:	2302      	movs	r3, #2
 80080ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080ee:	fa93 f3a3 	rbit	r3, r3
 80080f2:	627b      	str	r3, [r7, #36]	; 0x24
 80080f4:	2302      	movs	r3, #2
 80080f6:	623b      	str	r3, [r7, #32]
 80080f8:	6a3b      	ldr	r3, [r7, #32]
 80080fa:	fa93 f3a3 	rbit	r3, r3
 80080fe:	61fb      	str	r3, [r7, #28]
  return result;
 8008100:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008102:	fab3 f383 	clz	r3, r3
 8008106:	b2db      	uxtb	r3, r3
 8008108:	095b      	lsrs	r3, r3, #5
 800810a:	b2db      	uxtb	r3, r3
 800810c:	f043 0302 	orr.w	r3, r3, #2
 8008110:	b2db      	uxtb	r3, r3
 8008112:	2b02      	cmp	r3, #2
 8008114:	d108      	bne.n	8008128 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8008116:	4b01      	ldr	r3, [pc, #4]	; (800811c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008118:	6a1b      	ldr	r3, [r3, #32]
 800811a:	e00d      	b.n	8008138 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800811c:	40021000 	.word	0x40021000
 8008120:	40007000 	.word	0x40007000
 8008124:	10908100 	.word	0x10908100
 8008128:	2302      	movs	r3, #2
 800812a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	fa93 f3a3 	rbit	r3, r3
 8008132:	617b      	str	r3, [r7, #20]
 8008134:	4b78      	ldr	r3, [pc, #480]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008138:	2202      	movs	r2, #2
 800813a:	613a      	str	r2, [r7, #16]
 800813c:	693a      	ldr	r2, [r7, #16]
 800813e:	fa92 f2a2 	rbit	r2, r2
 8008142:	60fa      	str	r2, [r7, #12]
  return result;
 8008144:	68fa      	ldr	r2, [r7, #12]
 8008146:	fab2 f282 	clz	r2, r2
 800814a:	b2d2      	uxtb	r2, r2
 800814c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008150:	b2d2      	uxtb	r2, r2
 8008152:	f002 021f 	and.w	r2, r2, #31
 8008156:	2101      	movs	r1, #1
 8008158:	fa01 f202 	lsl.w	r2, r1, r2
 800815c:	4013      	ands	r3, r2
 800815e:	2b00      	cmp	r3, #0
 8008160:	d0b7      	beq.n	80080d2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8008162:	4b6d      	ldr	r3, [pc, #436]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008164:	6a1b      	ldr	r3, [r3, #32]
 8008166:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	496a      	ldr	r1, [pc, #424]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008170:	4313      	orrs	r3, r2
 8008172:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008174:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008178:	2b01      	cmp	r3, #1
 800817a:	d105      	bne.n	8008188 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800817c:	4b66      	ldr	r3, [pc, #408]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800817e:	69db      	ldr	r3, [r3, #28]
 8008180:	4a65      	ldr	r2, [pc, #404]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008182:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008186:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f003 0301 	and.w	r3, r3, #1
 8008190:	2b00      	cmp	r3, #0
 8008192:	d008      	beq.n	80081a6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008194:	4b60      	ldr	r3, [pc, #384]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008198:	f023 0203 	bic.w	r2, r3, #3
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	495d      	ldr	r1, [pc, #372]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081a2:	4313      	orrs	r3, r2
 80081a4:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f003 0302 	and.w	r3, r3, #2
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d008      	beq.n	80081c4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80081b2:	4b59      	ldr	r3, [pc, #356]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081b6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	68db      	ldr	r3, [r3, #12]
 80081be:	4956      	ldr	r1, [pc, #344]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081c0:	4313      	orrs	r3, r2
 80081c2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f003 0304 	and.w	r3, r3, #4
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d008      	beq.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80081d0:	4b51      	ldr	r3, [pc, #324]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081d4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	691b      	ldr	r3, [r3, #16]
 80081dc:	494e      	ldr	r1, [pc, #312]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081de:	4313      	orrs	r3, r2
 80081e0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f003 0320 	and.w	r3, r3, #32
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d008      	beq.n	8008200 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80081ee:	4b4a      	ldr	r3, [pc, #296]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081f2:	f023 0210 	bic.w	r2, r3, #16
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	69db      	ldr	r3, [r3, #28]
 80081fa:	4947      	ldr	r1, [pc, #284]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081fc:	4313      	orrs	r3, r2
 80081fe:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008208:	2b00      	cmp	r3, #0
 800820a:	d008      	beq.n	800821e <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800820c:	4b42      	ldr	r3, [pc, #264]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800820e:	685b      	ldr	r3, [r3, #4]
 8008210:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008218:	493f      	ldr	r1, [pc, #252]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800821a:	4313      	orrs	r3, r2
 800821c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008226:	2b00      	cmp	r3, #0
 8008228:	d008      	beq.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800822a:	4b3b      	ldr	r3, [pc, #236]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800822c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800822e:	f023 0220 	bic.w	r2, r3, #32
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6a1b      	ldr	r3, [r3, #32]
 8008236:	4938      	ldr	r1, [pc, #224]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008238:	4313      	orrs	r3, r2
 800823a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f003 0308 	and.w	r3, r3, #8
 8008244:	2b00      	cmp	r3, #0
 8008246:	d008      	beq.n	800825a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008248:	4b33      	ldr	r3, [pc, #204]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800824a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800824c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	695b      	ldr	r3, [r3, #20]
 8008254:	4930      	ldr	r1, [pc, #192]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008256:	4313      	orrs	r3, r2
 8008258:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f003 0310 	and.w	r3, r3, #16
 8008262:	2b00      	cmp	r3, #0
 8008264:	d008      	beq.n	8008278 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008266:	4b2c      	ldr	r3, [pc, #176]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800826a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	699b      	ldr	r3, [r3, #24]
 8008272:	4929      	ldr	r1, [pc, #164]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008274:	4313      	orrs	r3, r2
 8008276:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008280:	2b00      	cmp	r3, #0
 8008282:	d008      	beq.n	8008296 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008284:	4b24      	ldr	r3, [pc, #144]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008290:	4921      	ldr	r1, [pc, #132]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008292:	4313      	orrs	r3, r2
 8008294:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d008      	beq.n	80082b4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80082a2:	4b1d      	ldr	r3, [pc, #116]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082a6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ae:	491a      	ldr	r1, [pc, #104]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082b0:	4313      	orrs	r3, r2
 80082b2:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d008      	beq.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80082c0:	4b15      	ldr	r3, [pc, #84]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082c4:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082cc:	4912      	ldr	r1, [pc, #72]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082ce:	4313      	orrs	r3, r2
 80082d0:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d008      	beq.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80082de:	4b0e      	ldr	r3, [pc, #56]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082ea:	490b      	ldr	r1, [pc, #44]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082ec:	4313      	orrs	r3, r2
 80082ee:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d008      	beq.n	800830e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80082fc:	4b06      	ldr	r3, [pc, #24]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008300:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008308:	4903      	ldr	r1, [pc, #12]	; (8008318 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800830a:	4313      	orrs	r3, r2
 800830c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800830e:	2300      	movs	r3, #0
}
 8008310:	4618      	mov	r0, r3
 8008312:	3748      	adds	r7, #72	; 0x48
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}
 8008318:	40021000 	.word	0x40021000

0800831c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b084      	sub	sp, #16
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d101      	bne.n	800832e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800832a:	2301      	movs	r3, #1
 800832c:	e09d      	b.n	800846a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008332:	2b00      	cmp	r3, #0
 8008334:	d108      	bne.n	8008348 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	685b      	ldr	r3, [r3, #4]
 800833a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800833e:	d009      	beq.n	8008354 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2200      	movs	r2, #0
 8008344:	61da      	str	r2, [r3, #28]
 8008346:	e005      	b.n	8008354 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2200      	movs	r2, #0
 8008352:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2200      	movs	r2, #0
 8008358:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008360:	b2db      	uxtb	r3, r3
 8008362:	2b00      	cmp	r3, #0
 8008364:	d106      	bne.n	8008374 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2200      	movs	r2, #0
 800836a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f7fb f9aa 	bl	80036c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2202      	movs	r2, #2
 8008378:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	681a      	ldr	r2, [r3, #0]
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800838a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	68db      	ldr	r3, [r3, #12]
 8008390:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008394:	d902      	bls.n	800839c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008396:	2300      	movs	r3, #0
 8008398:	60fb      	str	r3, [r7, #12]
 800839a:	e002      	b.n	80083a2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800839c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80083a0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	68db      	ldr	r3, [r3, #12]
 80083a6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80083aa:	d007      	beq.n	80083bc <HAL_SPI_Init+0xa0>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	68db      	ldr	r3, [r3, #12]
 80083b0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80083b4:	d002      	beq.n	80083bc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2200      	movs	r2, #0
 80083ba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	689b      	ldr	r3, [r3, #8]
 80083c8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80083cc:	431a      	orrs	r2, r3
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	691b      	ldr	r3, [r3, #16]
 80083d2:	f003 0302 	and.w	r3, r3, #2
 80083d6:	431a      	orrs	r2, r3
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	695b      	ldr	r3, [r3, #20]
 80083dc:	f003 0301 	and.w	r3, r3, #1
 80083e0:	431a      	orrs	r2, r3
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	699b      	ldr	r3, [r3, #24]
 80083e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80083ea:	431a      	orrs	r2, r3
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	69db      	ldr	r3, [r3, #28]
 80083f0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80083f4:	431a      	orrs	r2, r3
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6a1b      	ldr	r3, [r3, #32]
 80083fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083fe:	ea42 0103 	orr.w	r1, r2, r3
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008406:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	430a      	orrs	r2, r1
 8008410:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	699b      	ldr	r3, [r3, #24]
 8008416:	0c1b      	lsrs	r3, r3, #16
 8008418:	f003 0204 	and.w	r2, r3, #4
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008420:	f003 0310 	and.w	r3, r3, #16
 8008424:	431a      	orrs	r2, r3
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800842a:	f003 0308 	and.w	r3, r3, #8
 800842e:	431a      	orrs	r2, r3
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	68db      	ldr	r3, [r3, #12]
 8008434:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008438:	ea42 0103 	orr.w	r1, r2, r3
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	430a      	orrs	r2, r1
 8008448:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	69da      	ldr	r2, [r3, #28]
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008458:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2200      	movs	r2, #0
 800845e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2201      	movs	r2, #1
 8008464:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008468:	2300      	movs	r3, #0
}
 800846a:	4618      	mov	r0, r3
 800846c:	3710      	adds	r7, #16
 800846e:	46bd      	mov	sp, r7
 8008470:	bd80      	pop	{r7, pc}

08008472 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008472:	b580      	push	{r7, lr}
 8008474:	b08a      	sub	sp, #40	; 0x28
 8008476:	af00      	add	r7, sp, #0
 8008478:	60f8      	str	r0, [r7, #12]
 800847a:	60b9      	str	r1, [r7, #8]
 800847c:	607a      	str	r2, [r7, #4]
 800847e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008480:	2301      	movs	r3, #1
 8008482:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008484:	2300      	movs	r3, #0
 8008486:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008490:	2b01      	cmp	r3, #1
 8008492:	d101      	bne.n	8008498 <HAL_SPI_TransmitReceive+0x26>
 8008494:	2302      	movs	r3, #2
 8008496:	e20a      	b.n	80088ae <HAL_SPI_TransmitReceive+0x43c>
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	2201      	movs	r2, #1
 800849c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80084a0:	f7fb ff44 	bl	800432c <HAL_GetTick>
 80084a4:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80084ac:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	685b      	ldr	r3, [r3, #4]
 80084b2:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80084b4:	887b      	ldrh	r3, [r7, #2]
 80084b6:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80084b8:	887b      	ldrh	r3, [r7, #2]
 80084ba:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80084bc:	7efb      	ldrb	r3, [r7, #27]
 80084be:	2b01      	cmp	r3, #1
 80084c0:	d00e      	beq.n	80084e0 <HAL_SPI_TransmitReceive+0x6e>
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80084c8:	d106      	bne.n	80084d8 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d102      	bne.n	80084d8 <HAL_SPI_TransmitReceive+0x66>
 80084d2:	7efb      	ldrb	r3, [r7, #27]
 80084d4:	2b04      	cmp	r3, #4
 80084d6:	d003      	beq.n	80084e0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80084d8:	2302      	movs	r3, #2
 80084da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80084de:	e1e0      	b.n	80088a2 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80084e0:	68bb      	ldr	r3, [r7, #8]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d005      	beq.n	80084f2 <HAL_SPI_TransmitReceive+0x80>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d002      	beq.n	80084f2 <HAL_SPI_TransmitReceive+0x80>
 80084ec:	887b      	ldrh	r3, [r7, #2]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d103      	bne.n	80084fa <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80084f2:	2301      	movs	r3, #1
 80084f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80084f8:	e1d3      	b.n	80088a2 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008500:	b2db      	uxtb	r3, r3
 8008502:	2b04      	cmp	r3, #4
 8008504:	d003      	beq.n	800850e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	2205      	movs	r2, #5
 800850a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2200      	movs	r2, #0
 8008512:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	887a      	ldrh	r2, [r7, #2]
 800851e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	887a      	ldrh	r2, [r7, #2]
 8008526:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	68ba      	ldr	r2, [r7, #8]
 800852e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	887a      	ldrh	r2, [r7, #2]
 8008534:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	887a      	ldrh	r2, [r7, #2]
 800853a:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2200      	movs	r2, #0
 8008540:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	2200      	movs	r2, #0
 8008546:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	68db      	ldr	r3, [r3, #12]
 800854c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008550:	d802      	bhi.n	8008558 <HAL_SPI_TransmitReceive+0xe6>
 8008552:	8a3b      	ldrh	r3, [r7, #16]
 8008554:	2b01      	cmp	r3, #1
 8008556:	d908      	bls.n	800856a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	685a      	ldr	r2, [r3, #4]
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008566:	605a      	str	r2, [r3, #4]
 8008568:	e007      	b.n	800857a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	685a      	ldr	r2, [r3, #4]
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008578:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008584:	2b40      	cmp	r3, #64	; 0x40
 8008586:	d007      	beq.n	8008598 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008596:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80085a0:	f240 8081 	bls.w	80086a6 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	685b      	ldr	r3, [r3, #4]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d002      	beq.n	80085b2 <HAL_SPI_TransmitReceive+0x140>
 80085ac:	8a7b      	ldrh	r3, [r7, #18]
 80085ae:	2b01      	cmp	r3, #1
 80085b0:	d16d      	bne.n	800868e <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b6:	881a      	ldrh	r2, [r3, #0]
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085c2:	1c9a      	adds	r2, r3, #2
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085cc:	b29b      	uxth	r3, r3
 80085ce:	3b01      	subs	r3, #1
 80085d0:	b29a      	uxth	r2, r3
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80085d6:	e05a      	b.n	800868e <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	689b      	ldr	r3, [r3, #8]
 80085de:	f003 0302 	and.w	r3, r3, #2
 80085e2:	2b02      	cmp	r3, #2
 80085e4:	d11b      	bne.n	800861e <HAL_SPI_TransmitReceive+0x1ac>
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085ea:	b29b      	uxth	r3, r3
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d016      	beq.n	800861e <HAL_SPI_TransmitReceive+0x1ac>
 80085f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085f2:	2b01      	cmp	r3, #1
 80085f4:	d113      	bne.n	800861e <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085fa:	881a      	ldrh	r2, [r3, #0]
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008606:	1c9a      	adds	r2, r3, #2
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008610:	b29b      	uxth	r3, r3
 8008612:	3b01      	subs	r3, #1
 8008614:	b29a      	uxth	r2, r3
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800861a:	2300      	movs	r3, #0
 800861c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	689b      	ldr	r3, [r3, #8]
 8008624:	f003 0301 	and.w	r3, r3, #1
 8008628:	2b01      	cmp	r3, #1
 800862a:	d11c      	bne.n	8008666 <HAL_SPI_TransmitReceive+0x1f4>
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008632:	b29b      	uxth	r3, r3
 8008634:	2b00      	cmp	r3, #0
 8008636:	d016      	beq.n	8008666 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	68da      	ldr	r2, [r3, #12]
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008642:	b292      	uxth	r2, r2
 8008644:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800864a:	1c9a      	adds	r2, r3, #2
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008656:	b29b      	uxth	r3, r3
 8008658:	3b01      	subs	r3, #1
 800865a:	b29a      	uxth	r2, r3
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008662:	2301      	movs	r3, #1
 8008664:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008666:	f7fb fe61 	bl	800432c <HAL_GetTick>
 800866a:	4602      	mov	r2, r0
 800866c:	69fb      	ldr	r3, [r7, #28]
 800866e:	1ad3      	subs	r3, r2, r3
 8008670:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008672:	429a      	cmp	r2, r3
 8008674:	d80b      	bhi.n	800868e <HAL_SPI_TransmitReceive+0x21c>
 8008676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800867c:	d007      	beq.n	800868e <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800867e:	2303      	movs	r3, #3
 8008680:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2201      	movs	r2, #1
 8008688:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 800868c:	e109      	b.n	80088a2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008692:	b29b      	uxth	r3, r3
 8008694:	2b00      	cmp	r3, #0
 8008696:	d19f      	bne.n	80085d8 <HAL_SPI_TransmitReceive+0x166>
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800869e:	b29b      	uxth	r3, r3
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d199      	bne.n	80085d8 <HAL_SPI_TransmitReceive+0x166>
 80086a4:	e0e3      	b.n	800886e <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	685b      	ldr	r3, [r3, #4]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d003      	beq.n	80086b6 <HAL_SPI_TransmitReceive+0x244>
 80086ae:	8a7b      	ldrh	r3, [r7, #18]
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	f040 80cf 	bne.w	8008854 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086ba:	b29b      	uxth	r3, r3
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d912      	bls.n	80086e6 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086c4:	881a      	ldrh	r2, [r3, #0]
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086d0:	1c9a      	adds	r2, r3, #2
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086da:	b29b      	uxth	r3, r3
 80086dc:	3b02      	subs	r3, #2
 80086de:	b29a      	uxth	r2, r3
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80086e4:	e0b6      	b.n	8008854 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	330c      	adds	r3, #12
 80086f0:	7812      	ldrb	r2, [r2, #0]
 80086f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086f8:	1c5a      	adds	r2, r3, #1
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008702:	b29b      	uxth	r3, r3
 8008704:	3b01      	subs	r3, #1
 8008706:	b29a      	uxth	r2, r3
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800870c:	e0a2      	b.n	8008854 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	689b      	ldr	r3, [r3, #8]
 8008714:	f003 0302 	and.w	r3, r3, #2
 8008718:	2b02      	cmp	r3, #2
 800871a:	d134      	bne.n	8008786 <HAL_SPI_TransmitReceive+0x314>
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008720:	b29b      	uxth	r3, r3
 8008722:	2b00      	cmp	r3, #0
 8008724:	d02f      	beq.n	8008786 <HAL_SPI_TransmitReceive+0x314>
 8008726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008728:	2b01      	cmp	r3, #1
 800872a:	d12c      	bne.n	8008786 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008730:	b29b      	uxth	r3, r3
 8008732:	2b01      	cmp	r3, #1
 8008734:	d912      	bls.n	800875c <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800873a:	881a      	ldrh	r2, [r3, #0]
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008746:	1c9a      	adds	r2, r3, #2
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008750:	b29b      	uxth	r3, r3
 8008752:	3b02      	subs	r3, #2
 8008754:	b29a      	uxth	r2, r3
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	87da      	strh	r2, [r3, #62]	; 0x3e
 800875a:	e012      	b.n	8008782 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	330c      	adds	r3, #12
 8008766:	7812      	ldrb	r2, [r2, #0]
 8008768:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800876e:	1c5a      	adds	r2, r3, #1
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008778:	b29b      	uxth	r3, r3
 800877a:	3b01      	subs	r3, #1
 800877c:	b29a      	uxth	r2, r3
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008782:	2300      	movs	r3, #0
 8008784:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	f003 0301 	and.w	r3, r3, #1
 8008790:	2b01      	cmp	r3, #1
 8008792:	d148      	bne.n	8008826 <HAL_SPI_TransmitReceive+0x3b4>
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800879a:	b29b      	uxth	r3, r3
 800879c:	2b00      	cmp	r3, #0
 800879e:	d042      	beq.n	8008826 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80087a6:	b29b      	uxth	r3, r3
 80087a8:	2b01      	cmp	r3, #1
 80087aa:	d923      	bls.n	80087f4 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	68da      	ldr	r2, [r3, #12]
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087b6:	b292      	uxth	r2, r2
 80087b8:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087be:	1c9a      	adds	r2, r3, #2
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80087ca:	b29b      	uxth	r3, r3
 80087cc:	3b02      	subs	r3, #2
 80087ce:	b29a      	uxth	r2, r3
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80087dc:	b29b      	uxth	r3, r3
 80087de:	2b01      	cmp	r3, #1
 80087e0:	d81f      	bhi.n	8008822 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	685a      	ldr	r2, [r3, #4]
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80087f0:	605a      	str	r2, [r3, #4]
 80087f2:	e016      	b.n	8008822 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f103 020c 	add.w	r2, r3, #12
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008800:	7812      	ldrb	r2, [r2, #0]
 8008802:	b2d2      	uxtb	r2, r2
 8008804:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800880a:	1c5a      	adds	r2, r3, #1
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008816:	b29b      	uxth	r3, r3
 8008818:	3b01      	subs	r3, #1
 800881a:	b29a      	uxth	r2, r3
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008822:	2301      	movs	r3, #1
 8008824:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008826:	f7fb fd81 	bl	800432c <HAL_GetTick>
 800882a:	4602      	mov	r2, r0
 800882c:	69fb      	ldr	r3, [r7, #28]
 800882e:	1ad3      	subs	r3, r2, r3
 8008830:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008832:	429a      	cmp	r2, r3
 8008834:	d803      	bhi.n	800883e <HAL_SPI_TransmitReceive+0x3cc>
 8008836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800883c:	d102      	bne.n	8008844 <HAL_SPI_TransmitReceive+0x3d2>
 800883e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008840:	2b00      	cmp	r3, #0
 8008842:	d107      	bne.n	8008854 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8008844:	2303      	movs	r3, #3
 8008846:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2201      	movs	r2, #1
 800884e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8008852:	e026      	b.n	80088a2 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008858:	b29b      	uxth	r3, r3
 800885a:	2b00      	cmp	r3, #0
 800885c:	f47f af57 	bne.w	800870e <HAL_SPI_TransmitReceive+0x29c>
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008866:	b29b      	uxth	r3, r3
 8008868:	2b00      	cmp	r3, #0
 800886a:	f47f af50 	bne.w	800870e <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800886e:	69fa      	ldr	r2, [r7, #28]
 8008870:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008872:	68f8      	ldr	r0, [r7, #12]
 8008874:	f000 f93e 	bl	8008af4 <SPI_EndRxTxTransaction>
 8008878:	4603      	mov	r3, r0
 800887a:	2b00      	cmp	r3, #0
 800887c:	d005      	beq.n	800888a <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2220      	movs	r2, #32
 8008888:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800888e:	2b00      	cmp	r3, #0
 8008890:	d003      	beq.n	800889a <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8008892:	2301      	movs	r3, #1
 8008894:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008898:	e003      	b.n	80088a2 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	2201      	movs	r2, #1
 800889e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2200      	movs	r2, #0
 80088a6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80088aa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	3728      	adds	r7, #40	; 0x28
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bd80      	pop	{r7, pc}
	...

080088b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b088      	sub	sp, #32
 80088bc:	af00      	add	r7, sp, #0
 80088be:	60f8      	str	r0, [r7, #12]
 80088c0:	60b9      	str	r1, [r7, #8]
 80088c2:	603b      	str	r3, [r7, #0]
 80088c4:	4613      	mov	r3, r2
 80088c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80088c8:	f7fb fd30 	bl	800432c <HAL_GetTick>
 80088cc:	4602      	mov	r2, r0
 80088ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088d0:	1a9b      	subs	r3, r3, r2
 80088d2:	683a      	ldr	r2, [r7, #0]
 80088d4:	4413      	add	r3, r2
 80088d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80088d8:	f7fb fd28 	bl	800432c <HAL_GetTick>
 80088dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80088de:	4b39      	ldr	r3, [pc, #228]	; (80089c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	015b      	lsls	r3, r3, #5
 80088e4:	0d1b      	lsrs	r3, r3, #20
 80088e6:	69fa      	ldr	r2, [r7, #28]
 80088e8:	fb02 f303 	mul.w	r3, r2, r3
 80088ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80088ee:	e054      	b.n	800899a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088f6:	d050      	beq.n	800899a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80088f8:	f7fb fd18 	bl	800432c <HAL_GetTick>
 80088fc:	4602      	mov	r2, r0
 80088fe:	69bb      	ldr	r3, [r7, #24]
 8008900:	1ad3      	subs	r3, r2, r3
 8008902:	69fa      	ldr	r2, [r7, #28]
 8008904:	429a      	cmp	r2, r3
 8008906:	d902      	bls.n	800890e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008908:	69fb      	ldr	r3, [r7, #28]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d13d      	bne.n	800898a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	685a      	ldr	r2, [r3, #4]
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800891c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008926:	d111      	bne.n	800894c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008930:	d004      	beq.n	800893c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	689b      	ldr	r3, [r3, #8]
 8008936:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800893a:	d107      	bne.n	800894c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	681a      	ldr	r2, [r3, #0]
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800894a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008950:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008954:	d10f      	bne.n	8008976 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	681a      	ldr	r2, [r3, #0]
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008964:	601a      	str	r2, [r3, #0]
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	681a      	ldr	r2, [r3, #0]
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008974:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2201      	movs	r2, #1
 800897a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	2200      	movs	r2, #0
 8008982:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008986:	2303      	movs	r3, #3
 8008988:	e017      	b.n	80089ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800898a:	697b      	ldr	r3, [r7, #20]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d101      	bne.n	8008994 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008990:	2300      	movs	r3, #0
 8008992:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	3b01      	subs	r3, #1
 8008998:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	689a      	ldr	r2, [r3, #8]
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	4013      	ands	r3, r2
 80089a4:	68ba      	ldr	r2, [r7, #8]
 80089a6:	429a      	cmp	r2, r3
 80089a8:	bf0c      	ite	eq
 80089aa:	2301      	moveq	r3, #1
 80089ac:	2300      	movne	r3, #0
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	461a      	mov	r2, r3
 80089b2:	79fb      	ldrb	r3, [r7, #7]
 80089b4:	429a      	cmp	r2, r3
 80089b6:	d19b      	bne.n	80088f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80089b8:	2300      	movs	r3, #0
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3720      	adds	r7, #32
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}
 80089c2:	bf00      	nop
 80089c4:	20000004 	.word	0x20000004

080089c8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b08a      	sub	sp, #40	; 0x28
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	60f8      	str	r0, [r7, #12]
 80089d0:	60b9      	str	r1, [r7, #8]
 80089d2:	607a      	str	r2, [r7, #4]
 80089d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80089d6:	2300      	movs	r3, #0
 80089d8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80089da:	f7fb fca7 	bl	800432c <HAL_GetTick>
 80089de:	4602      	mov	r2, r0
 80089e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089e2:	1a9b      	subs	r3, r3, r2
 80089e4:	683a      	ldr	r2, [r7, #0]
 80089e6:	4413      	add	r3, r2
 80089e8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80089ea:	f7fb fc9f 	bl	800432c <HAL_GetTick>
 80089ee:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	330c      	adds	r3, #12
 80089f6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80089f8:	4b3d      	ldr	r3, [pc, #244]	; (8008af0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80089fa:	681a      	ldr	r2, [r3, #0]
 80089fc:	4613      	mov	r3, r2
 80089fe:	009b      	lsls	r3, r3, #2
 8008a00:	4413      	add	r3, r2
 8008a02:	00da      	lsls	r2, r3, #3
 8008a04:	1ad3      	subs	r3, r2, r3
 8008a06:	0d1b      	lsrs	r3, r3, #20
 8008a08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a0a:	fb02 f303 	mul.w	r3, r2, r3
 8008a0e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008a10:	e060      	b.n	8008ad4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008a12:	68bb      	ldr	r3, [r7, #8]
 8008a14:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008a18:	d107      	bne.n	8008a2a <SPI_WaitFifoStateUntilTimeout+0x62>
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d104      	bne.n	8008a2a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008a20:	69fb      	ldr	r3, [r7, #28]
 8008a22:	781b      	ldrb	r3, [r3, #0]
 8008a24:	b2db      	uxtb	r3, r3
 8008a26:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008a28:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a30:	d050      	beq.n	8008ad4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008a32:	f7fb fc7b 	bl	800432c <HAL_GetTick>
 8008a36:	4602      	mov	r2, r0
 8008a38:	6a3b      	ldr	r3, [r7, #32]
 8008a3a:	1ad3      	subs	r3, r2, r3
 8008a3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a3e:	429a      	cmp	r2, r3
 8008a40:	d902      	bls.n	8008a48 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d13d      	bne.n	8008ac4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	685a      	ldr	r2, [r3, #4]
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008a56:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008a60:	d111      	bne.n	8008a86 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a6a:	d004      	beq.n	8008a76 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	689b      	ldr	r3, [r3, #8]
 8008a70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a74:	d107      	bne.n	8008a86 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	681a      	ldr	r2, [r3, #0]
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a84:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a8e:	d10f      	bne.n	8008ab0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008a9e:	601a      	str	r2, [r3, #0]
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	681a      	ldr	r2, [r3, #0]
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008aae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	2200      	movs	r2, #0
 8008abc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008ac0:	2303      	movs	r3, #3
 8008ac2:	e010      	b.n	8008ae6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008ac4:	69bb      	ldr	r3, [r7, #24]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d101      	bne.n	8008ace <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008aca:	2300      	movs	r3, #0
 8008acc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8008ace:	69bb      	ldr	r3, [r7, #24]
 8008ad0:	3b01      	subs	r3, #1
 8008ad2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	689a      	ldr	r2, [r3, #8]
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	4013      	ands	r3, r2
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d196      	bne.n	8008a12 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008ae4:	2300      	movs	r3, #0
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3728      	adds	r7, #40	; 0x28
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}
 8008aee:	bf00      	nop
 8008af0:	20000004 	.word	0x20000004

08008af4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b086      	sub	sp, #24
 8008af8:	af02      	add	r7, sp, #8
 8008afa:	60f8      	str	r0, [r7, #12]
 8008afc:	60b9      	str	r1, [r7, #8]
 8008afe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	9300      	str	r3, [sp, #0]
 8008b04:	68bb      	ldr	r3, [r7, #8]
 8008b06:	2200      	movs	r2, #0
 8008b08:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008b0c:	68f8      	ldr	r0, [r7, #12]
 8008b0e:	f7ff ff5b 	bl	80089c8 <SPI_WaitFifoStateUntilTimeout>
 8008b12:	4603      	mov	r3, r0
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d007      	beq.n	8008b28 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b1c:	f043 0220 	orr.w	r2, r3, #32
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008b24:	2303      	movs	r3, #3
 8008b26:	e027      	b.n	8008b78 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	9300      	str	r3, [sp, #0]
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	2180      	movs	r1, #128	; 0x80
 8008b32:	68f8      	ldr	r0, [r7, #12]
 8008b34:	f7ff fec0 	bl	80088b8 <SPI_WaitFlagStateUntilTimeout>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d007      	beq.n	8008b4e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b42:	f043 0220 	orr.w	r2, r3, #32
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008b4a:	2303      	movs	r3, #3
 8008b4c:	e014      	b.n	8008b78 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	9300      	str	r3, [sp, #0]
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	2200      	movs	r2, #0
 8008b56:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008b5a:	68f8      	ldr	r0, [r7, #12]
 8008b5c:	f7ff ff34 	bl	80089c8 <SPI_WaitFifoStateUntilTimeout>
 8008b60:	4603      	mov	r3, r0
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d007      	beq.n	8008b76 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b6a:	f043 0220 	orr.w	r2, r3, #32
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008b72:	2303      	movs	r3, #3
 8008b74:	e000      	b.n	8008b78 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008b76:	2300      	movs	r3, #0
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	3710      	adds	r7, #16
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	bd80      	pop	{r7, pc}

08008b80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b082      	sub	sp, #8
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d101      	bne.n	8008b92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008b8e:	2301      	movs	r3, #1
 8008b90:	e049      	b.n	8008c26 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b98:	b2db      	uxtb	r3, r3
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d106      	bne.n	8008bac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f7fb f8a2 	bl	8003cf0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2202      	movs	r2, #2
 8008bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	3304      	adds	r3, #4
 8008bbc:	4619      	mov	r1, r3
 8008bbe:	4610      	mov	r0, r2
 8008bc0:	f000 fbce 	bl	8009360 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2201      	movs	r2, #1
 8008bd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2201      	movs	r2, #1
 8008bd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2201      	movs	r2, #1
 8008be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2201      	movs	r2, #1
 8008be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2201      	movs	r2, #1
 8008bf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2201      	movs	r2, #1
 8008bf8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2201      	movs	r2, #1
 8008c00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2201      	movs	r2, #1
 8008c08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2201      	movs	r2, #1
 8008c10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2201      	movs	r2, #1
 8008c18:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c24:	2300      	movs	r3, #0
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3708      	adds	r7, #8
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	bd80      	pop	{r7, pc}
	...

08008c30 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b085      	sub	sp, #20
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c3e:	b2db      	uxtb	r3, r3
 8008c40:	2b01      	cmp	r3, #1
 8008c42:	d001      	beq.n	8008c48 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008c44:	2301      	movs	r3, #1
 8008c46:	e042      	b.n	8008cce <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2202      	movs	r2, #2
 8008c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4a21      	ldr	r2, [pc, #132]	; (8008cdc <HAL_TIM_Base_Start+0xac>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d018      	beq.n	8008c8c <HAL_TIM_Base_Start+0x5c>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c62:	d013      	beq.n	8008c8c <HAL_TIM_Base_Start+0x5c>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a1d      	ldr	r2, [pc, #116]	; (8008ce0 <HAL_TIM_Base_Start+0xb0>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d00e      	beq.n	8008c8c <HAL_TIM_Base_Start+0x5c>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a1c      	ldr	r2, [pc, #112]	; (8008ce4 <HAL_TIM_Base_Start+0xb4>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d009      	beq.n	8008c8c <HAL_TIM_Base_Start+0x5c>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a1a      	ldr	r2, [pc, #104]	; (8008ce8 <HAL_TIM_Base_Start+0xb8>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d004      	beq.n	8008c8c <HAL_TIM_Base_Start+0x5c>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a19      	ldr	r2, [pc, #100]	; (8008cec <HAL_TIM_Base_Start+0xbc>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d115      	bne.n	8008cb8 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	689a      	ldr	r2, [r3, #8]
 8008c92:	4b17      	ldr	r3, [pc, #92]	; (8008cf0 <HAL_TIM_Base_Start+0xc0>)
 8008c94:	4013      	ands	r3, r2
 8008c96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2b06      	cmp	r3, #6
 8008c9c:	d015      	beq.n	8008cca <HAL_TIM_Base_Start+0x9a>
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ca4:	d011      	beq.n	8008cca <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	681a      	ldr	r2, [r3, #0]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f042 0201 	orr.w	r2, r2, #1
 8008cb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cb6:	e008      	b.n	8008cca <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	681a      	ldr	r2, [r3, #0]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f042 0201 	orr.w	r2, r2, #1
 8008cc6:	601a      	str	r2, [r3, #0]
 8008cc8:	e000      	b.n	8008ccc <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008ccc:	2300      	movs	r3, #0
}
 8008cce:	4618      	mov	r0, r3
 8008cd0:	3714      	adds	r7, #20
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd8:	4770      	bx	lr
 8008cda:	bf00      	nop
 8008cdc:	40012c00 	.word	0x40012c00
 8008ce0:	40000400 	.word	0x40000400
 8008ce4:	40000800 	.word	0x40000800
 8008ce8:	40013400 	.word	0x40013400
 8008cec:	40014000 	.word	0x40014000
 8008cf0:	00010007 	.word	0x00010007

08008cf4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b082      	sub	sp, #8
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d101      	bne.n	8008d06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008d02:	2301      	movs	r3, #1
 8008d04:	e049      	b.n	8008d9a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d0c:	b2db      	uxtb	r3, r3
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d106      	bne.n	8008d20 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	2200      	movs	r2, #0
 8008d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f7fb f808 	bl	8003d30 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2202      	movs	r2, #2
 8008d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681a      	ldr	r2, [r3, #0]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	3304      	adds	r3, #4
 8008d30:	4619      	mov	r1, r3
 8008d32:	4610      	mov	r0, r2
 8008d34:	f000 fb14 	bl	8009360 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2201      	movs	r2, #1
 8008d44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2201      	movs	r2, #1
 8008d54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2201      	movs	r2, #1
 8008d64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2201      	movs	r2, #1
 8008d74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2201      	movs	r2, #1
 8008d84:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	2201      	movs	r2, #1
 8008d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008d98:	2300      	movs	r3, #0
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3708      	adds	r7, #8
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
	...

08008da4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b084      	sub	sp, #16
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d109      	bne.n	8008dc8 <HAL_TIM_PWM_Start+0x24>
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008dba:	b2db      	uxtb	r3, r3
 8008dbc:	2b01      	cmp	r3, #1
 8008dbe:	bf14      	ite	ne
 8008dc0:	2301      	movne	r3, #1
 8008dc2:	2300      	moveq	r3, #0
 8008dc4:	b2db      	uxtb	r3, r3
 8008dc6:	e03c      	b.n	8008e42 <HAL_TIM_PWM_Start+0x9e>
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	2b04      	cmp	r3, #4
 8008dcc:	d109      	bne.n	8008de2 <HAL_TIM_PWM_Start+0x3e>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008dd4:	b2db      	uxtb	r3, r3
 8008dd6:	2b01      	cmp	r3, #1
 8008dd8:	bf14      	ite	ne
 8008dda:	2301      	movne	r3, #1
 8008ddc:	2300      	moveq	r3, #0
 8008dde:	b2db      	uxtb	r3, r3
 8008de0:	e02f      	b.n	8008e42 <HAL_TIM_PWM_Start+0x9e>
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	2b08      	cmp	r3, #8
 8008de6:	d109      	bne.n	8008dfc <HAL_TIM_PWM_Start+0x58>
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008dee:	b2db      	uxtb	r3, r3
 8008df0:	2b01      	cmp	r3, #1
 8008df2:	bf14      	ite	ne
 8008df4:	2301      	movne	r3, #1
 8008df6:	2300      	moveq	r3, #0
 8008df8:	b2db      	uxtb	r3, r3
 8008dfa:	e022      	b.n	8008e42 <HAL_TIM_PWM_Start+0x9e>
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	2b0c      	cmp	r3, #12
 8008e00:	d109      	bne.n	8008e16 <HAL_TIM_PWM_Start+0x72>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e08:	b2db      	uxtb	r3, r3
 8008e0a:	2b01      	cmp	r3, #1
 8008e0c:	bf14      	ite	ne
 8008e0e:	2301      	movne	r3, #1
 8008e10:	2300      	moveq	r3, #0
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	e015      	b.n	8008e42 <HAL_TIM_PWM_Start+0x9e>
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	2b10      	cmp	r3, #16
 8008e1a:	d109      	bne.n	8008e30 <HAL_TIM_PWM_Start+0x8c>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008e22:	b2db      	uxtb	r3, r3
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	bf14      	ite	ne
 8008e28:	2301      	movne	r3, #1
 8008e2a:	2300      	moveq	r3, #0
 8008e2c:	b2db      	uxtb	r3, r3
 8008e2e:	e008      	b.n	8008e42 <HAL_TIM_PWM_Start+0x9e>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	bf14      	ite	ne
 8008e3c:	2301      	movne	r3, #1
 8008e3e:	2300      	moveq	r3, #0
 8008e40:	b2db      	uxtb	r3, r3
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d001      	beq.n	8008e4a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008e46:	2301      	movs	r3, #1
 8008e48:	e097      	b.n	8008f7a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d104      	bne.n	8008e5a <HAL_TIM_PWM_Start+0xb6>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2202      	movs	r2, #2
 8008e54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008e58:	e023      	b.n	8008ea2 <HAL_TIM_PWM_Start+0xfe>
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	2b04      	cmp	r3, #4
 8008e5e:	d104      	bne.n	8008e6a <HAL_TIM_PWM_Start+0xc6>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2202      	movs	r2, #2
 8008e64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008e68:	e01b      	b.n	8008ea2 <HAL_TIM_PWM_Start+0xfe>
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	2b08      	cmp	r3, #8
 8008e6e:	d104      	bne.n	8008e7a <HAL_TIM_PWM_Start+0xd6>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2202      	movs	r2, #2
 8008e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008e78:	e013      	b.n	8008ea2 <HAL_TIM_PWM_Start+0xfe>
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	2b0c      	cmp	r3, #12
 8008e7e:	d104      	bne.n	8008e8a <HAL_TIM_PWM_Start+0xe6>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2202      	movs	r2, #2
 8008e84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008e88:	e00b      	b.n	8008ea2 <HAL_TIM_PWM_Start+0xfe>
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	2b10      	cmp	r3, #16
 8008e8e:	d104      	bne.n	8008e9a <HAL_TIM_PWM_Start+0xf6>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2202      	movs	r2, #2
 8008e94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008e98:	e003      	b.n	8008ea2 <HAL_TIM_PWM_Start+0xfe>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2202      	movs	r2, #2
 8008e9e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	6839      	ldr	r1, [r7, #0]
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f000 fe58 	bl	8009b60 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	4a33      	ldr	r2, [pc, #204]	; (8008f84 <HAL_TIM_PWM_Start+0x1e0>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d013      	beq.n	8008ee2 <HAL_TIM_PWM_Start+0x13e>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a32      	ldr	r2, [pc, #200]	; (8008f88 <HAL_TIM_PWM_Start+0x1e4>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d00e      	beq.n	8008ee2 <HAL_TIM_PWM_Start+0x13e>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	4a30      	ldr	r2, [pc, #192]	; (8008f8c <HAL_TIM_PWM_Start+0x1e8>)
 8008eca:	4293      	cmp	r3, r2
 8008ecc:	d009      	beq.n	8008ee2 <HAL_TIM_PWM_Start+0x13e>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a2f      	ldr	r2, [pc, #188]	; (8008f90 <HAL_TIM_PWM_Start+0x1ec>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d004      	beq.n	8008ee2 <HAL_TIM_PWM_Start+0x13e>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	4a2d      	ldr	r2, [pc, #180]	; (8008f94 <HAL_TIM_PWM_Start+0x1f0>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d101      	bne.n	8008ee6 <HAL_TIM_PWM_Start+0x142>
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	e000      	b.n	8008ee8 <HAL_TIM_PWM_Start+0x144>
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d007      	beq.n	8008efc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008efa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4a20      	ldr	r2, [pc, #128]	; (8008f84 <HAL_TIM_PWM_Start+0x1e0>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d018      	beq.n	8008f38 <HAL_TIM_PWM_Start+0x194>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f0e:	d013      	beq.n	8008f38 <HAL_TIM_PWM_Start+0x194>
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	4a20      	ldr	r2, [pc, #128]	; (8008f98 <HAL_TIM_PWM_Start+0x1f4>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d00e      	beq.n	8008f38 <HAL_TIM_PWM_Start+0x194>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	4a1f      	ldr	r2, [pc, #124]	; (8008f9c <HAL_TIM_PWM_Start+0x1f8>)
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d009      	beq.n	8008f38 <HAL_TIM_PWM_Start+0x194>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	4a17      	ldr	r2, [pc, #92]	; (8008f88 <HAL_TIM_PWM_Start+0x1e4>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d004      	beq.n	8008f38 <HAL_TIM_PWM_Start+0x194>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	4a16      	ldr	r2, [pc, #88]	; (8008f8c <HAL_TIM_PWM_Start+0x1e8>)
 8008f34:	4293      	cmp	r3, r2
 8008f36:	d115      	bne.n	8008f64 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	689a      	ldr	r2, [r3, #8]
 8008f3e:	4b18      	ldr	r3, [pc, #96]	; (8008fa0 <HAL_TIM_PWM_Start+0x1fc>)
 8008f40:	4013      	ands	r3, r2
 8008f42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2b06      	cmp	r3, #6
 8008f48:	d015      	beq.n	8008f76 <HAL_TIM_PWM_Start+0x1d2>
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f50:	d011      	beq.n	8008f76 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	681a      	ldr	r2, [r3, #0]
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f042 0201 	orr.w	r2, r2, #1
 8008f60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f62:	e008      	b.n	8008f76 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	681a      	ldr	r2, [r3, #0]
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f042 0201 	orr.w	r2, r2, #1
 8008f72:	601a      	str	r2, [r3, #0]
 8008f74:	e000      	b.n	8008f78 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f76:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008f78:	2300      	movs	r3, #0
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3710      	adds	r7, #16
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}
 8008f82:	bf00      	nop
 8008f84:	40012c00 	.word	0x40012c00
 8008f88:	40013400 	.word	0x40013400
 8008f8c:	40014000 	.word	0x40014000
 8008f90:	40014400 	.word	0x40014400
 8008f94:	40014800 	.word	0x40014800
 8008f98:	40000400 	.word	0x40000400
 8008f9c:	40000800 	.word	0x40000800
 8008fa0:	00010007 	.word	0x00010007

08008fa4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008fa4:	b580      	push	{r7, lr}
 8008fa6:	b086      	sub	sp, #24
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	60f8      	str	r0, [r7, #12]
 8008fac:	60b9      	str	r1, [r7, #8]
 8008fae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	d101      	bne.n	8008fc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008fbe:	2302      	movs	r3, #2
 8008fc0:	e0ff      	b.n	80091c2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2201      	movs	r2, #1
 8008fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2b14      	cmp	r3, #20
 8008fce:	f200 80f0 	bhi.w	80091b2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008fd2:	a201      	add	r2, pc, #4	; (adr r2, 8008fd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fd8:	0800902d 	.word	0x0800902d
 8008fdc:	080091b3 	.word	0x080091b3
 8008fe0:	080091b3 	.word	0x080091b3
 8008fe4:	080091b3 	.word	0x080091b3
 8008fe8:	0800906d 	.word	0x0800906d
 8008fec:	080091b3 	.word	0x080091b3
 8008ff0:	080091b3 	.word	0x080091b3
 8008ff4:	080091b3 	.word	0x080091b3
 8008ff8:	080090af 	.word	0x080090af
 8008ffc:	080091b3 	.word	0x080091b3
 8009000:	080091b3 	.word	0x080091b3
 8009004:	080091b3 	.word	0x080091b3
 8009008:	080090ef 	.word	0x080090ef
 800900c:	080091b3 	.word	0x080091b3
 8009010:	080091b3 	.word	0x080091b3
 8009014:	080091b3 	.word	0x080091b3
 8009018:	08009131 	.word	0x08009131
 800901c:	080091b3 	.word	0x080091b3
 8009020:	080091b3 	.word	0x080091b3
 8009024:	080091b3 	.word	0x080091b3
 8009028:	08009171 	.word	0x08009171
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	68b9      	ldr	r1, [r7, #8]
 8009032:	4618      	mov	r0, r3
 8009034:	f000 fa24 	bl	8009480 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	699a      	ldr	r2, [r3, #24]
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f042 0208 	orr.w	r2, r2, #8
 8009046:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	699a      	ldr	r2, [r3, #24]
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f022 0204 	bic.w	r2, r2, #4
 8009056:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	6999      	ldr	r1, [r3, #24]
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	691a      	ldr	r2, [r3, #16]
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	430a      	orrs	r2, r1
 8009068:	619a      	str	r2, [r3, #24]
      break;
 800906a:	e0a5      	b.n	80091b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	68b9      	ldr	r1, [r7, #8]
 8009072:	4618      	mov	r0, r3
 8009074:	f000 fa94 	bl	80095a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	699a      	ldr	r2, [r3, #24]
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009086:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	699a      	ldr	r2, [r3, #24]
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009096:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	6999      	ldr	r1, [r3, #24]
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	691b      	ldr	r3, [r3, #16]
 80090a2:	021a      	lsls	r2, r3, #8
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	430a      	orrs	r2, r1
 80090aa:	619a      	str	r2, [r3, #24]
      break;
 80090ac:	e084      	b.n	80091b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	68b9      	ldr	r1, [r7, #8]
 80090b4:	4618      	mov	r0, r3
 80090b6:	f000 fafd 	bl	80096b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	69da      	ldr	r2, [r3, #28]
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f042 0208 	orr.w	r2, r2, #8
 80090c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	69da      	ldr	r2, [r3, #28]
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f022 0204 	bic.w	r2, r2, #4
 80090d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	69d9      	ldr	r1, [r3, #28]
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	691a      	ldr	r2, [r3, #16]
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	430a      	orrs	r2, r1
 80090ea:	61da      	str	r2, [r3, #28]
      break;
 80090ec:	e064      	b.n	80091b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	68b9      	ldr	r1, [r7, #8]
 80090f4:	4618      	mov	r0, r3
 80090f6:	f000 fb65 	bl	80097c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	69da      	ldr	r2, [r3, #28]
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009108:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	69da      	ldr	r2, [r3, #28]
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009118:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	69d9      	ldr	r1, [r3, #28]
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	691b      	ldr	r3, [r3, #16]
 8009124:	021a      	lsls	r2, r3, #8
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	430a      	orrs	r2, r1
 800912c:	61da      	str	r2, [r3, #28]
      break;
 800912e:	e043      	b.n	80091b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	68b9      	ldr	r1, [r7, #8]
 8009136:	4618      	mov	r0, r3
 8009138:	f000 fbae 	bl	8009898 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f042 0208 	orr.w	r2, r2, #8
 800914a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f022 0204 	bic.w	r2, r2, #4
 800915a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	691a      	ldr	r2, [r3, #16]
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	430a      	orrs	r2, r1
 800916c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800916e:	e023      	b.n	80091b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	68b9      	ldr	r1, [r7, #8]
 8009176:	4618      	mov	r0, r3
 8009178:	f000 fbf2 	bl	8009960 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800918a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800919a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	691b      	ldr	r3, [r3, #16]
 80091a6:	021a      	lsls	r2, r3, #8
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	430a      	orrs	r2, r1
 80091ae:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80091b0:	e002      	b.n	80091b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80091b2:	2301      	movs	r3, #1
 80091b4:	75fb      	strb	r3, [r7, #23]
      break;
 80091b6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	2200      	movs	r2, #0
 80091bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80091c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80091c2:	4618      	mov	r0, r3
 80091c4:	3718      	adds	r7, #24
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}
 80091ca:	bf00      	nop

080091cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b084      	sub	sp, #16
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
 80091d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80091d6:	2300      	movs	r3, #0
 80091d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80091e0:	2b01      	cmp	r3, #1
 80091e2:	d101      	bne.n	80091e8 <HAL_TIM_ConfigClockSource+0x1c>
 80091e4:	2302      	movs	r3, #2
 80091e6:	e0b6      	b.n	8009356 <HAL_TIM_ConfigClockSource+0x18a>
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2201      	movs	r2, #1
 80091ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2202      	movs	r2, #2
 80091f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	689b      	ldr	r3, [r3, #8]
 80091fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009206:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800920a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009212:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	68ba      	ldr	r2, [r7, #8]
 800921a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009224:	d03e      	beq.n	80092a4 <HAL_TIM_ConfigClockSource+0xd8>
 8009226:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800922a:	f200 8087 	bhi.w	800933c <HAL_TIM_ConfigClockSource+0x170>
 800922e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009232:	f000 8086 	beq.w	8009342 <HAL_TIM_ConfigClockSource+0x176>
 8009236:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800923a:	d87f      	bhi.n	800933c <HAL_TIM_ConfigClockSource+0x170>
 800923c:	2b70      	cmp	r3, #112	; 0x70
 800923e:	d01a      	beq.n	8009276 <HAL_TIM_ConfigClockSource+0xaa>
 8009240:	2b70      	cmp	r3, #112	; 0x70
 8009242:	d87b      	bhi.n	800933c <HAL_TIM_ConfigClockSource+0x170>
 8009244:	2b60      	cmp	r3, #96	; 0x60
 8009246:	d050      	beq.n	80092ea <HAL_TIM_ConfigClockSource+0x11e>
 8009248:	2b60      	cmp	r3, #96	; 0x60
 800924a:	d877      	bhi.n	800933c <HAL_TIM_ConfigClockSource+0x170>
 800924c:	2b50      	cmp	r3, #80	; 0x50
 800924e:	d03c      	beq.n	80092ca <HAL_TIM_ConfigClockSource+0xfe>
 8009250:	2b50      	cmp	r3, #80	; 0x50
 8009252:	d873      	bhi.n	800933c <HAL_TIM_ConfigClockSource+0x170>
 8009254:	2b40      	cmp	r3, #64	; 0x40
 8009256:	d058      	beq.n	800930a <HAL_TIM_ConfigClockSource+0x13e>
 8009258:	2b40      	cmp	r3, #64	; 0x40
 800925a:	d86f      	bhi.n	800933c <HAL_TIM_ConfigClockSource+0x170>
 800925c:	2b30      	cmp	r3, #48	; 0x30
 800925e:	d064      	beq.n	800932a <HAL_TIM_ConfigClockSource+0x15e>
 8009260:	2b30      	cmp	r3, #48	; 0x30
 8009262:	d86b      	bhi.n	800933c <HAL_TIM_ConfigClockSource+0x170>
 8009264:	2b20      	cmp	r3, #32
 8009266:	d060      	beq.n	800932a <HAL_TIM_ConfigClockSource+0x15e>
 8009268:	2b20      	cmp	r3, #32
 800926a:	d867      	bhi.n	800933c <HAL_TIM_ConfigClockSource+0x170>
 800926c:	2b00      	cmp	r3, #0
 800926e:	d05c      	beq.n	800932a <HAL_TIM_ConfigClockSource+0x15e>
 8009270:	2b10      	cmp	r3, #16
 8009272:	d05a      	beq.n	800932a <HAL_TIM_ConfigClockSource+0x15e>
 8009274:	e062      	b.n	800933c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6818      	ldr	r0, [r3, #0]
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	6899      	ldr	r1, [r3, #8]
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	685a      	ldr	r2, [r3, #4]
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	68db      	ldr	r3, [r3, #12]
 8009286:	f000 fc4b 	bl	8009b20 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	689b      	ldr	r3, [r3, #8]
 8009290:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009298:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	68ba      	ldr	r2, [r7, #8]
 80092a0:	609a      	str	r2, [r3, #8]
      break;
 80092a2:	e04f      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	6818      	ldr	r0, [r3, #0]
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	6899      	ldr	r1, [r3, #8]
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	685a      	ldr	r2, [r3, #4]
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	68db      	ldr	r3, [r3, #12]
 80092b4:	f000 fc34 	bl	8009b20 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	689a      	ldr	r2, [r3, #8]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80092c6:	609a      	str	r2, [r3, #8]
      break;
 80092c8:	e03c      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6818      	ldr	r0, [r3, #0]
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	6859      	ldr	r1, [r3, #4]
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	68db      	ldr	r3, [r3, #12]
 80092d6:	461a      	mov	r2, r3
 80092d8:	f000 fba8 	bl	8009a2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	2150      	movs	r1, #80	; 0x50
 80092e2:	4618      	mov	r0, r3
 80092e4:	f000 fc01 	bl	8009aea <TIM_ITRx_SetConfig>
      break;
 80092e8:	e02c      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6818      	ldr	r0, [r3, #0]
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	6859      	ldr	r1, [r3, #4]
 80092f2:	683b      	ldr	r3, [r7, #0]
 80092f4:	68db      	ldr	r3, [r3, #12]
 80092f6:	461a      	mov	r2, r3
 80092f8:	f000 fbc7 	bl	8009a8a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	2160      	movs	r1, #96	; 0x60
 8009302:	4618      	mov	r0, r3
 8009304:	f000 fbf1 	bl	8009aea <TIM_ITRx_SetConfig>
      break;
 8009308:	e01c      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6818      	ldr	r0, [r3, #0]
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	6859      	ldr	r1, [r3, #4]
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	68db      	ldr	r3, [r3, #12]
 8009316:	461a      	mov	r2, r3
 8009318:	f000 fb88 	bl	8009a2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	2140      	movs	r1, #64	; 0x40
 8009322:	4618      	mov	r0, r3
 8009324:	f000 fbe1 	bl	8009aea <TIM_ITRx_SetConfig>
      break;
 8009328:	e00c      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681a      	ldr	r2, [r3, #0]
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	4619      	mov	r1, r3
 8009334:	4610      	mov	r0, r2
 8009336:	f000 fbd8 	bl	8009aea <TIM_ITRx_SetConfig>
      break;
 800933a:	e003      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800933c:	2301      	movs	r3, #1
 800933e:	73fb      	strb	r3, [r7, #15]
      break;
 8009340:	e000      	b.n	8009344 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8009342:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2201      	movs	r2, #1
 8009348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2200      	movs	r2, #0
 8009350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009354:	7bfb      	ldrb	r3, [r7, #15]
}
 8009356:	4618      	mov	r0, r3
 8009358:	3710      	adds	r7, #16
 800935a:	46bd      	mov	sp, r7
 800935c:	bd80      	pop	{r7, pc}
	...

08009360 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009360:	b480      	push	{r7}
 8009362:	b085      	sub	sp, #20
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
 8009368:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	4a3c      	ldr	r2, [pc, #240]	; (8009464 <TIM_Base_SetConfig+0x104>)
 8009374:	4293      	cmp	r3, r2
 8009376:	d00f      	beq.n	8009398 <TIM_Base_SetConfig+0x38>
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800937e:	d00b      	beq.n	8009398 <TIM_Base_SetConfig+0x38>
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	4a39      	ldr	r2, [pc, #228]	; (8009468 <TIM_Base_SetConfig+0x108>)
 8009384:	4293      	cmp	r3, r2
 8009386:	d007      	beq.n	8009398 <TIM_Base_SetConfig+0x38>
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	4a38      	ldr	r2, [pc, #224]	; (800946c <TIM_Base_SetConfig+0x10c>)
 800938c:	4293      	cmp	r3, r2
 800938e:	d003      	beq.n	8009398 <TIM_Base_SetConfig+0x38>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	4a37      	ldr	r2, [pc, #220]	; (8009470 <TIM_Base_SetConfig+0x110>)
 8009394:	4293      	cmp	r3, r2
 8009396:	d108      	bne.n	80093aa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800939e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	68fa      	ldr	r2, [r7, #12]
 80093a6:	4313      	orrs	r3, r2
 80093a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	4a2d      	ldr	r2, [pc, #180]	; (8009464 <TIM_Base_SetConfig+0x104>)
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d01b      	beq.n	80093ea <TIM_Base_SetConfig+0x8a>
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093b8:	d017      	beq.n	80093ea <TIM_Base_SetConfig+0x8a>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	4a2a      	ldr	r2, [pc, #168]	; (8009468 <TIM_Base_SetConfig+0x108>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d013      	beq.n	80093ea <TIM_Base_SetConfig+0x8a>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	4a29      	ldr	r2, [pc, #164]	; (800946c <TIM_Base_SetConfig+0x10c>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d00f      	beq.n	80093ea <TIM_Base_SetConfig+0x8a>
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	4a28      	ldr	r2, [pc, #160]	; (8009470 <TIM_Base_SetConfig+0x110>)
 80093ce:	4293      	cmp	r3, r2
 80093d0:	d00b      	beq.n	80093ea <TIM_Base_SetConfig+0x8a>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	4a27      	ldr	r2, [pc, #156]	; (8009474 <TIM_Base_SetConfig+0x114>)
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d007      	beq.n	80093ea <TIM_Base_SetConfig+0x8a>
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	4a26      	ldr	r2, [pc, #152]	; (8009478 <TIM_Base_SetConfig+0x118>)
 80093de:	4293      	cmp	r3, r2
 80093e0:	d003      	beq.n	80093ea <TIM_Base_SetConfig+0x8a>
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	4a25      	ldr	r2, [pc, #148]	; (800947c <TIM_Base_SetConfig+0x11c>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d108      	bne.n	80093fc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80093f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	68db      	ldr	r3, [r3, #12]
 80093f6:	68fa      	ldr	r2, [r7, #12]
 80093f8:	4313      	orrs	r3, r2
 80093fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	695b      	ldr	r3, [r3, #20]
 8009406:	4313      	orrs	r3, r2
 8009408:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	68fa      	ldr	r2, [r7, #12]
 800940e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	689a      	ldr	r2, [r3, #8]
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	681a      	ldr	r2, [r3, #0]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	4a10      	ldr	r2, [pc, #64]	; (8009464 <TIM_Base_SetConfig+0x104>)
 8009424:	4293      	cmp	r3, r2
 8009426:	d00f      	beq.n	8009448 <TIM_Base_SetConfig+0xe8>
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	4a11      	ldr	r2, [pc, #68]	; (8009470 <TIM_Base_SetConfig+0x110>)
 800942c:	4293      	cmp	r3, r2
 800942e:	d00b      	beq.n	8009448 <TIM_Base_SetConfig+0xe8>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	4a10      	ldr	r2, [pc, #64]	; (8009474 <TIM_Base_SetConfig+0x114>)
 8009434:	4293      	cmp	r3, r2
 8009436:	d007      	beq.n	8009448 <TIM_Base_SetConfig+0xe8>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	4a0f      	ldr	r2, [pc, #60]	; (8009478 <TIM_Base_SetConfig+0x118>)
 800943c:	4293      	cmp	r3, r2
 800943e:	d003      	beq.n	8009448 <TIM_Base_SetConfig+0xe8>
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	4a0e      	ldr	r2, [pc, #56]	; (800947c <TIM_Base_SetConfig+0x11c>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d103      	bne.n	8009450 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	691a      	ldr	r2, [r3, #16]
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2201      	movs	r2, #1
 8009454:	615a      	str	r2, [r3, #20]
}
 8009456:	bf00      	nop
 8009458:	3714      	adds	r7, #20
 800945a:	46bd      	mov	sp, r7
 800945c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009460:	4770      	bx	lr
 8009462:	bf00      	nop
 8009464:	40012c00 	.word	0x40012c00
 8009468:	40000400 	.word	0x40000400
 800946c:	40000800 	.word	0x40000800
 8009470:	40013400 	.word	0x40013400
 8009474:	40014000 	.word	0x40014000
 8009478:	40014400 	.word	0x40014400
 800947c:	40014800 	.word	0x40014800

08009480 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009480:	b480      	push	{r7}
 8009482:	b087      	sub	sp, #28
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
 8009488:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6a1b      	ldr	r3, [r3, #32]
 800948e:	f023 0201 	bic.w	r2, r3, #1
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6a1b      	ldr	r3, [r3, #32]
 800949a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	685b      	ldr	r3, [r3, #4]
 80094a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	699b      	ldr	r3, [r3, #24]
 80094a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80094ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f023 0303 	bic.w	r3, r3, #3
 80094ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	68fa      	ldr	r2, [r7, #12]
 80094c2:	4313      	orrs	r3, r2
 80094c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80094c6:	697b      	ldr	r3, [r7, #20]
 80094c8:	f023 0302 	bic.w	r3, r3, #2
 80094cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	689b      	ldr	r3, [r3, #8]
 80094d2:	697a      	ldr	r2, [r7, #20]
 80094d4:	4313      	orrs	r3, r2
 80094d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	4a2c      	ldr	r2, [pc, #176]	; (800958c <TIM_OC1_SetConfig+0x10c>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d00f      	beq.n	8009500 <TIM_OC1_SetConfig+0x80>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	4a2b      	ldr	r2, [pc, #172]	; (8009590 <TIM_OC1_SetConfig+0x110>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d00b      	beq.n	8009500 <TIM_OC1_SetConfig+0x80>
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	4a2a      	ldr	r2, [pc, #168]	; (8009594 <TIM_OC1_SetConfig+0x114>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d007      	beq.n	8009500 <TIM_OC1_SetConfig+0x80>
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	4a29      	ldr	r2, [pc, #164]	; (8009598 <TIM_OC1_SetConfig+0x118>)
 80094f4:	4293      	cmp	r3, r2
 80094f6:	d003      	beq.n	8009500 <TIM_OC1_SetConfig+0x80>
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	4a28      	ldr	r2, [pc, #160]	; (800959c <TIM_OC1_SetConfig+0x11c>)
 80094fc:	4293      	cmp	r3, r2
 80094fe:	d10c      	bne.n	800951a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009500:	697b      	ldr	r3, [r7, #20]
 8009502:	f023 0308 	bic.w	r3, r3, #8
 8009506:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	68db      	ldr	r3, [r3, #12]
 800950c:	697a      	ldr	r2, [r7, #20]
 800950e:	4313      	orrs	r3, r2
 8009510:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	f023 0304 	bic.w	r3, r3, #4
 8009518:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	4a1b      	ldr	r2, [pc, #108]	; (800958c <TIM_OC1_SetConfig+0x10c>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d00f      	beq.n	8009542 <TIM_OC1_SetConfig+0xc2>
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	4a1a      	ldr	r2, [pc, #104]	; (8009590 <TIM_OC1_SetConfig+0x110>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d00b      	beq.n	8009542 <TIM_OC1_SetConfig+0xc2>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	4a19      	ldr	r2, [pc, #100]	; (8009594 <TIM_OC1_SetConfig+0x114>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d007      	beq.n	8009542 <TIM_OC1_SetConfig+0xc2>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	4a18      	ldr	r2, [pc, #96]	; (8009598 <TIM_OC1_SetConfig+0x118>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d003      	beq.n	8009542 <TIM_OC1_SetConfig+0xc2>
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	4a17      	ldr	r2, [pc, #92]	; (800959c <TIM_OC1_SetConfig+0x11c>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d111      	bne.n	8009566 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009548:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800954a:	693b      	ldr	r3, [r7, #16]
 800954c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009550:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	695b      	ldr	r3, [r3, #20]
 8009556:	693a      	ldr	r2, [r7, #16]
 8009558:	4313      	orrs	r3, r2
 800955a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	699b      	ldr	r3, [r3, #24]
 8009560:	693a      	ldr	r2, [r7, #16]
 8009562:	4313      	orrs	r3, r2
 8009564:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	693a      	ldr	r2, [r7, #16]
 800956a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	68fa      	ldr	r2, [r7, #12]
 8009570:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	685a      	ldr	r2, [r3, #4]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	697a      	ldr	r2, [r7, #20]
 800957e:	621a      	str	r2, [r3, #32]
}
 8009580:	bf00      	nop
 8009582:	371c      	adds	r7, #28
 8009584:	46bd      	mov	sp, r7
 8009586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958a:	4770      	bx	lr
 800958c:	40012c00 	.word	0x40012c00
 8009590:	40013400 	.word	0x40013400
 8009594:	40014000 	.word	0x40014000
 8009598:	40014400 	.word	0x40014400
 800959c:	40014800 	.word	0x40014800

080095a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b087      	sub	sp, #28
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
 80095a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6a1b      	ldr	r3, [r3, #32]
 80095ae:	f023 0210 	bic.w	r2, r3, #16
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6a1b      	ldr	r3, [r3, #32]
 80095ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	685b      	ldr	r3, [r3, #4]
 80095c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	699b      	ldr	r3, [r3, #24]
 80095c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80095ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80095d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80095da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	021b      	lsls	r3, r3, #8
 80095e2:	68fa      	ldr	r2, [r7, #12]
 80095e4:	4313      	orrs	r3, r2
 80095e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80095e8:	697b      	ldr	r3, [r7, #20]
 80095ea:	f023 0320 	bic.w	r3, r3, #32
 80095ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	689b      	ldr	r3, [r3, #8]
 80095f4:	011b      	lsls	r3, r3, #4
 80095f6:	697a      	ldr	r2, [r7, #20]
 80095f8:	4313      	orrs	r3, r2
 80095fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	4a28      	ldr	r2, [pc, #160]	; (80096a0 <TIM_OC2_SetConfig+0x100>)
 8009600:	4293      	cmp	r3, r2
 8009602:	d003      	beq.n	800960c <TIM_OC2_SetConfig+0x6c>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	4a27      	ldr	r2, [pc, #156]	; (80096a4 <TIM_OC2_SetConfig+0x104>)
 8009608:	4293      	cmp	r3, r2
 800960a:	d10d      	bne.n	8009628 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009612:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	68db      	ldr	r3, [r3, #12]
 8009618:	011b      	lsls	r3, r3, #4
 800961a:	697a      	ldr	r2, [r7, #20]
 800961c:	4313      	orrs	r3, r2
 800961e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009626:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	4a1d      	ldr	r2, [pc, #116]	; (80096a0 <TIM_OC2_SetConfig+0x100>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d00f      	beq.n	8009650 <TIM_OC2_SetConfig+0xb0>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	4a1c      	ldr	r2, [pc, #112]	; (80096a4 <TIM_OC2_SetConfig+0x104>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d00b      	beq.n	8009650 <TIM_OC2_SetConfig+0xb0>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	4a1b      	ldr	r2, [pc, #108]	; (80096a8 <TIM_OC2_SetConfig+0x108>)
 800963c:	4293      	cmp	r3, r2
 800963e:	d007      	beq.n	8009650 <TIM_OC2_SetConfig+0xb0>
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	4a1a      	ldr	r2, [pc, #104]	; (80096ac <TIM_OC2_SetConfig+0x10c>)
 8009644:	4293      	cmp	r3, r2
 8009646:	d003      	beq.n	8009650 <TIM_OC2_SetConfig+0xb0>
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	4a19      	ldr	r2, [pc, #100]	; (80096b0 <TIM_OC2_SetConfig+0x110>)
 800964c:	4293      	cmp	r3, r2
 800964e:	d113      	bne.n	8009678 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009650:	693b      	ldr	r3, [r7, #16]
 8009652:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009656:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009658:	693b      	ldr	r3, [r7, #16]
 800965a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800965e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	695b      	ldr	r3, [r3, #20]
 8009664:	009b      	lsls	r3, r3, #2
 8009666:	693a      	ldr	r2, [r7, #16]
 8009668:	4313      	orrs	r3, r2
 800966a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	699b      	ldr	r3, [r3, #24]
 8009670:	009b      	lsls	r3, r3, #2
 8009672:	693a      	ldr	r2, [r7, #16]
 8009674:	4313      	orrs	r3, r2
 8009676:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	693a      	ldr	r2, [r7, #16]
 800967c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	68fa      	ldr	r2, [r7, #12]
 8009682:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	685a      	ldr	r2, [r3, #4]
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	697a      	ldr	r2, [r7, #20]
 8009690:	621a      	str	r2, [r3, #32]
}
 8009692:	bf00      	nop
 8009694:	371c      	adds	r7, #28
 8009696:	46bd      	mov	sp, r7
 8009698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969c:	4770      	bx	lr
 800969e:	bf00      	nop
 80096a0:	40012c00 	.word	0x40012c00
 80096a4:	40013400 	.word	0x40013400
 80096a8:	40014000 	.word	0x40014000
 80096ac:	40014400 	.word	0x40014400
 80096b0:	40014800 	.word	0x40014800

080096b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b087      	sub	sp, #28
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	6a1b      	ldr	r3, [r3, #32]
 80096c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6a1b      	ldr	r3, [r3, #32]
 80096ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	69db      	ldr	r3, [r3, #28]
 80096da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80096e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f023 0303 	bic.w	r3, r3, #3
 80096ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	68fa      	ldr	r2, [r7, #12]
 80096f6:	4313      	orrs	r3, r2
 80096f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009700:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	689b      	ldr	r3, [r3, #8]
 8009706:	021b      	lsls	r3, r3, #8
 8009708:	697a      	ldr	r2, [r7, #20]
 800970a:	4313      	orrs	r3, r2
 800970c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	4a27      	ldr	r2, [pc, #156]	; (80097b0 <TIM_OC3_SetConfig+0xfc>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d003      	beq.n	800971e <TIM_OC3_SetConfig+0x6a>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	4a26      	ldr	r2, [pc, #152]	; (80097b4 <TIM_OC3_SetConfig+0x100>)
 800971a:	4293      	cmp	r3, r2
 800971c:	d10d      	bne.n	800973a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800971e:	697b      	ldr	r3, [r7, #20]
 8009720:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009724:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	68db      	ldr	r3, [r3, #12]
 800972a:	021b      	lsls	r3, r3, #8
 800972c:	697a      	ldr	r2, [r7, #20]
 800972e:	4313      	orrs	r3, r2
 8009730:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009732:	697b      	ldr	r3, [r7, #20]
 8009734:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009738:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	4a1c      	ldr	r2, [pc, #112]	; (80097b0 <TIM_OC3_SetConfig+0xfc>)
 800973e:	4293      	cmp	r3, r2
 8009740:	d00f      	beq.n	8009762 <TIM_OC3_SetConfig+0xae>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	4a1b      	ldr	r2, [pc, #108]	; (80097b4 <TIM_OC3_SetConfig+0x100>)
 8009746:	4293      	cmp	r3, r2
 8009748:	d00b      	beq.n	8009762 <TIM_OC3_SetConfig+0xae>
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	4a1a      	ldr	r2, [pc, #104]	; (80097b8 <TIM_OC3_SetConfig+0x104>)
 800974e:	4293      	cmp	r3, r2
 8009750:	d007      	beq.n	8009762 <TIM_OC3_SetConfig+0xae>
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	4a19      	ldr	r2, [pc, #100]	; (80097bc <TIM_OC3_SetConfig+0x108>)
 8009756:	4293      	cmp	r3, r2
 8009758:	d003      	beq.n	8009762 <TIM_OC3_SetConfig+0xae>
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	4a18      	ldr	r2, [pc, #96]	; (80097c0 <TIM_OC3_SetConfig+0x10c>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d113      	bne.n	800978a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009768:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800976a:	693b      	ldr	r3, [r7, #16]
 800976c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009770:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	695b      	ldr	r3, [r3, #20]
 8009776:	011b      	lsls	r3, r3, #4
 8009778:	693a      	ldr	r2, [r7, #16]
 800977a:	4313      	orrs	r3, r2
 800977c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	699b      	ldr	r3, [r3, #24]
 8009782:	011b      	lsls	r3, r3, #4
 8009784:	693a      	ldr	r2, [r7, #16]
 8009786:	4313      	orrs	r3, r2
 8009788:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	693a      	ldr	r2, [r7, #16]
 800978e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	68fa      	ldr	r2, [r7, #12]
 8009794:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	685a      	ldr	r2, [r3, #4]
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	697a      	ldr	r2, [r7, #20]
 80097a2:	621a      	str	r2, [r3, #32]
}
 80097a4:	bf00      	nop
 80097a6:	371c      	adds	r7, #28
 80097a8:	46bd      	mov	sp, r7
 80097aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ae:	4770      	bx	lr
 80097b0:	40012c00 	.word	0x40012c00
 80097b4:	40013400 	.word	0x40013400
 80097b8:	40014000 	.word	0x40014000
 80097bc:	40014400 	.word	0x40014400
 80097c0:	40014800 	.word	0x40014800

080097c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b087      	sub	sp, #28
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
 80097cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6a1b      	ldr	r3, [r3, #32]
 80097d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6a1b      	ldr	r3, [r3, #32]
 80097de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	685b      	ldr	r3, [r3, #4]
 80097e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	69db      	ldr	r3, [r3, #28]
 80097ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80097f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80097f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80097fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	021b      	lsls	r3, r3, #8
 8009806:	68fa      	ldr	r2, [r7, #12]
 8009808:	4313      	orrs	r3, r2
 800980a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800980c:	693b      	ldr	r3, [r7, #16]
 800980e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009812:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	689b      	ldr	r3, [r3, #8]
 8009818:	031b      	lsls	r3, r3, #12
 800981a:	693a      	ldr	r2, [r7, #16]
 800981c:	4313      	orrs	r3, r2
 800981e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	4a18      	ldr	r2, [pc, #96]	; (8009884 <TIM_OC4_SetConfig+0xc0>)
 8009824:	4293      	cmp	r3, r2
 8009826:	d00f      	beq.n	8009848 <TIM_OC4_SetConfig+0x84>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	4a17      	ldr	r2, [pc, #92]	; (8009888 <TIM_OC4_SetConfig+0xc4>)
 800982c:	4293      	cmp	r3, r2
 800982e:	d00b      	beq.n	8009848 <TIM_OC4_SetConfig+0x84>
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	4a16      	ldr	r2, [pc, #88]	; (800988c <TIM_OC4_SetConfig+0xc8>)
 8009834:	4293      	cmp	r3, r2
 8009836:	d007      	beq.n	8009848 <TIM_OC4_SetConfig+0x84>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4a15      	ldr	r2, [pc, #84]	; (8009890 <TIM_OC4_SetConfig+0xcc>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d003      	beq.n	8009848 <TIM_OC4_SetConfig+0x84>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	4a14      	ldr	r2, [pc, #80]	; (8009894 <TIM_OC4_SetConfig+0xd0>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d109      	bne.n	800985c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800984e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009850:	683b      	ldr	r3, [r7, #0]
 8009852:	695b      	ldr	r3, [r3, #20]
 8009854:	019b      	lsls	r3, r3, #6
 8009856:	697a      	ldr	r2, [r7, #20]
 8009858:	4313      	orrs	r3, r2
 800985a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	697a      	ldr	r2, [r7, #20]
 8009860:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	68fa      	ldr	r2, [r7, #12]
 8009866:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	685a      	ldr	r2, [r3, #4]
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	693a      	ldr	r2, [r7, #16]
 8009874:	621a      	str	r2, [r3, #32]
}
 8009876:	bf00      	nop
 8009878:	371c      	adds	r7, #28
 800987a:	46bd      	mov	sp, r7
 800987c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009880:	4770      	bx	lr
 8009882:	bf00      	nop
 8009884:	40012c00 	.word	0x40012c00
 8009888:	40013400 	.word	0x40013400
 800988c:	40014000 	.word	0x40014000
 8009890:	40014400 	.word	0x40014400
 8009894:	40014800 	.word	0x40014800

08009898 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009898:	b480      	push	{r7}
 800989a:	b087      	sub	sp, #28
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6a1b      	ldr	r3, [r3, #32]
 80098a6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6a1b      	ldr	r3, [r3, #32]
 80098b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80098c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	68fa      	ldr	r2, [r7, #12]
 80098d2:	4313      	orrs	r3, r2
 80098d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80098d6:	693b      	ldr	r3, [r7, #16]
 80098d8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80098dc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	689b      	ldr	r3, [r3, #8]
 80098e2:	041b      	lsls	r3, r3, #16
 80098e4:	693a      	ldr	r2, [r7, #16]
 80098e6:	4313      	orrs	r3, r2
 80098e8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	4a17      	ldr	r2, [pc, #92]	; (800994c <TIM_OC5_SetConfig+0xb4>)
 80098ee:	4293      	cmp	r3, r2
 80098f0:	d00f      	beq.n	8009912 <TIM_OC5_SetConfig+0x7a>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	4a16      	ldr	r2, [pc, #88]	; (8009950 <TIM_OC5_SetConfig+0xb8>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d00b      	beq.n	8009912 <TIM_OC5_SetConfig+0x7a>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	4a15      	ldr	r2, [pc, #84]	; (8009954 <TIM_OC5_SetConfig+0xbc>)
 80098fe:	4293      	cmp	r3, r2
 8009900:	d007      	beq.n	8009912 <TIM_OC5_SetConfig+0x7a>
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	4a14      	ldr	r2, [pc, #80]	; (8009958 <TIM_OC5_SetConfig+0xc0>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d003      	beq.n	8009912 <TIM_OC5_SetConfig+0x7a>
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	4a13      	ldr	r2, [pc, #76]	; (800995c <TIM_OC5_SetConfig+0xc4>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d109      	bne.n	8009926 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009918:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	695b      	ldr	r3, [r3, #20]
 800991e:	021b      	lsls	r3, r3, #8
 8009920:	697a      	ldr	r2, [r7, #20]
 8009922:	4313      	orrs	r3, r2
 8009924:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	697a      	ldr	r2, [r7, #20]
 800992a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	68fa      	ldr	r2, [r7, #12]
 8009930:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	685a      	ldr	r2, [r3, #4]
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	693a      	ldr	r2, [r7, #16]
 800993e:	621a      	str	r2, [r3, #32]
}
 8009940:	bf00      	nop
 8009942:	371c      	adds	r7, #28
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr
 800994c:	40012c00 	.word	0x40012c00
 8009950:	40013400 	.word	0x40013400
 8009954:	40014000 	.word	0x40014000
 8009958:	40014400 	.word	0x40014400
 800995c:	40014800 	.word	0x40014800

08009960 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009960:	b480      	push	{r7}
 8009962:	b087      	sub	sp, #28
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6a1b      	ldr	r3, [r3, #32]
 800996e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6a1b      	ldr	r3, [r3, #32]
 800997a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	685b      	ldr	r3, [r3, #4]
 8009980:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009986:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800998e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009992:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	021b      	lsls	r3, r3, #8
 800999a:	68fa      	ldr	r2, [r7, #12]
 800999c:	4313      	orrs	r3, r2
 800999e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80099a0:	693b      	ldr	r3, [r7, #16]
 80099a2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80099a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	689b      	ldr	r3, [r3, #8]
 80099ac:	051b      	lsls	r3, r3, #20
 80099ae:	693a      	ldr	r2, [r7, #16]
 80099b0:	4313      	orrs	r3, r2
 80099b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	4a18      	ldr	r2, [pc, #96]	; (8009a18 <TIM_OC6_SetConfig+0xb8>)
 80099b8:	4293      	cmp	r3, r2
 80099ba:	d00f      	beq.n	80099dc <TIM_OC6_SetConfig+0x7c>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	4a17      	ldr	r2, [pc, #92]	; (8009a1c <TIM_OC6_SetConfig+0xbc>)
 80099c0:	4293      	cmp	r3, r2
 80099c2:	d00b      	beq.n	80099dc <TIM_OC6_SetConfig+0x7c>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	4a16      	ldr	r2, [pc, #88]	; (8009a20 <TIM_OC6_SetConfig+0xc0>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d007      	beq.n	80099dc <TIM_OC6_SetConfig+0x7c>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	4a15      	ldr	r2, [pc, #84]	; (8009a24 <TIM_OC6_SetConfig+0xc4>)
 80099d0:	4293      	cmp	r3, r2
 80099d2:	d003      	beq.n	80099dc <TIM_OC6_SetConfig+0x7c>
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	4a14      	ldr	r2, [pc, #80]	; (8009a28 <TIM_OC6_SetConfig+0xc8>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d109      	bne.n	80099f0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80099dc:	697b      	ldr	r3, [r7, #20]
 80099de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80099e2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80099e4:	683b      	ldr	r3, [r7, #0]
 80099e6:	695b      	ldr	r3, [r3, #20]
 80099e8:	029b      	lsls	r3, r3, #10
 80099ea:	697a      	ldr	r2, [r7, #20]
 80099ec:	4313      	orrs	r3, r2
 80099ee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	697a      	ldr	r2, [r7, #20]
 80099f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	68fa      	ldr	r2, [r7, #12]
 80099fa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	685a      	ldr	r2, [r3, #4]
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	693a      	ldr	r2, [r7, #16]
 8009a08:	621a      	str	r2, [r3, #32]
}
 8009a0a:	bf00      	nop
 8009a0c:	371c      	adds	r7, #28
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr
 8009a16:	bf00      	nop
 8009a18:	40012c00 	.word	0x40012c00
 8009a1c:	40013400 	.word	0x40013400
 8009a20:	40014000 	.word	0x40014000
 8009a24:	40014400 	.word	0x40014400
 8009a28:	40014800 	.word	0x40014800

08009a2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b087      	sub	sp, #28
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	60f8      	str	r0, [r7, #12]
 8009a34:	60b9      	str	r1, [r7, #8]
 8009a36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	6a1b      	ldr	r3, [r3, #32]
 8009a3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	6a1b      	ldr	r3, [r3, #32]
 8009a42:	f023 0201 	bic.w	r2, r3, #1
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	699b      	ldr	r3, [r3, #24]
 8009a4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009a50:	693b      	ldr	r3, [r7, #16]
 8009a52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009a56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	011b      	lsls	r3, r3, #4
 8009a5c:	693a      	ldr	r2, [r7, #16]
 8009a5e:	4313      	orrs	r3, r2
 8009a60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009a62:	697b      	ldr	r3, [r7, #20]
 8009a64:	f023 030a 	bic.w	r3, r3, #10
 8009a68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009a6a:	697a      	ldr	r2, [r7, #20]
 8009a6c:	68bb      	ldr	r3, [r7, #8]
 8009a6e:	4313      	orrs	r3, r2
 8009a70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	693a      	ldr	r2, [r7, #16]
 8009a76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	697a      	ldr	r2, [r7, #20]
 8009a7c:	621a      	str	r2, [r3, #32]
}
 8009a7e:	bf00      	nop
 8009a80:	371c      	adds	r7, #28
 8009a82:	46bd      	mov	sp, r7
 8009a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a88:	4770      	bx	lr

08009a8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a8a:	b480      	push	{r7}
 8009a8c:	b087      	sub	sp, #28
 8009a8e:	af00      	add	r7, sp, #0
 8009a90:	60f8      	str	r0, [r7, #12]
 8009a92:	60b9      	str	r1, [r7, #8]
 8009a94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	6a1b      	ldr	r3, [r3, #32]
 8009a9a:	f023 0210 	bic.w	r2, r3, #16
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	699b      	ldr	r3, [r3, #24]
 8009aa6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	6a1b      	ldr	r3, [r3, #32]
 8009aac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009ab4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	031b      	lsls	r3, r3, #12
 8009aba:	697a      	ldr	r2, [r7, #20]
 8009abc:	4313      	orrs	r3, r2
 8009abe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009ac6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009ac8:	68bb      	ldr	r3, [r7, #8]
 8009aca:	011b      	lsls	r3, r3, #4
 8009acc:	693a      	ldr	r2, [r7, #16]
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	697a      	ldr	r2, [r7, #20]
 8009ad6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	693a      	ldr	r2, [r7, #16]
 8009adc:	621a      	str	r2, [r3, #32]
}
 8009ade:	bf00      	nop
 8009ae0:	371c      	adds	r7, #28
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae8:	4770      	bx	lr

08009aea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009aea:	b480      	push	{r7}
 8009aec:	b085      	sub	sp, #20
 8009aee:	af00      	add	r7, sp, #0
 8009af0:	6078      	str	r0, [r7, #4]
 8009af2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	689b      	ldr	r3, [r3, #8]
 8009af8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009b02:	683a      	ldr	r2, [r7, #0]
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	4313      	orrs	r3, r2
 8009b08:	f043 0307 	orr.w	r3, r3, #7
 8009b0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	68fa      	ldr	r2, [r7, #12]
 8009b12:	609a      	str	r2, [r3, #8]
}
 8009b14:	bf00      	nop
 8009b16:	3714      	adds	r7, #20
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1e:	4770      	bx	lr

08009b20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009b20:	b480      	push	{r7}
 8009b22:	b087      	sub	sp, #28
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	60f8      	str	r0, [r7, #12]
 8009b28:	60b9      	str	r1, [r7, #8]
 8009b2a:	607a      	str	r2, [r7, #4]
 8009b2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	689b      	ldr	r3, [r3, #8]
 8009b32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b34:	697b      	ldr	r3, [r7, #20]
 8009b36:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009b3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009b3c:	683b      	ldr	r3, [r7, #0]
 8009b3e:	021a      	lsls	r2, r3, #8
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	431a      	orrs	r2, r3
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	4313      	orrs	r3, r2
 8009b48:	697a      	ldr	r2, [r7, #20]
 8009b4a:	4313      	orrs	r3, r2
 8009b4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	697a      	ldr	r2, [r7, #20]
 8009b52:	609a      	str	r2, [r3, #8]
}
 8009b54:	bf00      	nop
 8009b56:	371c      	adds	r7, #28
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5e:	4770      	bx	lr

08009b60 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009b60:	b480      	push	{r7}
 8009b62:	b087      	sub	sp, #28
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	60f8      	str	r0, [r7, #12]
 8009b68:	60b9      	str	r1, [r7, #8]
 8009b6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	f003 031f 	and.w	r3, r3, #31
 8009b72:	2201      	movs	r2, #1
 8009b74:	fa02 f303 	lsl.w	r3, r2, r3
 8009b78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	6a1a      	ldr	r2, [r3, #32]
 8009b7e:	697b      	ldr	r3, [r7, #20]
 8009b80:	43db      	mvns	r3, r3
 8009b82:	401a      	ands	r2, r3
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	6a1a      	ldr	r2, [r3, #32]
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	f003 031f 	and.w	r3, r3, #31
 8009b92:	6879      	ldr	r1, [r7, #4]
 8009b94:	fa01 f303 	lsl.w	r3, r1, r3
 8009b98:	431a      	orrs	r2, r3
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	621a      	str	r2, [r3, #32]
}
 8009b9e:	bf00      	nop
 8009ba0:	371c      	adds	r7, #28
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba8:	4770      	bx	lr
	...

08009bac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009bac:	b480      	push	{r7}
 8009bae:	b085      	sub	sp, #20
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
 8009bb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009bbc:	2b01      	cmp	r3, #1
 8009bbe:	d101      	bne.n	8009bc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009bc0:	2302      	movs	r3, #2
 8009bc2:	e063      	b.n	8009c8c <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2201      	movs	r2, #1
 8009bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2202      	movs	r2, #2
 8009bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	685b      	ldr	r3, [r3, #4]
 8009bda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	4a2b      	ldr	r2, [pc, #172]	; (8009c98 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009bea:	4293      	cmp	r3, r2
 8009bec:	d004      	beq.n	8009bf8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	4a2a      	ldr	r2, [pc, #168]	; (8009c9c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d108      	bne.n	8009c0a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009bfe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	685b      	ldr	r3, [r3, #4]
 8009c04:	68fa      	ldr	r2, [r7, #12]
 8009c06:	4313      	orrs	r3, r2
 8009c08:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c10:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	68fa      	ldr	r2, [r7, #12]
 8009c18:	4313      	orrs	r3, r2
 8009c1a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	68fa      	ldr	r2, [r7, #12]
 8009c22:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	4a1b      	ldr	r2, [pc, #108]	; (8009c98 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d018      	beq.n	8009c60 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c36:	d013      	beq.n	8009c60 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	4a18      	ldr	r2, [pc, #96]	; (8009ca0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009c3e:	4293      	cmp	r3, r2
 8009c40:	d00e      	beq.n	8009c60 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	4a17      	ldr	r2, [pc, #92]	; (8009ca4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	d009      	beq.n	8009c60 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4a12      	ldr	r2, [pc, #72]	; (8009c9c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d004      	beq.n	8009c60 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	4a13      	ldr	r2, [pc, #76]	; (8009ca8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d10c      	bne.n	8009c7a <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009c66:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	689b      	ldr	r3, [r3, #8]
 8009c6c:	68ba      	ldr	r2, [r7, #8]
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	68ba      	ldr	r2, [r7, #8]
 8009c78:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2201      	movs	r2, #1
 8009c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2200      	movs	r2, #0
 8009c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009c8a:	2300      	movs	r3, #0
}
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	3714      	adds	r7, #20
 8009c90:	46bd      	mov	sp, r7
 8009c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c96:	4770      	bx	lr
 8009c98:	40012c00 	.word	0x40012c00
 8009c9c:	40013400 	.word	0x40013400
 8009ca0:	40000400 	.word	0x40000400
 8009ca4:	40000800 	.word	0x40000800
 8009ca8:	40014000 	.word	0x40014000

08009cac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b082      	sub	sp, #8
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d101      	bne.n	8009cbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009cba:	2301      	movs	r3, #1
 8009cbc:	e040      	b.n	8009d40 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d106      	bne.n	8009cd4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009cce:	6878      	ldr	r0, [r7, #4]
 8009cd0:	f7fa f924 	bl	8003f1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2224      	movs	r2, #36	; 0x24
 8009cd8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	681a      	ldr	r2, [r3, #0]
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f022 0201 	bic.w	r2, r2, #1
 8009ce8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f000 fbae 	bl	800a44c <UART_SetConfig>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	2b01      	cmp	r3, #1
 8009cf4:	d101      	bne.n	8009cfa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	e022      	b.n	8009d40 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d002      	beq.n	8009d08 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f000 fd76 	bl	800a7f4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	685a      	ldr	r2, [r3, #4]
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009d16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	689a      	ldr	r2, [r3, #8]
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009d26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	681a      	ldr	r2, [r3, #0]
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f042 0201 	orr.w	r2, r2, #1
 8009d36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f000 fdfd 	bl	800a938 <UART_CheckIdleState>
 8009d3e:	4603      	mov	r3, r0
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3708      	adds	r7, #8
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}

08009d48 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b08a      	sub	sp, #40	; 0x28
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	60f8      	str	r0, [r7, #12]
 8009d50:	60b9      	str	r1, [r7, #8]
 8009d52:	4613      	mov	r3, r2
 8009d54:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009d5a:	2b20      	cmp	r3, #32
 8009d5c:	d165      	bne.n	8009e2a <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d002      	beq.n	8009d6a <HAL_UART_Transmit_DMA+0x22>
 8009d64:	88fb      	ldrh	r3, [r7, #6]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d101      	bne.n	8009d6e <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	e05e      	b.n	8009e2c <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	68ba      	ldr	r2, [r7, #8]
 8009d72:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	88fa      	ldrh	r2, [r7, #6]
 8009d78:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	88fa      	ldrh	r2, [r7, #6]
 8009d80:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	2200      	movs	r2, #0
 8009d88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	2221      	movs	r2, #33	; 0x21
 8009d90:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d027      	beq.n	8009dea <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d9e:	4a25      	ldr	r2, [pc, #148]	; (8009e34 <HAL_UART_Transmit_DMA+0xec>)
 8009da0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009da6:	4a24      	ldr	r2, [pc, #144]	; (8009e38 <HAL_UART_Transmit_DMA+0xf0>)
 8009da8:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dae:	4a23      	ldr	r2, [pc, #140]	; (8009e3c <HAL_UART_Transmit_DMA+0xf4>)
 8009db0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009db6:	2200      	movs	r2, #0
 8009db8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009dc2:	4619      	mov	r1, r3
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	3328      	adds	r3, #40	; 0x28
 8009dca:	461a      	mov	r2, r3
 8009dcc:	88fb      	ldrh	r3, [r7, #6]
 8009dce:	f7fc faf3 	bl	80063b8 <HAL_DMA_Start_IT>
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d008      	beq.n	8009dea <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2210      	movs	r2, #16
 8009ddc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	2220      	movs	r2, #32
 8009de4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 8009de6:	2301      	movs	r3, #1
 8009de8:	e020      	b.n	8009e2c <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	2240      	movs	r2, #64	; 0x40
 8009df0:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	3308      	adds	r3, #8
 8009df8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dfa:	697b      	ldr	r3, [r7, #20]
 8009dfc:	e853 3f00 	ldrex	r3, [r3]
 8009e00:	613b      	str	r3, [r7, #16]
   return(result);
 8009e02:	693b      	ldr	r3, [r7, #16]
 8009e04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e08:	627b      	str	r3, [r7, #36]	; 0x24
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	3308      	adds	r3, #8
 8009e10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e12:	623a      	str	r2, [r7, #32]
 8009e14:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e16:	69f9      	ldr	r1, [r7, #28]
 8009e18:	6a3a      	ldr	r2, [r7, #32]
 8009e1a:	e841 2300 	strex	r3, r2, [r1]
 8009e1e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009e20:	69bb      	ldr	r3, [r7, #24]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d1e5      	bne.n	8009df2 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8009e26:	2300      	movs	r3, #0
 8009e28:	e000      	b.n	8009e2c <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8009e2a:	2302      	movs	r3, #2
  }
}
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	3728      	adds	r7, #40	; 0x28
 8009e30:	46bd      	mov	sp, r7
 8009e32:	bd80      	pop	{r7, pc}
 8009e34:	0800ac6b 	.word	0x0800ac6b
 8009e38:	0800acff 	.word	0x0800acff
 8009e3c:	0800ad1b 	.word	0x0800ad1b

08009e40 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b0ba      	sub	sp, #232	; 0xe8
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	69db      	ldr	r3, [r3, #28]
 8009e4e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	689b      	ldr	r3, [r3, #8]
 8009e62:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009e66:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8009e6a:	f640 030f 	movw	r3, #2063	; 0x80f
 8009e6e:	4013      	ands	r3, r2
 8009e70:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009e74:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d115      	bne.n	8009ea8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e80:	f003 0320 	and.w	r3, r3, #32
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d00f      	beq.n	8009ea8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009e88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e8c:	f003 0320 	and.w	r3, r3, #32
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d009      	beq.n	8009ea8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	f000 82ab 	beq.w	800a3f4 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009ea2:	6878      	ldr	r0, [r7, #4]
 8009ea4:	4798      	blx	r3
      }
      return;
 8009ea6:	e2a5      	b.n	800a3f4 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009ea8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	f000 8117 	beq.w	800a0e0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009eb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009eb6:	f003 0301 	and.w	r3, r3, #1
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d106      	bne.n	8009ecc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009ebe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009ec2:	4b85      	ldr	r3, [pc, #532]	; (800a0d8 <HAL_UART_IRQHandler+0x298>)
 8009ec4:	4013      	ands	r3, r2
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	f000 810a 	beq.w	800a0e0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009ecc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ed0:	f003 0301 	and.w	r3, r3, #1
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d011      	beq.n	8009efc <HAL_UART_IRQHandler+0xbc>
 8009ed8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d00b      	beq.n	8009efc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	2201      	movs	r2, #1
 8009eea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009ef2:	f043 0201 	orr.w	r2, r3, #1
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009efc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f00:	f003 0302 	and.w	r3, r3, #2
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d011      	beq.n	8009f2c <HAL_UART_IRQHandler+0xec>
 8009f08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009f0c:	f003 0301 	and.w	r3, r3, #1
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d00b      	beq.n	8009f2c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	2202      	movs	r2, #2
 8009f1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f22:	f043 0204 	orr.w	r2, r3, #4
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009f2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f30:	f003 0304 	and.w	r3, r3, #4
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d011      	beq.n	8009f5c <HAL_UART_IRQHandler+0x11c>
 8009f38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009f3c:	f003 0301 	and.w	r3, r3, #1
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d00b      	beq.n	8009f5c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	2204      	movs	r2, #4
 8009f4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f52:	f043 0202 	orr.w	r2, r3, #2
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009f5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f60:	f003 0308 	and.w	r3, r3, #8
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d017      	beq.n	8009f98 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f6c:	f003 0320 	and.w	r3, r3, #32
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d105      	bne.n	8009f80 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009f74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009f78:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d00b      	beq.n	8009f98 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	2208      	movs	r2, #8
 8009f86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009f8e:	f043 0208 	orr.w	r2, r3, #8
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009f98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d012      	beq.n	8009fca <HAL_UART_IRQHandler+0x18a>
 8009fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009fa8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d00c      	beq.n	8009fca <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009fb8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009fc0:	f043 0220 	orr.w	r2, r3, #32
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	f000 8211 	beq.w	800a3f8 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009fda:	f003 0320 	and.w	r3, r3, #32
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d00d      	beq.n	8009ffe <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009fe2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009fe6:	f003 0320 	and.w	r3, r3, #32
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d007      	beq.n	8009ffe <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d003      	beq.n	8009ffe <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009ffa:	6878      	ldr	r0, [r7, #4]
 8009ffc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a004:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	689b      	ldr	r3, [r3, #8]
 800a00e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a012:	2b40      	cmp	r3, #64	; 0x40
 800a014:	d005      	beq.n	800a022 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a016:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a01a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d04f      	beq.n	800a0c2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f000 fdbd 	bl	800aba2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	689b      	ldr	r3, [r3, #8]
 800a02e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a032:	2b40      	cmp	r3, #64	; 0x40
 800a034:	d141      	bne.n	800a0ba <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	3308      	adds	r3, #8
 800a03c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a040:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a044:	e853 3f00 	ldrex	r3, [r3]
 800a048:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a04c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a050:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a054:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	3308      	adds	r3, #8
 800a05e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a062:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a066:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a06a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a06e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a072:	e841 2300 	strex	r3, r2, [r1]
 800a076:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a07a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d1d9      	bne.n	800a036 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a086:	2b00      	cmp	r3, #0
 800a088:	d013      	beq.n	800a0b2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a08e:	4a13      	ldr	r2, [pc, #76]	; (800a0dc <HAL_UART_IRQHandler+0x29c>)
 800a090:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a096:	4618      	mov	r0, r3
 800a098:	f7fc fa26 	bl	80064e8 <HAL_DMA_Abort_IT>
 800a09c:	4603      	mov	r3, r0
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d017      	beq.n	800a0d2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a0a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a0a8:	687a      	ldr	r2, [r7, #4]
 800a0aa:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800a0ac:	4610      	mov	r0, r2
 800a0ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0b0:	e00f      	b.n	800a0d2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a0b2:	6878      	ldr	r0, [r7, #4]
 800a0b4:	f000 f9b4 	bl	800a420 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0b8:	e00b      	b.n	800a0d2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f000 f9b0 	bl	800a420 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0c0:	e007      	b.n	800a0d2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a0c2:	6878      	ldr	r0, [r7, #4]
 800a0c4:	f000 f9ac 	bl	800a420 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800a0d0:	e192      	b.n	800a3f8 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a0d2:	bf00      	nop
    return;
 800a0d4:	e190      	b.n	800a3f8 <HAL_UART_IRQHandler+0x5b8>
 800a0d6:	bf00      	nop
 800a0d8:	04000120 	.word	0x04000120
 800a0dc:	0800ad99 	.word	0x0800ad99

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a0e4:	2b01      	cmp	r3, #1
 800a0e6:	f040 814b 	bne.w	800a380 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a0ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0ee:	f003 0310 	and.w	r3, r3, #16
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	f000 8144 	beq.w	800a380 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a0f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0fc:	f003 0310 	and.w	r3, r3, #16
 800a100:	2b00      	cmp	r3, #0
 800a102:	f000 813d 	beq.w	800a380 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	2210      	movs	r2, #16
 800a10c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	689b      	ldr	r3, [r3, #8]
 800a114:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a118:	2b40      	cmp	r3, #64	; 0x40
 800a11a:	f040 80b5 	bne.w	800a288 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	685b      	ldr	r3, [r3, #4]
 800a126:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a12a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a12e:	2b00      	cmp	r3, #0
 800a130:	f000 8164 	beq.w	800a3fc <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a13a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a13e:	429a      	cmp	r2, r3
 800a140:	f080 815c 	bcs.w	800a3fc <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a14a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a152:	699b      	ldr	r3, [r3, #24]
 800a154:	2b20      	cmp	r3, #32
 800a156:	f000 8086 	beq.w	800a266 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a162:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a166:	e853 3f00 	ldrex	r3, [r3]
 800a16a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a16e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a172:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a176:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	461a      	mov	r2, r3
 800a180:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a184:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a188:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a18c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a190:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a194:	e841 2300 	strex	r3, r2, [r1]
 800a198:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a19c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d1da      	bne.n	800a15a <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	3308      	adds	r3, #8
 800a1aa:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a1ae:	e853 3f00 	ldrex	r3, [r3]
 800a1b2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a1b4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a1b6:	f023 0301 	bic.w	r3, r3, #1
 800a1ba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	3308      	adds	r3, #8
 800a1c4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a1c8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a1cc:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ce:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a1d0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a1d4:	e841 2300 	strex	r3, r2, [r1]
 800a1d8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a1da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d1e1      	bne.n	800a1a4 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	3308      	adds	r3, #8
 800a1e6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a1ea:	e853 3f00 	ldrex	r3, [r3]
 800a1ee:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a1f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a1f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a1f6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	3308      	adds	r3, #8
 800a200:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a204:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a206:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a208:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a20a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a20c:	e841 2300 	strex	r3, r2, [r1]
 800a210:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a212:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a214:	2b00      	cmp	r3, #0
 800a216:	d1e3      	bne.n	800a1e0 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2220      	movs	r2, #32
 800a21c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	2200      	movs	r2, #0
 800a224:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a22c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a22e:	e853 3f00 	ldrex	r3, [r3]
 800a232:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a234:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a236:	f023 0310 	bic.w	r3, r3, #16
 800a23a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	461a      	mov	r2, r3
 800a244:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a248:	65bb      	str	r3, [r7, #88]	; 0x58
 800a24a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a24c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a24e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a250:	e841 2300 	strex	r3, r2, [r1]
 800a254:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a256:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d1e4      	bne.n	800a226 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a260:	4618      	mov	r0, r3
 800a262:	f7fc f908 	bl	8006476 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	2202      	movs	r2, #2
 800a26a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a278:	b29b      	uxth	r3, r3
 800a27a:	1ad3      	subs	r3, r2, r3
 800a27c:	b29b      	uxth	r3, r3
 800a27e:	4619      	mov	r1, r3
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f000 f8d7 	bl	800a434 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a286:	e0b9      	b.n	800a3fc <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a294:	b29b      	uxth	r3, r3
 800a296:	1ad3      	subs	r3, r2, r3
 800a298:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a2a2:	b29b      	uxth	r3, r3
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	f000 80ab 	beq.w	800a400 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800a2aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	f000 80a6 	beq.w	800a400 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2bc:	e853 3f00 	ldrex	r3, [r3]
 800a2c0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a2c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a2c8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	461a      	mov	r2, r3
 800a2d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a2d6:	647b      	str	r3, [r7, #68]	; 0x44
 800a2d8:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2da:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a2dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a2de:	e841 2300 	strex	r3, r2, [r1]
 800a2e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a2e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d1e4      	bne.n	800a2b4 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	3308      	adds	r3, #8
 800a2f0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2f4:	e853 3f00 	ldrex	r3, [r3]
 800a2f8:	623b      	str	r3, [r7, #32]
   return(result);
 800a2fa:	6a3b      	ldr	r3, [r7, #32]
 800a2fc:	f023 0301 	bic.w	r3, r3, #1
 800a300:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	3308      	adds	r3, #8
 800a30a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a30e:	633a      	str	r2, [r7, #48]	; 0x30
 800a310:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a312:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a314:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a316:	e841 2300 	strex	r3, r2, [r1]
 800a31a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a31c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d1e3      	bne.n	800a2ea <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	2220      	movs	r2, #32
 800a326:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2200      	movs	r2, #0
 800a32e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2200      	movs	r2, #0
 800a334:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a33c:	693b      	ldr	r3, [r7, #16]
 800a33e:	e853 3f00 	ldrex	r3, [r3]
 800a342:	60fb      	str	r3, [r7, #12]
   return(result);
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	f023 0310 	bic.w	r3, r3, #16
 800a34a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	461a      	mov	r2, r3
 800a354:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a358:	61fb      	str	r3, [r7, #28]
 800a35a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a35c:	69b9      	ldr	r1, [r7, #24]
 800a35e:	69fa      	ldr	r2, [r7, #28]
 800a360:	e841 2300 	strex	r3, r2, [r1]
 800a364:	617b      	str	r3, [r7, #20]
   return(result);
 800a366:	697b      	ldr	r3, [r7, #20]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d1e4      	bne.n	800a336 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2202      	movs	r2, #2
 800a370:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a372:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a376:	4619      	mov	r1, r3
 800a378:	6878      	ldr	r0, [r7, #4]
 800a37a:	f000 f85b 	bl	800a434 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a37e:	e03f      	b.n	800a400 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a380:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a384:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d00e      	beq.n	800a3aa <HAL_UART_IRQHandler+0x56a>
 800a38c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a390:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a394:	2b00      	cmp	r3, #0
 800a396:	d008      	beq.n	800a3aa <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a3a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a3a2:	6878      	ldr	r0, [r7, #4]
 800a3a4:	f000 fd38 	bl	800ae18 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a3a8:	e02d      	b.n	800a406 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a3aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d00e      	beq.n	800a3d4 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a3b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a3ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d008      	beq.n	800a3d4 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d01c      	beq.n	800a404 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	4798      	blx	r3
    }
    return;
 800a3d2:	e017      	b.n	800a404 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a3d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d012      	beq.n	800a406 <HAL_UART_IRQHandler+0x5c6>
 800a3e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a3e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d00c      	beq.n	800a406 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f000 fce9 	bl	800adc4 <UART_EndTransmit_IT>
    return;
 800a3f2:	e008      	b.n	800a406 <HAL_UART_IRQHandler+0x5c6>
      return;
 800a3f4:	bf00      	nop
 800a3f6:	e006      	b.n	800a406 <HAL_UART_IRQHandler+0x5c6>
    return;
 800a3f8:	bf00      	nop
 800a3fa:	e004      	b.n	800a406 <HAL_UART_IRQHandler+0x5c6>
      return;
 800a3fc:	bf00      	nop
 800a3fe:	e002      	b.n	800a406 <HAL_UART_IRQHandler+0x5c6>
      return;
 800a400:	bf00      	nop
 800a402:	e000      	b.n	800a406 <HAL_UART_IRQHandler+0x5c6>
    return;
 800a404:	bf00      	nop
  }

}
 800a406:	37e8      	adds	r7, #232	; 0xe8
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}

0800a40c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a40c:	b480      	push	{r7}
 800a40e:	b083      	sub	sp, #12
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a414:	bf00      	nop
 800a416:	370c      	adds	r7, #12
 800a418:	46bd      	mov	sp, r7
 800a41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41e:	4770      	bx	lr

0800a420 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a420:	b480      	push	{r7}
 800a422:	b083      	sub	sp, #12
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a428:	bf00      	nop
 800a42a:	370c      	adds	r7, #12
 800a42c:	46bd      	mov	sp, r7
 800a42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a432:	4770      	bx	lr

0800a434 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a434:	b480      	push	{r7}
 800a436:	b083      	sub	sp, #12
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
 800a43c:	460b      	mov	r3, r1
 800a43e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a440:	bf00      	nop
 800a442:	370c      	adds	r7, #12
 800a444:	46bd      	mov	sp, r7
 800a446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44a:	4770      	bx	lr

0800a44c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b088      	sub	sp, #32
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a454:	2300      	movs	r3, #0
 800a456:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	689a      	ldr	r2, [r3, #8]
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	691b      	ldr	r3, [r3, #16]
 800a460:	431a      	orrs	r2, r3
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	695b      	ldr	r3, [r3, #20]
 800a466:	431a      	orrs	r2, r3
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	69db      	ldr	r3, [r3, #28]
 800a46c:	4313      	orrs	r3, r2
 800a46e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a47a:	f023 030c 	bic.w	r3, r3, #12
 800a47e:	687a      	ldr	r2, [r7, #4]
 800a480:	6812      	ldr	r2, [r2, #0]
 800a482:	6979      	ldr	r1, [r7, #20]
 800a484:	430b      	orrs	r3, r1
 800a486:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	685b      	ldr	r3, [r3, #4]
 800a48e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	68da      	ldr	r2, [r3, #12]
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	430a      	orrs	r2, r1
 800a49c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	699b      	ldr	r3, [r3, #24]
 800a4a2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	6a1b      	ldr	r3, [r3, #32]
 800a4a8:	697a      	ldr	r2, [r7, #20]
 800a4aa:	4313      	orrs	r3, r2
 800a4ac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	689b      	ldr	r3, [r3, #8]
 800a4b4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	697a      	ldr	r2, [r7, #20]
 800a4be:	430a      	orrs	r2, r1
 800a4c0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	4aa7      	ldr	r2, [pc, #668]	; (800a764 <UART_SetConfig+0x318>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d120      	bne.n	800a50e <UART_SetConfig+0xc2>
 800a4cc:	4ba6      	ldr	r3, [pc, #664]	; (800a768 <UART_SetConfig+0x31c>)
 800a4ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4d0:	f003 0303 	and.w	r3, r3, #3
 800a4d4:	2b03      	cmp	r3, #3
 800a4d6:	d817      	bhi.n	800a508 <UART_SetConfig+0xbc>
 800a4d8:	a201      	add	r2, pc, #4	; (adr r2, 800a4e0 <UART_SetConfig+0x94>)
 800a4da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4de:	bf00      	nop
 800a4e0:	0800a4f1 	.word	0x0800a4f1
 800a4e4:	0800a4fd 	.word	0x0800a4fd
 800a4e8:	0800a503 	.word	0x0800a503
 800a4ec:	0800a4f7 	.word	0x0800a4f7
 800a4f0:	2301      	movs	r3, #1
 800a4f2:	77fb      	strb	r3, [r7, #31]
 800a4f4:	e0b5      	b.n	800a662 <UART_SetConfig+0x216>
 800a4f6:	2302      	movs	r3, #2
 800a4f8:	77fb      	strb	r3, [r7, #31]
 800a4fa:	e0b2      	b.n	800a662 <UART_SetConfig+0x216>
 800a4fc:	2304      	movs	r3, #4
 800a4fe:	77fb      	strb	r3, [r7, #31]
 800a500:	e0af      	b.n	800a662 <UART_SetConfig+0x216>
 800a502:	2308      	movs	r3, #8
 800a504:	77fb      	strb	r3, [r7, #31]
 800a506:	e0ac      	b.n	800a662 <UART_SetConfig+0x216>
 800a508:	2310      	movs	r3, #16
 800a50a:	77fb      	strb	r3, [r7, #31]
 800a50c:	e0a9      	b.n	800a662 <UART_SetConfig+0x216>
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	4a96      	ldr	r2, [pc, #600]	; (800a76c <UART_SetConfig+0x320>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d124      	bne.n	800a562 <UART_SetConfig+0x116>
 800a518:	4b93      	ldr	r3, [pc, #588]	; (800a768 <UART_SetConfig+0x31c>)
 800a51a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a51c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a520:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a524:	d011      	beq.n	800a54a <UART_SetConfig+0xfe>
 800a526:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a52a:	d817      	bhi.n	800a55c <UART_SetConfig+0x110>
 800a52c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a530:	d011      	beq.n	800a556 <UART_SetConfig+0x10a>
 800a532:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a536:	d811      	bhi.n	800a55c <UART_SetConfig+0x110>
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d003      	beq.n	800a544 <UART_SetConfig+0xf8>
 800a53c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a540:	d006      	beq.n	800a550 <UART_SetConfig+0x104>
 800a542:	e00b      	b.n	800a55c <UART_SetConfig+0x110>
 800a544:	2300      	movs	r3, #0
 800a546:	77fb      	strb	r3, [r7, #31]
 800a548:	e08b      	b.n	800a662 <UART_SetConfig+0x216>
 800a54a:	2302      	movs	r3, #2
 800a54c:	77fb      	strb	r3, [r7, #31]
 800a54e:	e088      	b.n	800a662 <UART_SetConfig+0x216>
 800a550:	2304      	movs	r3, #4
 800a552:	77fb      	strb	r3, [r7, #31]
 800a554:	e085      	b.n	800a662 <UART_SetConfig+0x216>
 800a556:	2308      	movs	r3, #8
 800a558:	77fb      	strb	r3, [r7, #31]
 800a55a:	e082      	b.n	800a662 <UART_SetConfig+0x216>
 800a55c:	2310      	movs	r3, #16
 800a55e:	77fb      	strb	r3, [r7, #31]
 800a560:	e07f      	b.n	800a662 <UART_SetConfig+0x216>
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	4a82      	ldr	r2, [pc, #520]	; (800a770 <UART_SetConfig+0x324>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d124      	bne.n	800a5b6 <UART_SetConfig+0x16a>
 800a56c:	4b7e      	ldr	r3, [pc, #504]	; (800a768 <UART_SetConfig+0x31c>)
 800a56e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a570:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800a574:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a578:	d011      	beq.n	800a59e <UART_SetConfig+0x152>
 800a57a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a57e:	d817      	bhi.n	800a5b0 <UART_SetConfig+0x164>
 800a580:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a584:	d011      	beq.n	800a5aa <UART_SetConfig+0x15e>
 800a586:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a58a:	d811      	bhi.n	800a5b0 <UART_SetConfig+0x164>
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d003      	beq.n	800a598 <UART_SetConfig+0x14c>
 800a590:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a594:	d006      	beq.n	800a5a4 <UART_SetConfig+0x158>
 800a596:	e00b      	b.n	800a5b0 <UART_SetConfig+0x164>
 800a598:	2300      	movs	r3, #0
 800a59a:	77fb      	strb	r3, [r7, #31]
 800a59c:	e061      	b.n	800a662 <UART_SetConfig+0x216>
 800a59e:	2302      	movs	r3, #2
 800a5a0:	77fb      	strb	r3, [r7, #31]
 800a5a2:	e05e      	b.n	800a662 <UART_SetConfig+0x216>
 800a5a4:	2304      	movs	r3, #4
 800a5a6:	77fb      	strb	r3, [r7, #31]
 800a5a8:	e05b      	b.n	800a662 <UART_SetConfig+0x216>
 800a5aa:	2308      	movs	r3, #8
 800a5ac:	77fb      	strb	r3, [r7, #31]
 800a5ae:	e058      	b.n	800a662 <UART_SetConfig+0x216>
 800a5b0:	2310      	movs	r3, #16
 800a5b2:	77fb      	strb	r3, [r7, #31]
 800a5b4:	e055      	b.n	800a662 <UART_SetConfig+0x216>
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	4a6e      	ldr	r2, [pc, #440]	; (800a774 <UART_SetConfig+0x328>)
 800a5bc:	4293      	cmp	r3, r2
 800a5be:	d124      	bne.n	800a60a <UART_SetConfig+0x1be>
 800a5c0:	4b69      	ldr	r3, [pc, #420]	; (800a768 <UART_SetConfig+0x31c>)
 800a5c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5c4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800a5c8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a5cc:	d011      	beq.n	800a5f2 <UART_SetConfig+0x1a6>
 800a5ce:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a5d2:	d817      	bhi.n	800a604 <UART_SetConfig+0x1b8>
 800a5d4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a5d8:	d011      	beq.n	800a5fe <UART_SetConfig+0x1b2>
 800a5da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a5de:	d811      	bhi.n	800a604 <UART_SetConfig+0x1b8>
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d003      	beq.n	800a5ec <UART_SetConfig+0x1a0>
 800a5e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a5e8:	d006      	beq.n	800a5f8 <UART_SetConfig+0x1ac>
 800a5ea:	e00b      	b.n	800a604 <UART_SetConfig+0x1b8>
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	77fb      	strb	r3, [r7, #31]
 800a5f0:	e037      	b.n	800a662 <UART_SetConfig+0x216>
 800a5f2:	2302      	movs	r3, #2
 800a5f4:	77fb      	strb	r3, [r7, #31]
 800a5f6:	e034      	b.n	800a662 <UART_SetConfig+0x216>
 800a5f8:	2304      	movs	r3, #4
 800a5fa:	77fb      	strb	r3, [r7, #31]
 800a5fc:	e031      	b.n	800a662 <UART_SetConfig+0x216>
 800a5fe:	2308      	movs	r3, #8
 800a600:	77fb      	strb	r3, [r7, #31]
 800a602:	e02e      	b.n	800a662 <UART_SetConfig+0x216>
 800a604:	2310      	movs	r3, #16
 800a606:	77fb      	strb	r3, [r7, #31]
 800a608:	e02b      	b.n	800a662 <UART_SetConfig+0x216>
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	4a5a      	ldr	r2, [pc, #360]	; (800a778 <UART_SetConfig+0x32c>)
 800a610:	4293      	cmp	r3, r2
 800a612:	d124      	bne.n	800a65e <UART_SetConfig+0x212>
 800a614:	4b54      	ldr	r3, [pc, #336]	; (800a768 <UART_SetConfig+0x31c>)
 800a616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a618:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800a61c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a620:	d011      	beq.n	800a646 <UART_SetConfig+0x1fa>
 800a622:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a626:	d817      	bhi.n	800a658 <UART_SetConfig+0x20c>
 800a628:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a62c:	d011      	beq.n	800a652 <UART_SetConfig+0x206>
 800a62e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a632:	d811      	bhi.n	800a658 <UART_SetConfig+0x20c>
 800a634:	2b00      	cmp	r3, #0
 800a636:	d003      	beq.n	800a640 <UART_SetConfig+0x1f4>
 800a638:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a63c:	d006      	beq.n	800a64c <UART_SetConfig+0x200>
 800a63e:	e00b      	b.n	800a658 <UART_SetConfig+0x20c>
 800a640:	2300      	movs	r3, #0
 800a642:	77fb      	strb	r3, [r7, #31]
 800a644:	e00d      	b.n	800a662 <UART_SetConfig+0x216>
 800a646:	2302      	movs	r3, #2
 800a648:	77fb      	strb	r3, [r7, #31]
 800a64a:	e00a      	b.n	800a662 <UART_SetConfig+0x216>
 800a64c:	2304      	movs	r3, #4
 800a64e:	77fb      	strb	r3, [r7, #31]
 800a650:	e007      	b.n	800a662 <UART_SetConfig+0x216>
 800a652:	2308      	movs	r3, #8
 800a654:	77fb      	strb	r3, [r7, #31]
 800a656:	e004      	b.n	800a662 <UART_SetConfig+0x216>
 800a658:	2310      	movs	r3, #16
 800a65a:	77fb      	strb	r3, [r7, #31]
 800a65c:	e001      	b.n	800a662 <UART_SetConfig+0x216>
 800a65e:	2310      	movs	r3, #16
 800a660:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	69db      	ldr	r3, [r3, #28]
 800a666:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a66a:	d15b      	bne.n	800a724 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 800a66c:	7ffb      	ldrb	r3, [r7, #31]
 800a66e:	2b08      	cmp	r3, #8
 800a670:	d827      	bhi.n	800a6c2 <UART_SetConfig+0x276>
 800a672:	a201      	add	r2, pc, #4	; (adr r2, 800a678 <UART_SetConfig+0x22c>)
 800a674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a678:	0800a69d 	.word	0x0800a69d
 800a67c:	0800a6a5 	.word	0x0800a6a5
 800a680:	0800a6ad 	.word	0x0800a6ad
 800a684:	0800a6c3 	.word	0x0800a6c3
 800a688:	0800a6b3 	.word	0x0800a6b3
 800a68c:	0800a6c3 	.word	0x0800a6c3
 800a690:	0800a6c3 	.word	0x0800a6c3
 800a694:	0800a6c3 	.word	0x0800a6c3
 800a698:	0800a6bb 	.word	0x0800a6bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a69c:	f7fd fc4a 	bl	8007f34 <HAL_RCC_GetPCLK1Freq>
 800a6a0:	61b8      	str	r0, [r7, #24]
        break;
 800a6a2:	e013      	b.n	800a6cc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a6a4:	f7fd fc68 	bl	8007f78 <HAL_RCC_GetPCLK2Freq>
 800a6a8:	61b8      	str	r0, [r7, #24]
        break;
 800a6aa:	e00f      	b.n	800a6cc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a6ac:	4b33      	ldr	r3, [pc, #204]	; (800a77c <UART_SetConfig+0x330>)
 800a6ae:	61bb      	str	r3, [r7, #24]
        break;
 800a6b0:	e00c      	b.n	800a6cc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a6b2:	f7fd fbc9 	bl	8007e48 <HAL_RCC_GetSysClockFreq>
 800a6b6:	61b8      	str	r0, [r7, #24]
        break;
 800a6b8:	e008      	b.n	800a6cc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a6ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a6be:	61bb      	str	r3, [r7, #24]
        break;
 800a6c0:	e004      	b.n	800a6cc <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	77bb      	strb	r3, [r7, #30]
        break;
 800a6ca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a6cc:	69bb      	ldr	r3, [r7, #24]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	f000 8082 	beq.w	800a7d8 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a6d4:	69bb      	ldr	r3, [r7, #24]
 800a6d6:	005a      	lsls	r2, r3, #1
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	685b      	ldr	r3, [r3, #4]
 800a6dc:	085b      	lsrs	r3, r3, #1
 800a6de:	441a      	add	r2, r3
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	685b      	ldr	r3, [r3, #4]
 800a6e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6e8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a6ea:	693b      	ldr	r3, [r7, #16]
 800a6ec:	2b0f      	cmp	r3, #15
 800a6ee:	d916      	bls.n	800a71e <UART_SetConfig+0x2d2>
 800a6f0:	693b      	ldr	r3, [r7, #16]
 800a6f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a6f6:	d212      	bcs.n	800a71e <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a6f8:	693b      	ldr	r3, [r7, #16]
 800a6fa:	b29b      	uxth	r3, r3
 800a6fc:	f023 030f 	bic.w	r3, r3, #15
 800a700:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a702:	693b      	ldr	r3, [r7, #16]
 800a704:	085b      	lsrs	r3, r3, #1
 800a706:	b29b      	uxth	r3, r3
 800a708:	f003 0307 	and.w	r3, r3, #7
 800a70c:	b29a      	uxth	r2, r3
 800a70e:	89fb      	ldrh	r3, [r7, #14]
 800a710:	4313      	orrs	r3, r2
 800a712:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	89fa      	ldrh	r2, [r7, #14]
 800a71a:	60da      	str	r2, [r3, #12]
 800a71c:	e05c      	b.n	800a7d8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800a71e:	2301      	movs	r3, #1
 800a720:	77bb      	strb	r3, [r7, #30]
 800a722:	e059      	b.n	800a7d8 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a724:	7ffb      	ldrb	r3, [r7, #31]
 800a726:	2b08      	cmp	r3, #8
 800a728:	d835      	bhi.n	800a796 <UART_SetConfig+0x34a>
 800a72a:	a201      	add	r2, pc, #4	; (adr r2, 800a730 <UART_SetConfig+0x2e4>)
 800a72c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a730:	0800a755 	.word	0x0800a755
 800a734:	0800a75d 	.word	0x0800a75d
 800a738:	0800a781 	.word	0x0800a781
 800a73c:	0800a797 	.word	0x0800a797
 800a740:	0800a787 	.word	0x0800a787
 800a744:	0800a797 	.word	0x0800a797
 800a748:	0800a797 	.word	0x0800a797
 800a74c:	0800a797 	.word	0x0800a797
 800a750:	0800a78f 	.word	0x0800a78f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a754:	f7fd fbee 	bl	8007f34 <HAL_RCC_GetPCLK1Freq>
 800a758:	61b8      	str	r0, [r7, #24]
        break;
 800a75a:	e021      	b.n	800a7a0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a75c:	f7fd fc0c 	bl	8007f78 <HAL_RCC_GetPCLK2Freq>
 800a760:	61b8      	str	r0, [r7, #24]
        break;
 800a762:	e01d      	b.n	800a7a0 <UART_SetConfig+0x354>
 800a764:	40013800 	.word	0x40013800
 800a768:	40021000 	.word	0x40021000
 800a76c:	40004400 	.word	0x40004400
 800a770:	40004800 	.word	0x40004800
 800a774:	40004c00 	.word	0x40004c00
 800a778:	40005000 	.word	0x40005000
 800a77c:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a780:	4b1b      	ldr	r3, [pc, #108]	; (800a7f0 <UART_SetConfig+0x3a4>)
 800a782:	61bb      	str	r3, [r7, #24]
        break;
 800a784:	e00c      	b.n	800a7a0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a786:	f7fd fb5f 	bl	8007e48 <HAL_RCC_GetSysClockFreq>
 800a78a:	61b8      	str	r0, [r7, #24]
        break;
 800a78c:	e008      	b.n	800a7a0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a78e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a792:	61bb      	str	r3, [r7, #24]
        break;
 800a794:	e004      	b.n	800a7a0 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800a796:	2300      	movs	r3, #0
 800a798:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a79a:	2301      	movs	r3, #1
 800a79c:	77bb      	strb	r3, [r7, #30]
        break;
 800a79e:	bf00      	nop
    }

    if (pclk != 0U)
 800a7a0:	69bb      	ldr	r3, [r7, #24]
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d018      	beq.n	800a7d8 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	685b      	ldr	r3, [r3, #4]
 800a7aa:	085a      	lsrs	r2, r3, #1
 800a7ac:	69bb      	ldr	r3, [r7, #24]
 800a7ae:	441a      	add	r2, r3
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	685b      	ldr	r3, [r3, #4]
 800a7b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7b8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a7ba:	693b      	ldr	r3, [r7, #16]
 800a7bc:	2b0f      	cmp	r3, #15
 800a7be:	d909      	bls.n	800a7d4 <UART_SetConfig+0x388>
 800a7c0:	693b      	ldr	r3, [r7, #16]
 800a7c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a7c6:	d205      	bcs.n	800a7d4 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	b29a      	uxth	r2, r3
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	60da      	str	r2, [r3, #12]
 800a7d2:	e001      	b.n	800a7d8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800a7d4:	2301      	movs	r3, #1
 800a7d6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2200      	movs	r2, #0
 800a7dc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800a7e4:	7fbb      	ldrb	r3, [r7, #30]
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	3720      	adds	r7, #32
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bd80      	pop	{r7, pc}
 800a7ee:	bf00      	nop
 800a7f0:	007a1200 	.word	0x007a1200

0800a7f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b083      	sub	sp, #12
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a800:	f003 0301 	and.w	r3, r3, #1
 800a804:	2b00      	cmp	r3, #0
 800a806:	d00a      	beq.n	800a81e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	685b      	ldr	r3, [r3, #4]
 800a80e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	430a      	orrs	r2, r1
 800a81c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a822:	f003 0302 	and.w	r3, r3, #2
 800a826:	2b00      	cmp	r3, #0
 800a828:	d00a      	beq.n	800a840 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	685b      	ldr	r3, [r3, #4]
 800a830:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	430a      	orrs	r2, r1
 800a83e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a844:	f003 0304 	and.w	r3, r3, #4
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d00a      	beq.n	800a862 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	685b      	ldr	r3, [r3, #4]
 800a852:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	430a      	orrs	r2, r1
 800a860:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a866:	f003 0308 	and.w	r3, r3, #8
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d00a      	beq.n	800a884 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	685b      	ldr	r3, [r3, #4]
 800a874:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	430a      	orrs	r2, r1
 800a882:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a888:	f003 0310 	and.w	r3, r3, #16
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d00a      	beq.n	800a8a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	689b      	ldr	r3, [r3, #8]
 800a896:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	430a      	orrs	r2, r1
 800a8a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8aa:	f003 0320 	and.w	r3, r3, #32
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d00a      	beq.n	800a8c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	689b      	ldr	r3, [r3, #8]
 800a8b8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	430a      	orrs	r2, r1
 800a8c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d01a      	beq.n	800a90a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	685b      	ldr	r3, [r3, #4]
 800a8da:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	430a      	orrs	r2, r1
 800a8e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a8f2:	d10a      	bne.n	800a90a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	685b      	ldr	r3, [r3, #4]
 800a8fa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	430a      	orrs	r2, r1
 800a908:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a90e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a912:	2b00      	cmp	r3, #0
 800a914:	d00a      	beq.n	800a92c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	685b      	ldr	r3, [r3, #4]
 800a91c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	430a      	orrs	r2, r1
 800a92a:	605a      	str	r2, [r3, #4]
  }
}
 800a92c:	bf00      	nop
 800a92e:	370c      	adds	r7, #12
 800a930:	46bd      	mov	sp, r7
 800a932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a936:	4770      	bx	lr

0800a938 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b098      	sub	sp, #96	; 0x60
 800a93c:	af02      	add	r7, sp, #8
 800a93e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2200      	movs	r2, #0
 800a944:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a948:	f7f9 fcf0 	bl	800432c <HAL_GetTick>
 800a94c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	f003 0308 	and.w	r3, r3, #8
 800a958:	2b08      	cmp	r3, #8
 800a95a:	d12e      	bne.n	800a9ba <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a95c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a960:	9300      	str	r3, [sp, #0]
 800a962:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a964:	2200      	movs	r2, #0
 800a966:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a96a:	6878      	ldr	r0, [r7, #4]
 800a96c:	f000 f88c 	bl	800aa88 <UART_WaitOnFlagUntilTimeout>
 800a970:	4603      	mov	r3, r0
 800a972:	2b00      	cmp	r3, #0
 800a974:	d021      	beq.n	800a9ba <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a97c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a97e:	e853 3f00 	ldrex	r3, [r3]
 800a982:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a984:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a986:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a98a:	653b      	str	r3, [r7, #80]	; 0x50
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	461a      	mov	r2, r3
 800a992:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a994:	647b      	str	r3, [r7, #68]	; 0x44
 800a996:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a998:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a99a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a99c:	e841 2300 	strex	r3, r2, [r1]
 800a9a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a9a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d1e6      	bne.n	800a976 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2220      	movs	r2, #32
 800a9ac:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a9b6:	2303      	movs	r3, #3
 800a9b8:	e062      	b.n	800aa80 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	f003 0304 	and.w	r3, r3, #4
 800a9c4:	2b04      	cmp	r3, #4
 800a9c6:	d149      	bne.n	800aa5c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a9c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a9cc:	9300      	str	r3, [sp, #0]
 800a9ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f000 f856 	bl	800aa88 <UART_WaitOnFlagUntilTimeout>
 800a9dc:	4603      	mov	r3, r0
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d03c      	beq.n	800aa5c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ea:	e853 3f00 	ldrex	r3, [r3]
 800a9ee:	623b      	str	r3, [r7, #32]
   return(result);
 800a9f0:	6a3b      	ldr	r3, [r7, #32]
 800a9f2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a9f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	461a      	mov	r2, r3
 800a9fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa00:	633b      	str	r3, [r7, #48]	; 0x30
 800aa02:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa04:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800aa06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aa08:	e841 2300 	strex	r3, r2, [r1]
 800aa0c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800aa0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d1e6      	bne.n	800a9e2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	3308      	adds	r3, #8
 800aa1a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa1c:	693b      	ldr	r3, [r7, #16]
 800aa1e:	e853 3f00 	ldrex	r3, [r3]
 800aa22:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	f023 0301 	bic.w	r3, r3, #1
 800aa2a:	64bb      	str	r3, [r7, #72]	; 0x48
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	3308      	adds	r3, #8
 800aa32:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aa34:	61fa      	str	r2, [r7, #28]
 800aa36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa38:	69b9      	ldr	r1, [r7, #24]
 800aa3a:	69fa      	ldr	r2, [r7, #28]
 800aa3c:	e841 2300 	strex	r3, r2, [r1]
 800aa40:	617b      	str	r3, [r7, #20]
   return(result);
 800aa42:	697b      	ldr	r3, [r7, #20]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d1e5      	bne.n	800aa14 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2220      	movs	r2, #32
 800aa4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2200      	movs	r2, #0
 800aa54:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aa58:	2303      	movs	r3, #3
 800aa5a:	e011      	b.n	800aa80 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2220      	movs	r2, #32
 800aa60:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	2220      	movs	r2, #32
 800aa66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	2200      	movs	r2, #0
 800aa74:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2200      	movs	r2, #0
 800aa7a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800aa7e:	2300      	movs	r3, #0
}
 800aa80:	4618      	mov	r0, r3
 800aa82:	3758      	adds	r7, #88	; 0x58
 800aa84:	46bd      	mov	sp, r7
 800aa86:	bd80      	pop	{r7, pc}

0800aa88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800aa88:	b580      	push	{r7, lr}
 800aa8a:	b084      	sub	sp, #16
 800aa8c:	af00      	add	r7, sp, #0
 800aa8e:	60f8      	str	r0, [r7, #12]
 800aa90:	60b9      	str	r1, [r7, #8]
 800aa92:	603b      	str	r3, [r7, #0]
 800aa94:	4613      	mov	r3, r2
 800aa96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa98:	e049      	b.n	800ab2e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aa9a:	69bb      	ldr	r3, [r7, #24]
 800aa9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaa0:	d045      	beq.n	800ab2e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aaa2:	f7f9 fc43 	bl	800432c <HAL_GetTick>
 800aaa6:	4602      	mov	r2, r0
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	1ad3      	subs	r3, r2, r3
 800aaac:	69ba      	ldr	r2, [r7, #24]
 800aaae:	429a      	cmp	r2, r3
 800aab0:	d302      	bcc.n	800aab8 <UART_WaitOnFlagUntilTimeout+0x30>
 800aab2:	69bb      	ldr	r3, [r7, #24]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d101      	bne.n	800aabc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800aab8:	2303      	movs	r3, #3
 800aaba:	e048      	b.n	800ab4e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	f003 0304 	and.w	r3, r3, #4
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d031      	beq.n	800ab2e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	69db      	ldr	r3, [r3, #28]
 800aad0:	f003 0308 	and.w	r3, r3, #8
 800aad4:	2b08      	cmp	r3, #8
 800aad6:	d110      	bne.n	800aafa <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	2208      	movs	r2, #8
 800aade:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800aae0:	68f8      	ldr	r0, [r7, #12]
 800aae2:	f000 f85e 	bl	800aba2 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	2208      	movs	r2, #8
 800aaea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	2200      	movs	r2, #0
 800aaf2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	e029      	b.n	800ab4e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	69db      	ldr	r3, [r3, #28]
 800ab00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ab04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ab08:	d111      	bne.n	800ab2e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ab12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ab14:	68f8      	ldr	r0, [r7, #12]
 800ab16:	f000 f844 	bl	800aba2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	2220      	movs	r2, #32
 800ab1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	2200      	movs	r2, #0
 800ab26:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800ab2a:	2303      	movs	r3, #3
 800ab2c:	e00f      	b.n	800ab4e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	69da      	ldr	r2, [r3, #28]
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	4013      	ands	r3, r2
 800ab38:	68ba      	ldr	r2, [r7, #8]
 800ab3a:	429a      	cmp	r2, r3
 800ab3c:	bf0c      	ite	eq
 800ab3e:	2301      	moveq	r3, #1
 800ab40:	2300      	movne	r3, #0
 800ab42:	b2db      	uxtb	r3, r3
 800ab44:	461a      	mov	r2, r3
 800ab46:	79fb      	ldrb	r3, [r7, #7]
 800ab48:	429a      	cmp	r2, r3
 800ab4a:	d0a6      	beq.n	800aa9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ab4c:	2300      	movs	r3, #0
}
 800ab4e:	4618      	mov	r0, r3
 800ab50:	3710      	adds	r7, #16
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}

0800ab56 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ab56:	b480      	push	{r7}
 800ab58:	b089      	sub	sp, #36	; 0x24
 800ab5a:	af00      	add	r7, sp, #0
 800ab5c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	e853 3f00 	ldrex	r3, [r3]
 800ab6a:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab6c:	68bb      	ldr	r3, [r7, #8]
 800ab6e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ab72:	61fb      	str	r3, [r7, #28]
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	461a      	mov	r2, r3
 800ab7a:	69fb      	ldr	r3, [r7, #28]
 800ab7c:	61bb      	str	r3, [r7, #24]
 800ab7e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab80:	6979      	ldr	r1, [r7, #20]
 800ab82:	69ba      	ldr	r2, [r7, #24]
 800ab84:	e841 2300 	strex	r3, r2, [r1]
 800ab88:	613b      	str	r3, [r7, #16]
   return(result);
 800ab8a:	693b      	ldr	r3, [r7, #16]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d1e6      	bne.n	800ab5e <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2220      	movs	r2, #32
 800ab94:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800ab96:	bf00      	nop
 800ab98:	3724      	adds	r7, #36	; 0x24
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba0:	4770      	bx	lr

0800aba2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aba2:	b480      	push	{r7}
 800aba4:	b095      	sub	sp, #84	; 0x54
 800aba6:	af00      	add	r7, sp, #0
 800aba8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abb2:	e853 3f00 	ldrex	r3, [r3]
 800abb6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800abb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800abbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	461a      	mov	r2, r3
 800abc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800abc8:	643b      	str	r3, [r7, #64]	; 0x40
 800abca:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abcc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800abce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800abd0:	e841 2300 	strex	r3, r2, [r1]
 800abd4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800abd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d1e6      	bne.n	800abaa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	3308      	adds	r3, #8
 800abe2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abe4:	6a3b      	ldr	r3, [r7, #32]
 800abe6:	e853 3f00 	ldrex	r3, [r3]
 800abea:	61fb      	str	r3, [r7, #28]
   return(result);
 800abec:	69fb      	ldr	r3, [r7, #28]
 800abee:	f023 0301 	bic.w	r3, r3, #1
 800abf2:	64bb      	str	r3, [r7, #72]	; 0x48
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	3308      	adds	r3, #8
 800abfa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800abfc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800abfe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac00:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ac02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ac04:	e841 2300 	strex	r3, r2, [r1]
 800ac08:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ac0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d1e5      	bne.n	800abdc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac14:	2b01      	cmp	r3, #1
 800ac16:	d118      	bne.n	800ac4a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	e853 3f00 	ldrex	r3, [r3]
 800ac24:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	f023 0310 	bic.w	r3, r3, #16
 800ac2c:	647b      	str	r3, [r7, #68]	; 0x44
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	461a      	mov	r2, r3
 800ac34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac36:	61bb      	str	r3, [r7, #24]
 800ac38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac3a:	6979      	ldr	r1, [r7, #20]
 800ac3c:	69ba      	ldr	r2, [r7, #24]
 800ac3e:	e841 2300 	strex	r3, r2, [r1]
 800ac42:	613b      	str	r3, [r7, #16]
   return(result);
 800ac44:	693b      	ldr	r3, [r7, #16]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d1e6      	bne.n	800ac18 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	2220      	movs	r2, #32
 800ac4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	2200      	movs	r2, #0
 800ac56:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800ac5e:	bf00      	nop
 800ac60:	3754      	adds	r7, #84	; 0x54
 800ac62:	46bd      	mov	sp, r7
 800ac64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac68:	4770      	bx	lr

0800ac6a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ac6a:	b580      	push	{r7, lr}
 800ac6c:	b090      	sub	sp, #64	; 0x40
 800ac6e:	af00      	add	r7, sp, #0
 800ac70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac76:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	699b      	ldr	r3, [r3, #24]
 800ac7c:	2b20      	cmp	r3, #32
 800ac7e:	d037      	beq.n	800acf0 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 800ac80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac82:	2200      	movs	r2, #0
 800ac84:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ac88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	3308      	adds	r3, #8
 800ac8e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac92:	e853 3f00 	ldrex	r3, [r3]
 800ac96:	623b      	str	r3, [r7, #32]
   return(result);
 800ac98:	6a3b      	ldr	r3, [r7, #32]
 800ac9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ac9e:	63bb      	str	r3, [r7, #56]	; 0x38
 800aca0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	3308      	adds	r3, #8
 800aca6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aca8:	633a      	str	r2, [r7, #48]	; 0x30
 800acaa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800acae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800acb0:	e841 2300 	strex	r3, r2, [r1]
 800acb4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800acb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d1e5      	bne.n	800ac88 <UART_DMATransmitCplt+0x1e>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800acbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acc2:	693b      	ldr	r3, [r7, #16]
 800acc4:	e853 3f00 	ldrex	r3, [r3]
 800acc8:	60fb      	str	r3, [r7, #12]
   return(result);
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800acd0:	637b      	str	r3, [r7, #52]	; 0x34
 800acd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	461a      	mov	r2, r3
 800acd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800acda:	61fb      	str	r3, [r7, #28]
 800acdc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acde:	69b9      	ldr	r1, [r7, #24]
 800ace0:	69fa      	ldr	r2, [r7, #28]
 800ace2:	e841 2300 	strex	r3, r2, [r1]
 800ace6:	617b      	str	r3, [r7, #20]
   return(result);
 800ace8:	697b      	ldr	r3, [r7, #20]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d1e6      	bne.n	800acbc <UART_DMATransmitCplt+0x52>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800acee:	e002      	b.n	800acf6 <UART_DMATransmitCplt+0x8c>
    HAL_UART_TxCpltCallback(huart);
 800acf0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800acf2:	f7f9 f989 	bl	8004008 <HAL_UART_TxCpltCallback>
}
 800acf6:	bf00      	nop
 800acf8:	3740      	adds	r7, #64	; 0x40
 800acfa:	46bd      	mov	sp, r7
 800acfc:	bd80      	pop	{r7, pc}

0800acfe <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800acfe:	b580      	push	{r7, lr}
 800ad00:	b084      	sub	sp, #16
 800ad02:	af00      	add	r7, sp, #0
 800ad04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad0a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ad0c:	68f8      	ldr	r0, [r7, #12]
 800ad0e:	f7ff fb7d 	bl	800a40c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ad12:	bf00      	nop
 800ad14:	3710      	adds	r7, #16
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}

0800ad1a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ad1a:	b580      	push	{r7, lr}
 800ad1c:	b086      	sub	sp, #24
 800ad1e:	af00      	add	r7, sp, #0
 800ad20:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad26:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ad28:	697b      	ldr	r3, [r7, #20]
 800ad2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ad2c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ad2e:	697b      	ldr	r3, [r7, #20]
 800ad30:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ad34:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ad36:	697b      	ldr	r3, [r7, #20]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	689b      	ldr	r3, [r3, #8]
 800ad3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad40:	2b80      	cmp	r3, #128	; 0x80
 800ad42:	d109      	bne.n	800ad58 <UART_DMAError+0x3e>
 800ad44:	693b      	ldr	r3, [r7, #16]
 800ad46:	2b21      	cmp	r3, #33	; 0x21
 800ad48:	d106      	bne.n	800ad58 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	2200      	movs	r2, #0
 800ad4e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800ad52:	6978      	ldr	r0, [r7, #20]
 800ad54:	f7ff feff 	bl	800ab56 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ad58:	697b      	ldr	r3, [r7, #20]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	689b      	ldr	r3, [r3, #8]
 800ad5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad62:	2b40      	cmp	r3, #64	; 0x40
 800ad64:	d109      	bne.n	800ad7a <UART_DMAError+0x60>
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	2b22      	cmp	r3, #34	; 0x22
 800ad6a:	d106      	bne.n	800ad7a <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ad6c:	697b      	ldr	r3, [r7, #20]
 800ad6e:	2200      	movs	r2, #0
 800ad70:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800ad74:	6978      	ldr	r0, [r7, #20]
 800ad76:	f7ff ff14 	bl	800aba2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ad80:	f043 0210 	orr.w	r2, r3, #16
 800ad84:	697b      	ldr	r3, [r7, #20]
 800ad86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ad8a:	6978      	ldr	r0, [r7, #20]
 800ad8c:	f7ff fb48 	bl	800a420 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ad90:	bf00      	nop
 800ad92:	3718      	adds	r7, #24
 800ad94:	46bd      	mov	sp, r7
 800ad96:	bd80      	pop	{r7, pc}

0800ad98 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b084      	sub	sp, #16
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ada4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	2200      	movs	r2, #0
 800adaa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	2200      	movs	r2, #0
 800adb2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800adb6:	68f8      	ldr	r0, [r7, #12]
 800adb8:	f7ff fb32 	bl	800a420 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800adbc:	bf00      	nop
 800adbe:	3710      	adds	r7, #16
 800adc0:	46bd      	mov	sp, r7
 800adc2:	bd80      	pop	{r7, pc}

0800adc4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b088      	sub	sp, #32
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	e853 3f00 	ldrex	r3, [r3]
 800add8:	60bb      	str	r3, [r7, #8]
   return(result);
 800adda:	68bb      	ldr	r3, [r7, #8]
 800addc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ade0:	61fb      	str	r3, [r7, #28]
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	461a      	mov	r2, r3
 800ade8:	69fb      	ldr	r3, [r7, #28]
 800adea:	61bb      	str	r3, [r7, #24]
 800adec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adee:	6979      	ldr	r1, [r7, #20]
 800adf0:	69ba      	ldr	r2, [r7, #24]
 800adf2:	e841 2300 	strex	r3, r2, [r1]
 800adf6:	613b      	str	r3, [r7, #16]
   return(result);
 800adf8:	693b      	ldr	r3, [r7, #16]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d1e6      	bne.n	800adcc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	2220      	movs	r2, #32
 800ae02:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	2200      	movs	r2, #0
 800ae08:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	f7f9 f8fc 	bl	8004008 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae10:	bf00      	nop
 800ae12:	3720      	adds	r7, #32
 800ae14:	46bd      	mov	sp, r7
 800ae16:	bd80      	pop	{r7, pc}

0800ae18 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ae18:	b480      	push	{r7}
 800ae1a:	b083      	sub	sp, #12
 800ae1c:	af00      	add	r7, sp, #0
 800ae1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ae20:	bf00      	nop
 800ae22:	370c      	adds	r7, #12
 800ae24:	46bd      	mov	sp, r7
 800ae26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2a:	4770      	bx	lr

0800ae2c <__errno>:
 800ae2c:	4b01      	ldr	r3, [pc, #4]	; (800ae34 <__errno+0x8>)
 800ae2e:	6818      	ldr	r0, [r3, #0]
 800ae30:	4770      	bx	lr
 800ae32:	bf00      	nop
 800ae34:	20000010 	.word	0x20000010

0800ae38 <__libc_init_array>:
 800ae38:	b570      	push	{r4, r5, r6, lr}
 800ae3a:	4d0d      	ldr	r5, [pc, #52]	; (800ae70 <__libc_init_array+0x38>)
 800ae3c:	4c0d      	ldr	r4, [pc, #52]	; (800ae74 <__libc_init_array+0x3c>)
 800ae3e:	1b64      	subs	r4, r4, r5
 800ae40:	10a4      	asrs	r4, r4, #2
 800ae42:	2600      	movs	r6, #0
 800ae44:	42a6      	cmp	r6, r4
 800ae46:	d109      	bne.n	800ae5c <__libc_init_array+0x24>
 800ae48:	4d0b      	ldr	r5, [pc, #44]	; (800ae78 <__libc_init_array+0x40>)
 800ae4a:	4c0c      	ldr	r4, [pc, #48]	; (800ae7c <__libc_init_array+0x44>)
 800ae4c:	f002 ffd0 	bl	800ddf0 <_init>
 800ae50:	1b64      	subs	r4, r4, r5
 800ae52:	10a4      	asrs	r4, r4, #2
 800ae54:	2600      	movs	r6, #0
 800ae56:	42a6      	cmp	r6, r4
 800ae58:	d105      	bne.n	800ae66 <__libc_init_array+0x2e>
 800ae5a:	bd70      	pop	{r4, r5, r6, pc}
 800ae5c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae60:	4798      	blx	r3
 800ae62:	3601      	adds	r6, #1
 800ae64:	e7ee      	b.n	800ae44 <__libc_init_array+0xc>
 800ae66:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae6a:	4798      	blx	r3
 800ae6c:	3601      	adds	r6, #1
 800ae6e:	e7f2      	b.n	800ae56 <__libc_init_array+0x1e>
 800ae70:	0800e6ec 	.word	0x0800e6ec
 800ae74:	0800e6ec 	.word	0x0800e6ec
 800ae78:	0800e6ec 	.word	0x0800e6ec
 800ae7c:	0800e6f0 	.word	0x0800e6f0

0800ae80 <memset>:
 800ae80:	4402      	add	r2, r0
 800ae82:	4603      	mov	r3, r0
 800ae84:	4293      	cmp	r3, r2
 800ae86:	d100      	bne.n	800ae8a <memset+0xa>
 800ae88:	4770      	bx	lr
 800ae8a:	f803 1b01 	strb.w	r1, [r3], #1
 800ae8e:	e7f9      	b.n	800ae84 <memset+0x4>

0800ae90 <__cvt>:
 800ae90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae94:	ec55 4b10 	vmov	r4, r5, d0
 800ae98:	2d00      	cmp	r5, #0
 800ae9a:	460e      	mov	r6, r1
 800ae9c:	4619      	mov	r1, r3
 800ae9e:	462b      	mov	r3, r5
 800aea0:	bfbb      	ittet	lt
 800aea2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800aea6:	461d      	movlt	r5, r3
 800aea8:	2300      	movge	r3, #0
 800aeaa:	232d      	movlt	r3, #45	; 0x2d
 800aeac:	700b      	strb	r3, [r1, #0]
 800aeae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aeb0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800aeb4:	4691      	mov	r9, r2
 800aeb6:	f023 0820 	bic.w	r8, r3, #32
 800aeba:	bfbc      	itt	lt
 800aebc:	4622      	movlt	r2, r4
 800aebe:	4614      	movlt	r4, r2
 800aec0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aec4:	d005      	beq.n	800aed2 <__cvt+0x42>
 800aec6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800aeca:	d100      	bne.n	800aece <__cvt+0x3e>
 800aecc:	3601      	adds	r6, #1
 800aece:	2102      	movs	r1, #2
 800aed0:	e000      	b.n	800aed4 <__cvt+0x44>
 800aed2:	2103      	movs	r1, #3
 800aed4:	ab03      	add	r3, sp, #12
 800aed6:	9301      	str	r3, [sp, #4]
 800aed8:	ab02      	add	r3, sp, #8
 800aeda:	9300      	str	r3, [sp, #0]
 800aedc:	ec45 4b10 	vmov	d0, r4, r5
 800aee0:	4653      	mov	r3, sl
 800aee2:	4632      	mov	r2, r6
 800aee4:	f000 fdb8 	bl	800ba58 <_dtoa_r>
 800aee8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800aeec:	4607      	mov	r7, r0
 800aeee:	d102      	bne.n	800aef6 <__cvt+0x66>
 800aef0:	f019 0f01 	tst.w	r9, #1
 800aef4:	d022      	beq.n	800af3c <__cvt+0xac>
 800aef6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800aefa:	eb07 0906 	add.w	r9, r7, r6
 800aefe:	d110      	bne.n	800af22 <__cvt+0x92>
 800af00:	783b      	ldrb	r3, [r7, #0]
 800af02:	2b30      	cmp	r3, #48	; 0x30
 800af04:	d10a      	bne.n	800af1c <__cvt+0x8c>
 800af06:	2200      	movs	r2, #0
 800af08:	2300      	movs	r3, #0
 800af0a:	4620      	mov	r0, r4
 800af0c:	4629      	mov	r1, r5
 800af0e:	f7f5 fddb 	bl	8000ac8 <__aeabi_dcmpeq>
 800af12:	b918      	cbnz	r0, 800af1c <__cvt+0x8c>
 800af14:	f1c6 0601 	rsb	r6, r6, #1
 800af18:	f8ca 6000 	str.w	r6, [sl]
 800af1c:	f8da 3000 	ldr.w	r3, [sl]
 800af20:	4499      	add	r9, r3
 800af22:	2200      	movs	r2, #0
 800af24:	2300      	movs	r3, #0
 800af26:	4620      	mov	r0, r4
 800af28:	4629      	mov	r1, r5
 800af2a:	f7f5 fdcd 	bl	8000ac8 <__aeabi_dcmpeq>
 800af2e:	b108      	cbz	r0, 800af34 <__cvt+0xa4>
 800af30:	f8cd 900c 	str.w	r9, [sp, #12]
 800af34:	2230      	movs	r2, #48	; 0x30
 800af36:	9b03      	ldr	r3, [sp, #12]
 800af38:	454b      	cmp	r3, r9
 800af3a:	d307      	bcc.n	800af4c <__cvt+0xbc>
 800af3c:	9b03      	ldr	r3, [sp, #12]
 800af3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800af40:	1bdb      	subs	r3, r3, r7
 800af42:	4638      	mov	r0, r7
 800af44:	6013      	str	r3, [r2, #0]
 800af46:	b004      	add	sp, #16
 800af48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af4c:	1c59      	adds	r1, r3, #1
 800af4e:	9103      	str	r1, [sp, #12]
 800af50:	701a      	strb	r2, [r3, #0]
 800af52:	e7f0      	b.n	800af36 <__cvt+0xa6>

0800af54 <__exponent>:
 800af54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af56:	4603      	mov	r3, r0
 800af58:	2900      	cmp	r1, #0
 800af5a:	bfb8      	it	lt
 800af5c:	4249      	neglt	r1, r1
 800af5e:	f803 2b02 	strb.w	r2, [r3], #2
 800af62:	bfb4      	ite	lt
 800af64:	222d      	movlt	r2, #45	; 0x2d
 800af66:	222b      	movge	r2, #43	; 0x2b
 800af68:	2909      	cmp	r1, #9
 800af6a:	7042      	strb	r2, [r0, #1]
 800af6c:	dd2a      	ble.n	800afc4 <__exponent+0x70>
 800af6e:	f10d 0407 	add.w	r4, sp, #7
 800af72:	46a4      	mov	ip, r4
 800af74:	270a      	movs	r7, #10
 800af76:	46a6      	mov	lr, r4
 800af78:	460a      	mov	r2, r1
 800af7a:	fb91 f6f7 	sdiv	r6, r1, r7
 800af7e:	fb07 1516 	mls	r5, r7, r6, r1
 800af82:	3530      	adds	r5, #48	; 0x30
 800af84:	2a63      	cmp	r2, #99	; 0x63
 800af86:	f104 34ff 	add.w	r4, r4, #4294967295
 800af8a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800af8e:	4631      	mov	r1, r6
 800af90:	dcf1      	bgt.n	800af76 <__exponent+0x22>
 800af92:	3130      	adds	r1, #48	; 0x30
 800af94:	f1ae 0502 	sub.w	r5, lr, #2
 800af98:	f804 1c01 	strb.w	r1, [r4, #-1]
 800af9c:	1c44      	adds	r4, r0, #1
 800af9e:	4629      	mov	r1, r5
 800afa0:	4561      	cmp	r1, ip
 800afa2:	d30a      	bcc.n	800afba <__exponent+0x66>
 800afa4:	f10d 0209 	add.w	r2, sp, #9
 800afa8:	eba2 020e 	sub.w	r2, r2, lr
 800afac:	4565      	cmp	r5, ip
 800afae:	bf88      	it	hi
 800afb0:	2200      	movhi	r2, #0
 800afb2:	4413      	add	r3, r2
 800afb4:	1a18      	subs	r0, r3, r0
 800afb6:	b003      	add	sp, #12
 800afb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800afbe:	f804 2f01 	strb.w	r2, [r4, #1]!
 800afc2:	e7ed      	b.n	800afa0 <__exponent+0x4c>
 800afc4:	2330      	movs	r3, #48	; 0x30
 800afc6:	3130      	adds	r1, #48	; 0x30
 800afc8:	7083      	strb	r3, [r0, #2]
 800afca:	70c1      	strb	r1, [r0, #3]
 800afcc:	1d03      	adds	r3, r0, #4
 800afce:	e7f1      	b.n	800afb4 <__exponent+0x60>

0800afd0 <_printf_float>:
 800afd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afd4:	ed2d 8b02 	vpush	{d8}
 800afd8:	b08d      	sub	sp, #52	; 0x34
 800afda:	460c      	mov	r4, r1
 800afdc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800afe0:	4616      	mov	r6, r2
 800afe2:	461f      	mov	r7, r3
 800afe4:	4605      	mov	r5, r0
 800afe6:	f001 fcdd 	bl	800c9a4 <_localeconv_r>
 800afea:	f8d0 a000 	ldr.w	sl, [r0]
 800afee:	4650      	mov	r0, sl
 800aff0:	f7f5 f8ee 	bl	80001d0 <strlen>
 800aff4:	2300      	movs	r3, #0
 800aff6:	930a      	str	r3, [sp, #40]	; 0x28
 800aff8:	6823      	ldr	r3, [r4, #0]
 800affa:	9305      	str	r3, [sp, #20]
 800affc:	f8d8 3000 	ldr.w	r3, [r8]
 800b000:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b004:	3307      	adds	r3, #7
 800b006:	f023 0307 	bic.w	r3, r3, #7
 800b00a:	f103 0208 	add.w	r2, r3, #8
 800b00e:	f8c8 2000 	str.w	r2, [r8]
 800b012:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b016:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b01a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b01e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b022:	9307      	str	r3, [sp, #28]
 800b024:	f8cd 8018 	str.w	r8, [sp, #24]
 800b028:	ee08 0a10 	vmov	s16, r0
 800b02c:	4b9f      	ldr	r3, [pc, #636]	; (800b2ac <_printf_float+0x2dc>)
 800b02e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b032:	f04f 32ff 	mov.w	r2, #4294967295
 800b036:	f7f5 fd79 	bl	8000b2c <__aeabi_dcmpun>
 800b03a:	bb88      	cbnz	r0, 800b0a0 <_printf_float+0xd0>
 800b03c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b040:	4b9a      	ldr	r3, [pc, #616]	; (800b2ac <_printf_float+0x2dc>)
 800b042:	f04f 32ff 	mov.w	r2, #4294967295
 800b046:	f7f5 fd53 	bl	8000af0 <__aeabi_dcmple>
 800b04a:	bb48      	cbnz	r0, 800b0a0 <_printf_float+0xd0>
 800b04c:	2200      	movs	r2, #0
 800b04e:	2300      	movs	r3, #0
 800b050:	4640      	mov	r0, r8
 800b052:	4649      	mov	r1, r9
 800b054:	f7f5 fd42 	bl	8000adc <__aeabi_dcmplt>
 800b058:	b110      	cbz	r0, 800b060 <_printf_float+0x90>
 800b05a:	232d      	movs	r3, #45	; 0x2d
 800b05c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b060:	4b93      	ldr	r3, [pc, #588]	; (800b2b0 <_printf_float+0x2e0>)
 800b062:	4894      	ldr	r0, [pc, #592]	; (800b2b4 <_printf_float+0x2e4>)
 800b064:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b068:	bf94      	ite	ls
 800b06a:	4698      	movls	r8, r3
 800b06c:	4680      	movhi	r8, r0
 800b06e:	2303      	movs	r3, #3
 800b070:	6123      	str	r3, [r4, #16]
 800b072:	9b05      	ldr	r3, [sp, #20]
 800b074:	f023 0204 	bic.w	r2, r3, #4
 800b078:	6022      	str	r2, [r4, #0]
 800b07a:	f04f 0900 	mov.w	r9, #0
 800b07e:	9700      	str	r7, [sp, #0]
 800b080:	4633      	mov	r3, r6
 800b082:	aa0b      	add	r2, sp, #44	; 0x2c
 800b084:	4621      	mov	r1, r4
 800b086:	4628      	mov	r0, r5
 800b088:	f000 f9d8 	bl	800b43c <_printf_common>
 800b08c:	3001      	adds	r0, #1
 800b08e:	f040 8090 	bne.w	800b1b2 <_printf_float+0x1e2>
 800b092:	f04f 30ff 	mov.w	r0, #4294967295
 800b096:	b00d      	add	sp, #52	; 0x34
 800b098:	ecbd 8b02 	vpop	{d8}
 800b09c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0a0:	4642      	mov	r2, r8
 800b0a2:	464b      	mov	r3, r9
 800b0a4:	4640      	mov	r0, r8
 800b0a6:	4649      	mov	r1, r9
 800b0a8:	f7f5 fd40 	bl	8000b2c <__aeabi_dcmpun>
 800b0ac:	b140      	cbz	r0, 800b0c0 <_printf_float+0xf0>
 800b0ae:	464b      	mov	r3, r9
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	bfbc      	itt	lt
 800b0b4:	232d      	movlt	r3, #45	; 0x2d
 800b0b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b0ba:	487f      	ldr	r0, [pc, #508]	; (800b2b8 <_printf_float+0x2e8>)
 800b0bc:	4b7f      	ldr	r3, [pc, #508]	; (800b2bc <_printf_float+0x2ec>)
 800b0be:	e7d1      	b.n	800b064 <_printf_float+0x94>
 800b0c0:	6863      	ldr	r3, [r4, #4]
 800b0c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b0c6:	9206      	str	r2, [sp, #24]
 800b0c8:	1c5a      	adds	r2, r3, #1
 800b0ca:	d13f      	bne.n	800b14c <_printf_float+0x17c>
 800b0cc:	2306      	movs	r3, #6
 800b0ce:	6063      	str	r3, [r4, #4]
 800b0d0:	9b05      	ldr	r3, [sp, #20]
 800b0d2:	6861      	ldr	r1, [r4, #4]
 800b0d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b0d8:	2300      	movs	r3, #0
 800b0da:	9303      	str	r3, [sp, #12]
 800b0dc:	ab0a      	add	r3, sp, #40	; 0x28
 800b0de:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b0e2:	ab09      	add	r3, sp, #36	; 0x24
 800b0e4:	ec49 8b10 	vmov	d0, r8, r9
 800b0e8:	9300      	str	r3, [sp, #0]
 800b0ea:	6022      	str	r2, [r4, #0]
 800b0ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b0f0:	4628      	mov	r0, r5
 800b0f2:	f7ff fecd 	bl	800ae90 <__cvt>
 800b0f6:	9b06      	ldr	r3, [sp, #24]
 800b0f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b0fa:	2b47      	cmp	r3, #71	; 0x47
 800b0fc:	4680      	mov	r8, r0
 800b0fe:	d108      	bne.n	800b112 <_printf_float+0x142>
 800b100:	1cc8      	adds	r0, r1, #3
 800b102:	db02      	blt.n	800b10a <_printf_float+0x13a>
 800b104:	6863      	ldr	r3, [r4, #4]
 800b106:	4299      	cmp	r1, r3
 800b108:	dd41      	ble.n	800b18e <_printf_float+0x1be>
 800b10a:	f1ab 0b02 	sub.w	fp, fp, #2
 800b10e:	fa5f fb8b 	uxtb.w	fp, fp
 800b112:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b116:	d820      	bhi.n	800b15a <_printf_float+0x18a>
 800b118:	3901      	subs	r1, #1
 800b11a:	465a      	mov	r2, fp
 800b11c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b120:	9109      	str	r1, [sp, #36]	; 0x24
 800b122:	f7ff ff17 	bl	800af54 <__exponent>
 800b126:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b128:	1813      	adds	r3, r2, r0
 800b12a:	2a01      	cmp	r2, #1
 800b12c:	4681      	mov	r9, r0
 800b12e:	6123      	str	r3, [r4, #16]
 800b130:	dc02      	bgt.n	800b138 <_printf_float+0x168>
 800b132:	6822      	ldr	r2, [r4, #0]
 800b134:	07d2      	lsls	r2, r2, #31
 800b136:	d501      	bpl.n	800b13c <_printf_float+0x16c>
 800b138:	3301      	adds	r3, #1
 800b13a:	6123      	str	r3, [r4, #16]
 800b13c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b140:	2b00      	cmp	r3, #0
 800b142:	d09c      	beq.n	800b07e <_printf_float+0xae>
 800b144:	232d      	movs	r3, #45	; 0x2d
 800b146:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b14a:	e798      	b.n	800b07e <_printf_float+0xae>
 800b14c:	9a06      	ldr	r2, [sp, #24]
 800b14e:	2a47      	cmp	r2, #71	; 0x47
 800b150:	d1be      	bne.n	800b0d0 <_printf_float+0x100>
 800b152:	2b00      	cmp	r3, #0
 800b154:	d1bc      	bne.n	800b0d0 <_printf_float+0x100>
 800b156:	2301      	movs	r3, #1
 800b158:	e7b9      	b.n	800b0ce <_printf_float+0xfe>
 800b15a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b15e:	d118      	bne.n	800b192 <_printf_float+0x1c2>
 800b160:	2900      	cmp	r1, #0
 800b162:	6863      	ldr	r3, [r4, #4]
 800b164:	dd0b      	ble.n	800b17e <_printf_float+0x1ae>
 800b166:	6121      	str	r1, [r4, #16]
 800b168:	b913      	cbnz	r3, 800b170 <_printf_float+0x1a0>
 800b16a:	6822      	ldr	r2, [r4, #0]
 800b16c:	07d0      	lsls	r0, r2, #31
 800b16e:	d502      	bpl.n	800b176 <_printf_float+0x1a6>
 800b170:	3301      	adds	r3, #1
 800b172:	440b      	add	r3, r1
 800b174:	6123      	str	r3, [r4, #16]
 800b176:	65a1      	str	r1, [r4, #88]	; 0x58
 800b178:	f04f 0900 	mov.w	r9, #0
 800b17c:	e7de      	b.n	800b13c <_printf_float+0x16c>
 800b17e:	b913      	cbnz	r3, 800b186 <_printf_float+0x1b6>
 800b180:	6822      	ldr	r2, [r4, #0]
 800b182:	07d2      	lsls	r2, r2, #31
 800b184:	d501      	bpl.n	800b18a <_printf_float+0x1ba>
 800b186:	3302      	adds	r3, #2
 800b188:	e7f4      	b.n	800b174 <_printf_float+0x1a4>
 800b18a:	2301      	movs	r3, #1
 800b18c:	e7f2      	b.n	800b174 <_printf_float+0x1a4>
 800b18e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b194:	4299      	cmp	r1, r3
 800b196:	db05      	blt.n	800b1a4 <_printf_float+0x1d4>
 800b198:	6823      	ldr	r3, [r4, #0]
 800b19a:	6121      	str	r1, [r4, #16]
 800b19c:	07d8      	lsls	r0, r3, #31
 800b19e:	d5ea      	bpl.n	800b176 <_printf_float+0x1a6>
 800b1a0:	1c4b      	adds	r3, r1, #1
 800b1a2:	e7e7      	b.n	800b174 <_printf_float+0x1a4>
 800b1a4:	2900      	cmp	r1, #0
 800b1a6:	bfd4      	ite	le
 800b1a8:	f1c1 0202 	rsble	r2, r1, #2
 800b1ac:	2201      	movgt	r2, #1
 800b1ae:	4413      	add	r3, r2
 800b1b0:	e7e0      	b.n	800b174 <_printf_float+0x1a4>
 800b1b2:	6823      	ldr	r3, [r4, #0]
 800b1b4:	055a      	lsls	r2, r3, #21
 800b1b6:	d407      	bmi.n	800b1c8 <_printf_float+0x1f8>
 800b1b8:	6923      	ldr	r3, [r4, #16]
 800b1ba:	4642      	mov	r2, r8
 800b1bc:	4631      	mov	r1, r6
 800b1be:	4628      	mov	r0, r5
 800b1c0:	47b8      	blx	r7
 800b1c2:	3001      	adds	r0, #1
 800b1c4:	d12c      	bne.n	800b220 <_printf_float+0x250>
 800b1c6:	e764      	b.n	800b092 <_printf_float+0xc2>
 800b1c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b1cc:	f240 80e0 	bls.w	800b390 <_printf_float+0x3c0>
 800b1d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	f7f5 fc76 	bl	8000ac8 <__aeabi_dcmpeq>
 800b1dc:	2800      	cmp	r0, #0
 800b1de:	d034      	beq.n	800b24a <_printf_float+0x27a>
 800b1e0:	4a37      	ldr	r2, [pc, #220]	; (800b2c0 <_printf_float+0x2f0>)
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	4631      	mov	r1, r6
 800b1e6:	4628      	mov	r0, r5
 800b1e8:	47b8      	blx	r7
 800b1ea:	3001      	adds	r0, #1
 800b1ec:	f43f af51 	beq.w	800b092 <_printf_float+0xc2>
 800b1f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b1f4:	429a      	cmp	r2, r3
 800b1f6:	db02      	blt.n	800b1fe <_printf_float+0x22e>
 800b1f8:	6823      	ldr	r3, [r4, #0]
 800b1fa:	07d8      	lsls	r0, r3, #31
 800b1fc:	d510      	bpl.n	800b220 <_printf_float+0x250>
 800b1fe:	ee18 3a10 	vmov	r3, s16
 800b202:	4652      	mov	r2, sl
 800b204:	4631      	mov	r1, r6
 800b206:	4628      	mov	r0, r5
 800b208:	47b8      	blx	r7
 800b20a:	3001      	adds	r0, #1
 800b20c:	f43f af41 	beq.w	800b092 <_printf_float+0xc2>
 800b210:	f04f 0800 	mov.w	r8, #0
 800b214:	f104 091a 	add.w	r9, r4, #26
 800b218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b21a:	3b01      	subs	r3, #1
 800b21c:	4543      	cmp	r3, r8
 800b21e:	dc09      	bgt.n	800b234 <_printf_float+0x264>
 800b220:	6823      	ldr	r3, [r4, #0]
 800b222:	079b      	lsls	r3, r3, #30
 800b224:	f100 8105 	bmi.w	800b432 <_printf_float+0x462>
 800b228:	68e0      	ldr	r0, [r4, #12]
 800b22a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b22c:	4298      	cmp	r0, r3
 800b22e:	bfb8      	it	lt
 800b230:	4618      	movlt	r0, r3
 800b232:	e730      	b.n	800b096 <_printf_float+0xc6>
 800b234:	2301      	movs	r3, #1
 800b236:	464a      	mov	r2, r9
 800b238:	4631      	mov	r1, r6
 800b23a:	4628      	mov	r0, r5
 800b23c:	47b8      	blx	r7
 800b23e:	3001      	adds	r0, #1
 800b240:	f43f af27 	beq.w	800b092 <_printf_float+0xc2>
 800b244:	f108 0801 	add.w	r8, r8, #1
 800b248:	e7e6      	b.n	800b218 <_printf_float+0x248>
 800b24a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	dc39      	bgt.n	800b2c4 <_printf_float+0x2f4>
 800b250:	4a1b      	ldr	r2, [pc, #108]	; (800b2c0 <_printf_float+0x2f0>)
 800b252:	2301      	movs	r3, #1
 800b254:	4631      	mov	r1, r6
 800b256:	4628      	mov	r0, r5
 800b258:	47b8      	blx	r7
 800b25a:	3001      	adds	r0, #1
 800b25c:	f43f af19 	beq.w	800b092 <_printf_float+0xc2>
 800b260:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b264:	4313      	orrs	r3, r2
 800b266:	d102      	bne.n	800b26e <_printf_float+0x29e>
 800b268:	6823      	ldr	r3, [r4, #0]
 800b26a:	07d9      	lsls	r1, r3, #31
 800b26c:	d5d8      	bpl.n	800b220 <_printf_float+0x250>
 800b26e:	ee18 3a10 	vmov	r3, s16
 800b272:	4652      	mov	r2, sl
 800b274:	4631      	mov	r1, r6
 800b276:	4628      	mov	r0, r5
 800b278:	47b8      	blx	r7
 800b27a:	3001      	adds	r0, #1
 800b27c:	f43f af09 	beq.w	800b092 <_printf_float+0xc2>
 800b280:	f04f 0900 	mov.w	r9, #0
 800b284:	f104 0a1a 	add.w	sl, r4, #26
 800b288:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b28a:	425b      	negs	r3, r3
 800b28c:	454b      	cmp	r3, r9
 800b28e:	dc01      	bgt.n	800b294 <_printf_float+0x2c4>
 800b290:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b292:	e792      	b.n	800b1ba <_printf_float+0x1ea>
 800b294:	2301      	movs	r3, #1
 800b296:	4652      	mov	r2, sl
 800b298:	4631      	mov	r1, r6
 800b29a:	4628      	mov	r0, r5
 800b29c:	47b8      	blx	r7
 800b29e:	3001      	adds	r0, #1
 800b2a0:	f43f aef7 	beq.w	800b092 <_printf_float+0xc2>
 800b2a4:	f109 0901 	add.w	r9, r9, #1
 800b2a8:	e7ee      	b.n	800b288 <_printf_float+0x2b8>
 800b2aa:	bf00      	nop
 800b2ac:	7fefffff 	.word	0x7fefffff
 800b2b0:	0800e318 	.word	0x0800e318
 800b2b4:	0800e31c 	.word	0x0800e31c
 800b2b8:	0800e324 	.word	0x0800e324
 800b2bc:	0800e320 	.word	0x0800e320
 800b2c0:	0800e328 	.word	0x0800e328
 800b2c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b2c8:	429a      	cmp	r2, r3
 800b2ca:	bfa8      	it	ge
 800b2cc:	461a      	movge	r2, r3
 800b2ce:	2a00      	cmp	r2, #0
 800b2d0:	4691      	mov	r9, r2
 800b2d2:	dc37      	bgt.n	800b344 <_printf_float+0x374>
 800b2d4:	f04f 0b00 	mov.w	fp, #0
 800b2d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b2dc:	f104 021a 	add.w	r2, r4, #26
 800b2e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b2e2:	9305      	str	r3, [sp, #20]
 800b2e4:	eba3 0309 	sub.w	r3, r3, r9
 800b2e8:	455b      	cmp	r3, fp
 800b2ea:	dc33      	bgt.n	800b354 <_printf_float+0x384>
 800b2ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b2f0:	429a      	cmp	r2, r3
 800b2f2:	db3b      	blt.n	800b36c <_printf_float+0x39c>
 800b2f4:	6823      	ldr	r3, [r4, #0]
 800b2f6:	07da      	lsls	r2, r3, #31
 800b2f8:	d438      	bmi.n	800b36c <_printf_float+0x39c>
 800b2fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2fc:	9a05      	ldr	r2, [sp, #20]
 800b2fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b300:	1a9a      	subs	r2, r3, r2
 800b302:	eba3 0901 	sub.w	r9, r3, r1
 800b306:	4591      	cmp	r9, r2
 800b308:	bfa8      	it	ge
 800b30a:	4691      	movge	r9, r2
 800b30c:	f1b9 0f00 	cmp.w	r9, #0
 800b310:	dc35      	bgt.n	800b37e <_printf_float+0x3ae>
 800b312:	f04f 0800 	mov.w	r8, #0
 800b316:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b31a:	f104 0a1a 	add.w	sl, r4, #26
 800b31e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b322:	1a9b      	subs	r3, r3, r2
 800b324:	eba3 0309 	sub.w	r3, r3, r9
 800b328:	4543      	cmp	r3, r8
 800b32a:	f77f af79 	ble.w	800b220 <_printf_float+0x250>
 800b32e:	2301      	movs	r3, #1
 800b330:	4652      	mov	r2, sl
 800b332:	4631      	mov	r1, r6
 800b334:	4628      	mov	r0, r5
 800b336:	47b8      	blx	r7
 800b338:	3001      	adds	r0, #1
 800b33a:	f43f aeaa 	beq.w	800b092 <_printf_float+0xc2>
 800b33e:	f108 0801 	add.w	r8, r8, #1
 800b342:	e7ec      	b.n	800b31e <_printf_float+0x34e>
 800b344:	4613      	mov	r3, r2
 800b346:	4631      	mov	r1, r6
 800b348:	4642      	mov	r2, r8
 800b34a:	4628      	mov	r0, r5
 800b34c:	47b8      	blx	r7
 800b34e:	3001      	adds	r0, #1
 800b350:	d1c0      	bne.n	800b2d4 <_printf_float+0x304>
 800b352:	e69e      	b.n	800b092 <_printf_float+0xc2>
 800b354:	2301      	movs	r3, #1
 800b356:	4631      	mov	r1, r6
 800b358:	4628      	mov	r0, r5
 800b35a:	9205      	str	r2, [sp, #20]
 800b35c:	47b8      	blx	r7
 800b35e:	3001      	adds	r0, #1
 800b360:	f43f ae97 	beq.w	800b092 <_printf_float+0xc2>
 800b364:	9a05      	ldr	r2, [sp, #20]
 800b366:	f10b 0b01 	add.w	fp, fp, #1
 800b36a:	e7b9      	b.n	800b2e0 <_printf_float+0x310>
 800b36c:	ee18 3a10 	vmov	r3, s16
 800b370:	4652      	mov	r2, sl
 800b372:	4631      	mov	r1, r6
 800b374:	4628      	mov	r0, r5
 800b376:	47b8      	blx	r7
 800b378:	3001      	adds	r0, #1
 800b37a:	d1be      	bne.n	800b2fa <_printf_float+0x32a>
 800b37c:	e689      	b.n	800b092 <_printf_float+0xc2>
 800b37e:	9a05      	ldr	r2, [sp, #20]
 800b380:	464b      	mov	r3, r9
 800b382:	4442      	add	r2, r8
 800b384:	4631      	mov	r1, r6
 800b386:	4628      	mov	r0, r5
 800b388:	47b8      	blx	r7
 800b38a:	3001      	adds	r0, #1
 800b38c:	d1c1      	bne.n	800b312 <_printf_float+0x342>
 800b38e:	e680      	b.n	800b092 <_printf_float+0xc2>
 800b390:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b392:	2a01      	cmp	r2, #1
 800b394:	dc01      	bgt.n	800b39a <_printf_float+0x3ca>
 800b396:	07db      	lsls	r3, r3, #31
 800b398:	d538      	bpl.n	800b40c <_printf_float+0x43c>
 800b39a:	2301      	movs	r3, #1
 800b39c:	4642      	mov	r2, r8
 800b39e:	4631      	mov	r1, r6
 800b3a0:	4628      	mov	r0, r5
 800b3a2:	47b8      	blx	r7
 800b3a4:	3001      	adds	r0, #1
 800b3a6:	f43f ae74 	beq.w	800b092 <_printf_float+0xc2>
 800b3aa:	ee18 3a10 	vmov	r3, s16
 800b3ae:	4652      	mov	r2, sl
 800b3b0:	4631      	mov	r1, r6
 800b3b2:	4628      	mov	r0, r5
 800b3b4:	47b8      	blx	r7
 800b3b6:	3001      	adds	r0, #1
 800b3b8:	f43f ae6b 	beq.w	800b092 <_printf_float+0xc2>
 800b3bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	f7f5 fb80 	bl	8000ac8 <__aeabi_dcmpeq>
 800b3c8:	b9d8      	cbnz	r0, 800b402 <_printf_float+0x432>
 800b3ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3cc:	f108 0201 	add.w	r2, r8, #1
 800b3d0:	3b01      	subs	r3, #1
 800b3d2:	4631      	mov	r1, r6
 800b3d4:	4628      	mov	r0, r5
 800b3d6:	47b8      	blx	r7
 800b3d8:	3001      	adds	r0, #1
 800b3da:	d10e      	bne.n	800b3fa <_printf_float+0x42a>
 800b3dc:	e659      	b.n	800b092 <_printf_float+0xc2>
 800b3de:	2301      	movs	r3, #1
 800b3e0:	4652      	mov	r2, sl
 800b3e2:	4631      	mov	r1, r6
 800b3e4:	4628      	mov	r0, r5
 800b3e6:	47b8      	blx	r7
 800b3e8:	3001      	adds	r0, #1
 800b3ea:	f43f ae52 	beq.w	800b092 <_printf_float+0xc2>
 800b3ee:	f108 0801 	add.w	r8, r8, #1
 800b3f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3f4:	3b01      	subs	r3, #1
 800b3f6:	4543      	cmp	r3, r8
 800b3f8:	dcf1      	bgt.n	800b3de <_printf_float+0x40e>
 800b3fa:	464b      	mov	r3, r9
 800b3fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b400:	e6dc      	b.n	800b1bc <_printf_float+0x1ec>
 800b402:	f04f 0800 	mov.w	r8, #0
 800b406:	f104 0a1a 	add.w	sl, r4, #26
 800b40a:	e7f2      	b.n	800b3f2 <_printf_float+0x422>
 800b40c:	2301      	movs	r3, #1
 800b40e:	4642      	mov	r2, r8
 800b410:	e7df      	b.n	800b3d2 <_printf_float+0x402>
 800b412:	2301      	movs	r3, #1
 800b414:	464a      	mov	r2, r9
 800b416:	4631      	mov	r1, r6
 800b418:	4628      	mov	r0, r5
 800b41a:	47b8      	blx	r7
 800b41c:	3001      	adds	r0, #1
 800b41e:	f43f ae38 	beq.w	800b092 <_printf_float+0xc2>
 800b422:	f108 0801 	add.w	r8, r8, #1
 800b426:	68e3      	ldr	r3, [r4, #12]
 800b428:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b42a:	1a5b      	subs	r3, r3, r1
 800b42c:	4543      	cmp	r3, r8
 800b42e:	dcf0      	bgt.n	800b412 <_printf_float+0x442>
 800b430:	e6fa      	b.n	800b228 <_printf_float+0x258>
 800b432:	f04f 0800 	mov.w	r8, #0
 800b436:	f104 0919 	add.w	r9, r4, #25
 800b43a:	e7f4      	b.n	800b426 <_printf_float+0x456>

0800b43c <_printf_common>:
 800b43c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b440:	4616      	mov	r6, r2
 800b442:	4699      	mov	r9, r3
 800b444:	688a      	ldr	r2, [r1, #8]
 800b446:	690b      	ldr	r3, [r1, #16]
 800b448:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b44c:	4293      	cmp	r3, r2
 800b44e:	bfb8      	it	lt
 800b450:	4613      	movlt	r3, r2
 800b452:	6033      	str	r3, [r6, #0]
 800b454:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b458:	4607      	mov	r7, r0
 800b45a:	460c      	mov	r4, r1
 800b45c:	b10a      	cbz	r2, 800b462 <_printf_common+0x26>
 800b45e:	3301      	adds	r3, #1
 800b460:	6033      	str	r3, [r6, #0]
 800b462:	6823      	ldr	r3, [r4, #0]
 800b464:	0699      	lsls	r1, r3, #26
 800b466:	bf42      	ittt	mi
 800b468:	6833      	ldrmi	r3, [r6, #0]
 800b46a:	3302      	addmi	r3, #2
 800b46c:	6033      	strmi	r3, [r6, #0]
 800b46e:	6825      	ldr	r5, [r4, #0]
 800b470:	f015 0506 	ands.w	r5, r5, #6
 800b474:	d106      	bne.n	800b484 <_printf_common+0x48>
 800b476:	f104 0a19 	add.w	sl, r4, #25
 800b47a:	68e3      	ldr	r3, [r4, #12]
 800b47c:	6832      	ldr	r2, [r6, #0]
 800b47e:	1a9b      	subs	r3, r3, r2
 800b480:	42ab      	cmp	r3, r5
 800b482:	dc26      	bgt.n	800b4d2 <_printf_common+0x96>
 800b484:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b488:	1e13      	subs	r3, r2, #0
 800b48a:	6822      	ldr	r2, [r4, #0]
 800b48c:	bf18      	it	ne
 800b48e:	2301      	movne	r3, #1
 800b490:	0692      	lsls	r2, r2, #26
 800b492:	d42b      	bmi.n	800b4ec <_printf_common+0xb0>
 800b494:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b498:	4649      	mov	r1, r9
 800b49a:	4638      	mov	r0, r7
 800b49c:	47c0      	blx	r8
 800b49e:	3001      	adds	r0, #1
 800b4a0:	d01e      	beq.n	800b4e0 <_printf_common+0xa4>
 800b4a2:	6823      	ldr	r3, [r4, #0]
 800b4a4:	68e5      	ldr	r5, [r4, #12]
 800b4a6:	6832      	ldr	r2, [r6, #0]
 800b4a8:	f003 0306 	and.w	r3, r3, #6
 800b4ac:	2b04      	cmp	r3, #4
 800b4ae:	bf08      	it	eq
 800b4b0:	1aad      	subeq	r5, r5, r2
 800b4b2:	68a3      	ldr	r3, [r4, #8]
 800b4b4:	6922      	ldr	r2, [r4, #16]
 800b4b6:	bf0c      	ite	eq
 800b4b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b4bc:	2500      	movne	r5, #0
 800b4be:	4293      	cmp	r3, r2
 800b4c0:	bfc4      	itt	gt
 800b4c2:	1a9b      	subgt	r3, r3, r2
 800b4c4:	18ed      	addgt	r5, r5, r3
 800b4c6:	2600      	movs	r6, #0
 800b4c8:	341a      	adds	r4, #26
 800b4ca:	42b5      	cmp	r5, r6
 800b4cc:	d11a      	bne.n	800b504 <_printf_common+0xc8>
 800b4ce:	2000      	movs	r0, #0
 800b4d0:	e008      	b.n	800b4e4 <_printf_common+0xa8>
 800b4d2:	2301      	movs	r3, #1
 800b4d4:	4652      	mov	r2, sl
 800b4d6:	4649      	mov	r1, r9
 800b4d8:	4638      	mov	r0, r7
 800b4da:	47c0      	blx	r8
 800b4dc:	3001      	adds	r0, #1
 800b4de:	d103      	bne.n	800b4e8 <_printf_common+0xac>
 800b4e0:	f04f 30ff 	mov.w	r0, #4294967295
 800b4e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4e8:	3501      	adds	r5, #1
 800b4ea:	e7c6      	b.n	800b47a <_printf_common+0x3e>
 800b4ec:	18e1      	adds	r1, r4, r3
 800b4ee:	1c5a      	adds	r2, r3, #1
 800b4f0:	2030      	movs	r0, #48	; 0x30
 800b4f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b4f6:	4422      	add	r2, r4
 800b4f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b4fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b500:	3302      	adds	r3, #2
 800b502:	e7c7      	b.n	800b494 <_printf_common+0x58>
 800b504:	2301      	movs	r3, #1
 800b506:	4622      	mov	r2, r4
 800b508:	4649      	mov	r1, r9
 800b50a:	4638      	mov	r0, r7
 800b50c:	47c0      	blx	r8
 800b50e:	3001      	adds	r0, #1
 800b510:	d0e6      	beq.n	800b4e0 <_printf_common+0xa4>
 800b512:	3601      	adds	r6, #1
 800b514:	e7d9      	b.n	800b4ca <_printf_common+0x8e>
	...

0800b518 <_printf_i>:
 800b518:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b51c:	7e0f      	ldrb	r7, [r1, #24]
 800b51e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b520:	2f78      	cmp	r7, #120	; 0x78
 800b522:	4691      	mov	r9, r2
 800b524:	4680      	mov	r8, r0
 800b526:	460c      	mov	r4, r1
 800b528:	469a      	mov	sl, r3
 800b52a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b52e:	d807      	bhi.n	800b540 <_printf_i+0x28>
 800b530:	2f62      	cmp	r7, #98	; 0x62
 800b532:	d80a      	bhi.n	800b54a <_printf_i+0x32>
 800b534:	2f00      	cmp	r7, #0
 800b536:	f000 80d8 	beq.w	800b6ea <_printf_i+0x1d2>
 800b53a:	2f58      	cmp	r7, #88	; 0x58
 800b53c:	f000 80a3 	beq.w	800b686 <_printf_i+0x16e>
 800b540:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b544:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b548:	e03a      	b.n	800b5c0 <_printf_i+0xa8>
 800b54a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b54e:	2b15      	cmp	r3, #21
 800b550:	d8f6      	bhi.n	800b540 <_printf_i+0x28>
 800b552:	a101      	add	r1, pc, #4	; (adr r1, 800b558 <_printf_i+0x40>)
 800b554:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b558:	0800b5b1 	.word	0x0800b5b1
 800b55c:	0800b5c5 	.word	0x0800b5c5
 800b560:	0800b541 	.word	0x0800b541
 800b564:	0800b541 	.word	0x0800b541
 800b568:	0800b541 	.word	0x0800b541
 800b56c:	0800b541 	.word	0x0800b541
 800b570:	0800b5c5 	.word	0x0800b5c5
 800b574:	0800b541 	.word	0x0800b541
 800b578:	0800b541 	.word	0x0800b541
 800b57c:	0800b541 	.word	0x0800b541
 800b580:	0800b541 	.word	0x0800b541
 800b584:	0800b6d1 	.word	0x0800b6d1
 800b588:	0800b5f5 	.word	0x0800b5f5
 800b58c:	0800b6b3 	.word	0x0800b6b3
 800b590:	0800b541 	.word	0x0800b541
 800b594:	0800b541 	.word	0x0800b541
 800b598:	0800b6f3 	.word	0x0800b6f3
 800b59c:	0800b541 	.word	0x0800b541
 800b5a0:	0800b5f5 	.word	0x0800b5f5
 800b5a4:	0800b541 	.word	0x0800b541
 800b5a8:	0800b541 	.word	0x0800b541
 800b5ac:	0800b6bb 	.word	0x0800b6bb
 800b5b0:	682b      	ldr	r3, [r5, #0]
 800b5b2:	1d1a      	adds	r2, r3, #4
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	602a      	str	r2, [r5, #0]
 800b5b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b5bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b5c0:	2301      	movs	r3, #1
 800b5c2:	e0a3      	b.n	800b70c <_printf_i+0x1f4>
 800b5c4:	6820      	ldr	r0, [r4, #0]
 800b5c6:	6829      	ldr	r1, [r5, #0]
 800b5c8:	0606      	lsls	r6, r0, #24
 800b5ca:	f101 0304 	add.w	r3, r1, #4
 800b5ce:	d50a      	bpl.n	800b5e6 <_printf_i+0xce>
 800b5d0:	680e      	ldr	r6, [r1, #0]
 800b5d2:	602b      	str	r3, [r5, #0]
 800b5d4:	2e00      	cmp	r6, #0
 800b5d6:	da03      	bge.n	800b5e0 <_printf_i+0xc8>
 800b5d8:	232d      	movs	r3, #45	; 0x2d
 800b5da:	4276      	negs	r6, r6
 800b5dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b5e0:	485e      	ldr	r0, [pc, #376]	; (800b75c <_printf_i+0x244>)
 800b5e2:	230a      	movs	r3, #10
 800b5e4:	e019      	b.n	800b61a <_printf_i+0x102>
 800b5e6:	680e      	ldr	r6, [r1, #0]
 800b5e8:	602b      	str	r3, [r5, #0]
 800b5ea:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b5ee:	bf18      	it	ne
 800b5f0:	b236      	sxthne	r6, r6
 800b5f2:	e7ef      	b.n	800b5d4 <_printf_i+0xbc>
 800b5f4:	682b      	ldr	r3, [r5, #0]
 800b5f6:	6820      	ldr	r0, [r4, #0]
 800b5f8:	1d19      	adds	r1, r3, #4
 800b5fa:	6029      	str	r1, [r5, #0]
 800b5fc:	0601      	lsls	r1, r0, #24
 800b5fe:	d501      	bpl.n	800b604 <_printf_i+0xec>
 800b600:	681e      	ldr	r6, [r3, #0]
 800b602:	e002      	b.n	800b60a <_printf_i+0xf2>
 800b604:	0646      	lsls	r6, r0, #25
 800b606:	d5fb      	bpl.n	800b600 <_printf_i+0xe8>
 800b608:	881e      	ldrh	r6, [r3, #0]
 800b60a:	4854      	ldr	r0, [pc, #336]	; (800b75c <_printf_i+0x244>)
 800b60c:	2f6f      	cmp	r7, #111	; 0x6f
 800b60e:	bf0c      	ite	eq
 800b610:	2308      	moveq	r3, #8
 800b612:	230a      	movne	r3, #10
 800b614:	2100      	movs	r1, #0
 800b616:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b61a:	6865      	ldr	r5, [r4, #4]
 800b61c:	60a5      	str	r5, [r4, #8]
 800b61e:	2d00      	cmp	r5, #0
 800b620:	bfa2      	ittt	ge
 800b622:	6821      	ldrge	r1, [r4, #0]
 800b624:	f021 0104 	bicge.w	r1, r1, #4
 800b628:	6021      	strge	r1, [r4, #0]
 800b62a:	b90e      	cbnz	r6, 800b630 <_printf_i+0x118>
 800b62c:	2d00      	cmp	r5, #0
 800b62e:	d04d      	beq.n	800b6cc <_printf_i+0x1b4>
 800b630:	4615      	mov	r5, r2
 800b632:	fbb6 f1f3 	udiv	r1, r6, r3
 800b636:	fb03 6711 	mls	r7, r3, r1, r6
 800b63a:	5dc7      	ldrb	r7, [r0, r7]
 800b63c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b640:	4637      	mov	r7, r6
 800b642:	42bb      	cmp	r3, r7
 800b644:	460e      	mov	r6, r1
 800b646:	d9f4      	bls.n	800b632 <_printf_i+0x11a>
 800b648:	2b08      	cmp	r3, #8
 800b64a:	d10b      	bne.n	800b664 <_printf_i+0x14c>
 800b64c:	6823      	ldr	r3, [r4, #0]
 800b64e:	07de      	lsls	r6, r3, #31
 800b650:	d508      	bpl.n	800b664 <_printf_i+0x14c>
 800b652:	6923      	ldr	r3, [r4, #16]
 800b654:	6861      	ldr	r1, [r4, #4]
 800b656:	4299      	cmp	r1, r3
 800b658:	bfde      	ittt	le
 800b65a:	2330      	movle	r3, #48	; 0x30
 800b65c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b660:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b664:	1b52      	subs	r2, r2, r5
 800b666:	6122      	str	r2, [r4, #16]
 800b668:	f8cd a000 	str.w	sl, [sp]
 800b66c:	464b      	mov	r3, r9
 800b66e:	aa03      	add	r2, sp, #12
 800b670:	4621      	mov	r1, r4
 800b672:	4640      	mov	r0, r8
 800b674:	f7ff fee2 	bl	800b43c <_printf_common>
 800b678:	3001      	adds	r0, #1
 800b67a:	d14c      	bne.n	800b716 <_printf_i+0x1fe>
 800b67c:	f04f 30ff 	mov.w	r0, #4294967295
 800b680:	b004      	add	sp, #16
 800b682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b686:	4835      	ldr	r0, [pc, #212]	; (800b75c <_printf_i+0x244>)
 800b688:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b68c:	6829      	ldr	r1, [r5, #0]
 800b68e:	6823      	ldr	r3, [r4, #0]
 800b690:	f851 6b04 	ldr.w	r6, [r1], #4
 800b694:	6029      	str	r1, [r5, #0]
 800b696:	061d      	lsls	r5, r3, #24
 800b698:	d514      	bpl.n	800b6c4 <_printf_i+0x1ac>
 800b69a:	07df      	lsls	r7, r3, #31
 800b69c:	bf44      	itt	mi
 800b69e:	f043 0320 	orrmi.w	r3, r3, #32
 800b6a2:	6023      	strmi	r3, [r4, #0]
 800b6a4:	b91e      	cbnz	r6, 800b6ae <_printf_i+0x196>
 800b6a6:	6823      	ldr	r3, [r4, #0]
 800b6a8:	f023 0320 	bic.w	r3, r3, #32
 800b6ac:	6023      	str	r3, [r4, #0]
 800b6ae:	2310      	movs	r3, #16
 800b6b0:	e7b0      	b.n	800b614 <_printf_i+0xfc>
 800b6b2:	6823      	ldr	r3, [r4, #0]
 800b6b4:	f043 0320 	orr.w	r3, r3, #32
 800b6b8:	6023      	str	r3, [r4, #0]
 800b6ba:	2378      	movs	r3, #120	; 0x78
 800b6bc:	4828      	ldr	r0, [pc, #160]	; (800b760 <_printf_i+0x248>)
 800b6be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b6c2:	e7e3      	b.n	800b68c <_printf_i+0x174>
 800b6c4:	0659      	lsls	r1, r3, #25
 800b6c6:	bf48      	it	mi
 800b6c8:	b2b6      	uxthmi	r6, r6
 800b6ca:	e7e6      	b.n	800b69a <_printf_i+0x182>
 800b6cc:	4615      	mov	r5, r2
 800b6ce:	e7bb      	b.n	800b648 <_printf_i+0x130>
 800b6d0:	682b      	ldr	r3, [r5, #0]
 800b6d2:	6826      	ldr	r6, [r4, #0]
 800b6d4:	6961      	ldr	r1, [r4, #20]
 800b6d6:	1d18      	adds	r0, r3, #4
 800b6d8:	6028      	str	r0, [r5, #0]
 800b6da:	0635      	lsls	r5, r6, #24
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	d501      	bpl.n	800b6e4 <_printf_i+0x1cc>
 800b6e0:	6019      	str	r1, [r3, #0]
 800b6e2:	e002      	b.n	800b6ea <_printf_i+0x1d2>
 800b6e4:	0670      	lsls	r0, r6, #25
 800b6e6:	d5fb      	bpl.n	800b6e0 <_printf_i+0x1c8>
 800b6e8:	8019      	strh	r1, [r3, #0]
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	6123      	str	r3, [r4, #16]
 800b6ee:	4615      	mov	r5, r2
 800b6f0:	e7ba      	b.n	800b668 <_printf_i+0x150>
 800b6f2:	682b      	ldr	r3, [r5, #0]
 800b6f4:	1d1a      	adds	r2, r3, #4
 800b6f6:	602a      	str	r2, [r5, #0]
 800b6f8:	681d      	ldr	r5, [r3, #0]
 800b6fa:	6862      	ldr	r2, [r4, #4]
 800b6fc:	2100      	movs	r1, #0
 800b6fe:	4628      	mov	r0, r5
 800b700:	f7f4 fd6e 	bl	80001e0 <memchr>
 800b704:	b108      	cbz	r0, 800b70a <_printf_i+0x1f2>
 800b706:	1b40      	subs	r0, r0, r5
 800b708:	6060      	str	r0, [r4, #4]
 800b70a:	6863      	ldr	r3, [r4, #4]
 800b70c:	6123      	str	r3, [r4, #16]
 800b70e:	2300      	movs	r3, #0
 800b710:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b714:	e7a8      	b.n	800b668 <_printf_i+0x150>
 800b716:	6923      	ldr	r3, [r4, #16]
 800b718:	462a      	mov	r2, r5
 800b71a:	4649      	mov	r1, r9
 800b71c:	4640      	mov	r0, r8
 800b71e:	47d0      	blx	sl
 800b720:	3001      	adds	r0, #1
 800b722:	d0ab      	beq.n	800b67c <_printf_i+0x164>
 800b724:	6823      	ldr	r3, [r4, #0]
 800b726:	079b      	lsls	r3, r3, #30
 800b728:	d413      	bmi.n	800b752 <_printf_i+0x23a>
 800b72a:	68e0      	ldr	r0, [r4, #12]
 800b72c:	9b03      	ldr	r3, [sp, #12]
 800b72e:	4298      	cmp	r0, r3
 800b730:	bfb8      	it	lt
 800b732:	4618      	movlt	r0, r3
 800b734:	e7a4      	b.n	800b680 <_printf_i+0x168>
 800b736:	2301      	movs	r3, #1
 800b738:	4632      	mov	r2, r6
 800b73a:	4649      	mov	r1, r9
 800b73c:	4640      	mov	r0, r8
 800b73e:	47d0      	blx	sl
 800b740:	3001      	adds	r0, #1
 800b742:	d09b      	beq.n	800b67c <_printf_i+0x164>
 800b744:	3501      	adds	r5, #1
 800b746:	68e3      	ldr	r3, [r4, #12]
 800b748:	9903      	ldr	r1, [sp, #12]
 800b74a:	1a5b      	subs	r3, r3, r1
 800b74c:	42ab      	cmp	r3, r5
 800b74e:	dcf2      	bgt.n	800b736 <_printf_i+0x21e>
 800b750:	e7eb      	b.n	800b72a <_printf_i+0x212>
 800b752:	2500      	movs	r5, #0
 800b754:	f104 0619 	add.w	r6, r4, #25
 800b758:	e7f5      	b.n	800b746 <_printf_i+0x22e>
 800b75a:	bf00      	nop
 800b75c:	0800e32a 	.word	0x0800e32a
 800b760:	0800e33b 	.word	0x0800e33b

0800b764 <setbuf>:
 800b764:	2900      	cmp	r1, #0
 800b766:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b76a:	bf0c      	ite	eq
 800b76c:	2202      	moveq	r2, #2
 800b76e:	2200      	movne	r2, #0
 800b770:	f000 b800 	b.w	800b774 <setvbuf>

0800b774 <setvbuf>:
 800b774:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b778:	461d      	mov	r5, r3
 800b77a:	4b5d      	ldr	r3, [pc, #372]	; (800b8f0 <setvbuf+0x17c>)
 800b77c:	681f      	ldr	r7, [r3, #0]
 800b77e:	4604      	mov	r4, r0
 800b780:	460e      	mov	r6, r1
 800b782:	4690      	mov	r8, r2
 800b784:	b127      	cbz	r7, 800b790 <setvbuf+0x1c>
 800b786:	69bb      	ldr	r3, [r7, #24]
 800b788:	b913      	cbnz	r3, 800b790 <setvbuf+0x1c>
 800b78a:	4638      	mov	r0, r7
 800b78c:	f001 f86c 	bl	800c868 <__sinit>
 800b790:	4b58      	ldr	r3, [pc, #352]	; (800b8f4 <setvbuf+0x180>)
 800b792:	429c      	cmp	r4, r3
 800b794:	d167      	bne.n	800b866 <setvbuf+0xf2>
 800b796:	687c      	ldr	r4, [r7, #4]
 800b798:	f1b8 0f02 	cmp.w	r8, #2
 800b79c:	d006      	beq.n	800b7ac <setvbuf+0x38>
 800b79e:	f1b8 0f01 	cmp.w	r8, #1
 800b7a2:	f200 809f 	bhi.w	800b8e4 <setvbuf+0x170>
 800b7a6:	2d00      	cmp	r5, #0
 800b7a8:	f2c0 809c 	blt.w	800b8e4 <setvbuf+0x170>
 800b7ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b7ae:	07db      	lsls	r3, r3, #31
 800b7b0:	d405      	bmi.n	800b7be <setvbuf+0x4a>
 800b7b2:	89a3      	ldrh	r3, [r4, #12]
 800b7b4:	0598      	lsls	r0, r3, #22
 800b7b6:	d402      	bmi.n	800b7be <setvbuf+0x4a>
 800b7b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b7ba:	f001 f8f8 	bl	800c9ae <__retarget_lock_acquire_recursive>
 800b7be:	4621      	mov	r1, r4
 800b7c0:	4638      	mov	r0, r7
 800b7c2:	f000 ffbd 	bl	800c740 <_fflush_r>
 800b7c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b7c8:	b141      	cbz	r1, 800b7dc <setvbuf+0x68>
 800b7ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b7ce:	4299      	cmp	r1, r3
 800b7d0:	d002      	beq.n	800b7d8 <setvbuf+0x64>
 800b7d2:	4638      	mov	r0, r7
 800b7d4:	f001 fd02 	bl	800d1dc <_free_r>
 800b7d8:	2300      	movs	r3, #0
 800b7da:	6363      	str	r3, [r4, #52]	; 0x34
 800b7dc:	2300      	movs	r3, #0
 800b7de:	61a3      	str	r3, [r4, #24]
 800b7e0:	6063      	str	r3, [r4, #4]
 800b7e2:	89a3      	ldrh	r3, [r4, #12]
 800b7e4:	0619      	lsls	r1, r3, #24
 800b7e6:	d503      	bpl.n	800b7f0 <setvbuf+0x7c>
 800b7e8:	6921      	ldr	r1, [r4, #16]
 800b7ea:	4638      	mov	r0, r7
 800b7ec:	f001 fcf6 	bl	800d1dc <_free_r>
 800b7f0:	89a3      	ldrh	r3, [r4, #12]
 800b7f2:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800b7f6:	f023 0303 	bic.w	r3, r3, #3
 800b7fa:	f1b8 0f02 	cmp.w	r8, #2
 800b7fe:	81a3      	strh	r3, [r4, #12]
 800b800:	d06c      	beq.n	800b8dc <setvbuf+0x168>
 800b802:	ab01      	add	r3, sp, #4
 800b804:	466a      	mov	r2, sp
 800b806:	4621      	mov	r1, r4
 800b808:	4638      	mov	r0, r7
 800b80a:	f001 f8d2 	bl	800c9b2 <__swhatbuf_r>
 800b80e:	89a3      	ldrh	r3, [r4, #12]
 800b810:	4318      	orrs	r0, r3
 800b812:	81a0      	strh	r0, [r4, #12]
 800b814:	2d00      	cmp	r5, #0
 800b816:	d130      	bne.n	800b87a <setvbuf+0x106>
 800b818:	9d00      	ldr	r5, [sp, #0]
 800b81a:	4628      	mov	r0, r5
 800b81c:	f001 f92e 	bl	800ca7c <malloc>
 800b820:	4606      	mov	r6, r0
 800b822:	2800      	cmp	r0, #0
 800b824:	d155      	bne.n	800b8d2 <setvbuf+0x15e>
 800b826:	f8dd 9000 	ldr.w	r9, [sp]
 800b82a:	45a9      	cmp	r9, r5
 800b82c:	d14a      	bne.n	800b8c4 <setvbuf+0x150>
 800b82e:	f04f 35ff 	mov.w	r5, #4294967295
 800b832:	2200      	movs	r2, #0
 800b834:	60a2      	str	r2, [r4, #8]
 800b836:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800b83a:	6022      	str	r2, [r4, #0]
 800b83c:	6122      	str	r2, [r4, #16]
 800b83e:	2201      	movs	r2, #1
 800b840:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b844:	6162      	str	r2, [r4, #20]
 800b846:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b848:	f043 0302 	orr.w	r3, r3, #2
 800b84c:	07d2      	lsls	r2, r2, #31
 800b84e:	81a3      	strh	r3, [r4, #12]
 800b850:	d405      	bmi.n	800b85e <setvbuf+0xea>
 800b852:	f413 7f00 	tst.w	r3, #512	; 0x200
 800b856:	d102      	bne.n	800b85e <setvbuf+0xea>
 800b858:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b85a:	f001 f8a9 	bl	800c9b0 <__retarget_lock_release_recursive>
 800b85e:	4628      	mov	r0, r5
 800b860:	b003      	add	sp, #12
 800b862:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b866:	4b24      	ldr	r3, [pc, #144]	; (800b8f8 <setvbuf+0x184>)
 800b868:	429c      	cmp	r4, r3
 800b86a:	d101      	bne.n	800b870 <setvbuf+0xfc>
 800b86c:	68bc      	ldr	r4, [r7, #8]
 800b86e:	e793      	b.n	800b798 <setvbuf+0x24>
 800b870:	4b22      	ldr	r3, [pc, #136]	; (800b8fc <setvbuf+0x188>)
 800b872:	429c      	cmp	r4, r3
 800b874:	bf08      	it	eq
 800b876:	68fc      	ldreq	r4, [r7, #12]
 800b878:	e78e      	b.n	800b798 <setvbuf+0x24>
 800b87a:	2e00      	cmp	r6, #0
 800b87c:	d0cd      	beq.n	800b81a <setvbuf+0xa6>
 800b87e:	69bb      	ldr	r3, [r7, #24]
 800b880:	b913      	cbnz	r3, 800b888 <setvbuf+0x114>
 800b882:	4638      	mov	r0, r7
 800b884:	f000 fff0 	bl	800c868 <__sinit>
 800b888:	f1b8 0f01 	cmp.w	r8, #1
 800b88c:	bf08      	it	eq
 800b88e:	89a3      	ldrheq	r3, [r4, #12]
 800b890:	6026      	str	r6, [r4, #0]
 800b892:	bf04      	itt	eq
 800b894:	f043 0301 	orreq.w	r3, r3, #1
 800b898:	81a3      	strheq	r3, [r4, #12]
 800b89a:	89a2      	ldrh	r2, [r4, #12]
 800b89c:	f012 0308 	ands.w	r3, r2, #8
 800b8a0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800b8a4:	d01c      	beq.n	800b8e0 <setvbuf+0x16c>
 800b8a6:	07d3      	lsls	r3, r2, #31
 800b8a8:	bf41      	itttt	mi
 800b8aa:	2300      	movmi	r3, #0
 800b8ac:	426d      	negmi	r5, r5
 800b8ae:	60a3      	strmi	r3, [r4, #8]
 800b8b0:	61a5      	strmi	r5, [r4, #24]
 800b8b2:	bf58      	it	pl
 800b8b4:	60a5      	strpl	r5, [r4, #8]
 800b8b6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800b8b8:	f015 0501 	ands.w	r5, r5, #1
 800b8bc:	d115      	bne.n	800b8ea <setvbuf+0x176>
 800b8be:	f412 7f00 	tst.w	r2, #512	; 0x200
 800b8c2:	e7c8      	b.n	800b856 <setvbuf+0xe2>
 800b8c4:	4648      	mov	r0, r9
 800b8c6:	f001 f8d9 	bl	800ca7c <malloc>
 800b8ca:	4606      	mov	r6, r0
 800b8cc:	2800      	cmp	r0, #0
 800b8ce:	d0ae      	beq.n	800b82e <setvbuf+0xba>
 800b8d0:	464d      	mov	r5, r9
 800b8d2:	89a3      	ldrh	r3, [r4, #12]
 800b8d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b8d8:	81a3      	strh	r3, [r4, #12]
 800b8da:	e7d0      	b.n	800b87e <setvbuf+0x10a>
 800b8dc:	2500      	movs	r5, #0
 800b8de:	e7a8      	b.n	800b832 <setvbuf+0xbe>
 800b8e0:	60a3      	str	r3, [r4, #8]
 800b8e2:	e7e8      	b.n	800b8b6 <setvbuf+0x142>
 800b8e4:	f04f 35ff 	mov.w	r5, #4294967295
 800b8e8:	e7b9      	b.n	800b85e <setvbuf+0xea>
 800b8ea:	2500      	movs	r5, #0
 800b8ec:	e7b7      	b.n	800b85e <setvbuf+0xea>
 800b8ee:	bf00      	nop
 800b8f0:	20000010 	.word	0x20000010
 800b8f4:	0800e3fc 	.word	0x0800e3fc
 800b8f8:	0800e41c 	.word	0x0800e41c
 800b8fc:	0800e3dc 	.word	0x0800e3dc

0800b900 <_vsiprintf_r>:
 800b900:	b500      	push	{lr}
 800b902:	b09b      	sub	sp, #108	; 0x6c
 800b904:	9100      	str	r1, [sp, #0]
 800b906:	9104      	str	r1, [sp, #16]
 800b908:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b90c:	9105      	str	r1, [sp, #20]
 800b90e:	9102      	str	r1, [sp, #8]
 800b910:	4905      	ldr	r1, [pc, #20]	; (800b928 <_vsiprintf_r+0x28>)
 800b912:	9103      	str	r1, [sp, #12]
 800b914:	4669      	mov	r1, sp
 800b916:	f001 fd9d 	bl	800d454 <_svfiprintf_r>
 800b91a:	9b00      	ldr	r3, [sp, #0]
 800b91c:	2200      	movs	r2, #0
 800b91e:	701a      	strb	r2, [r3, #0]
 800b920:	b01b      	add	sp, #108	; 0x6c
 800b922:	f85d fb04 	ldr.w	pc, [sp], #4
 800b926:	bf00      	nop
 800b928:	ffff0208 	.word	0xffff0208

0800b92c <vsiprintf>:
 800b92c:	4613      	mov	r3, r2
 800b92e:	460a      	mov	r2, r1
 800b930:	4601      	mov	r1, r0
 800b932:	4802      	ldr	r0, [pc, #8]	; (800b93c <vsiprintf+0x10>)
 800b934:	6800      	ldr	r0, [r0, #0]
 800b936:	f7ff bfe3 	b.w	800b900 <_vsiprintf_r>
 800b93a:	bf00      	nop
 800b93c:	20000010 	.word	0x20000010

0800b940 <quorem>:
 800b940:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b944:	6903      	ldr	r3, [r0, #16]
 800b946:	690c      	ldr	r4, [r1, #16]
 800b948:	42a3      	cmp	r3, r4
 800b94a:	4607      	mov	r7, r0
 800b94c:	f2c0 8081 	blt.w	800ba52 <quorem+0x112>
 800b950:	3c01      	subs	r4, #1
 800b952:	f101 0814 	add.w	r8, r1, #20
 800b956:	f100 0514 	add.w	r5, r0, #20
 800b95a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b95e:	9301      	str	r3, [sp, #4]
 800b960:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b964:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b968:	3301      	adds	r3, #1
 800b96a:	429a      	cmp	r2, r3
 800b96c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b970:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b974:	fbb2 f6f3 	udiv	r6, r2, r3
 800b978:	d331      	bcc.n	800b9de <quorem+0x9e>
 800b97a:	f04f 0e00 	mov.w	lr, #0
 800b97e:	4640      	mov	r0, r8
 800b980:	46ac      	mov	ip, r5
 800b982:	46f2      	mov	sl, lr
 800b984:	f850 2b04 	ldr.w	r2, [r0], #4
 800b988:	b293      	uxth	r3, r2
 800b98a:	fb06 e303 	mla	r3, r6, r3, lr
 800b98e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b992:	b29b      	uxth	r3, r3
 800b994:	ebaa 0303 	sub.w	r3, sl, r3
 800b998:	f8dc a000 	ldr.w	sl, [ip]
 800b99c:	0c12      	lsrs	r2, r2, #16
 800b99e:	fa13 f38a 	uxtah	r3, r3, sl
 800b9a2:	fb06 e202 	mla	r2, r6, r2, lr
 800b9a6:	9300      	str	r3, [sp, #0]
 800b9a8:	9b00      	ldr	r3, [sp, #0]
 800b9aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b9ae:	b292      	uxth	r2, r2
 800b9b0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b9b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b9b8:	f8bd 3000 	ldrh.w	r3, [sp]
 800b9bc:	4581      	cmp	r9, r0
 800b9be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b9c2:	f84c 3b04 	str.w	r3, [ip], #4
 800b9c6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b9ca:	d2db      	bcs.n	800b984 <quorem+0x44>
 800b9cc:	f855 300b 	ldr.w	r3, [r5, fp]
 800b9d0:	b92b      	cbnz	r3, 800b9de <quorem+0x9e>
 800b9d2:	9b01      	ldr	r3, [sp, #4]
 800b9d4:	3b04      	subs	r3, #4
 800b9d6:	429d      	cmp	r5, r3
 800b9d8:	461a      	mov	r2, r3
 800b9da:	d32e      	bcc.n	800ba3a <quorem+0xfa>
 800b9dc:	613c      	str	r4, [r7, #16]
 800b9de:	4638      	mov	r0, r7
 800b9e0:	f001 fae4 	bl	800cfac <__mcmp>
 800b9e4:	2800      	cmp	r0, #0
 800b9e6:	db24      	blt.n	800ba32 <quorem+0xf2>
 800b9e8:	3601      	adds	r6, #1
 800b9ea:	4628      	mov	r0, r5
 800b9ec:	f04f 0c00 	mov.w	ip, #0
 800b9f0:	f858 2b04 	ldr.w	r2, [r8], #4
 800b9f4:	f8d0 e000 	ldr.w	lr, [r0]
 800b9f8:	b293      	uxth	r3, r2
 800b9fa:	ebac 0303 	sub.w	r3, ip, r3
 800b9fe:	0c12      	lsrs	r2, r2, #16
 800ba00:	fa13 f38e 	uxtah	r3, r3, lr
 800ba04:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ba08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ba0c:	b29b      	uxth	r3, r3
 800ba0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ba12:	45c1      	cmp	r9, r8
 800ba14:	f840 3b04 	str.w	r3, [r0], #4
 800ba18:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ba1c:	d2e8      	bcs.n	800b9f0 <quorem+0xb0>
 800ba1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba26:	b922      	cbnz	r2, 800ba32 <quorem+0xf2>
 800ba28:	3b04      	subs	r3, #4
 800ba2a:	429d      	cmp	r5, r3
 800ba2c:	461a      	mov	r2, r3
 800ba2e:	d30a      	bcc.n	800ba46 <quorem+0x106>
 800ba30:	613c      	str	r4, [r7, #16]
 800ba32:	4630      	mov	r0, r6
 800ba34:	b003      	add	sp, #12
 800ba36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba3a:	6812      	ldr	r2, [r2, #0]
 800ba3c:	3b04      	subs	r3, #4
 800ba3e:	2a00      	cmp	r2, #0
 800ba40:	d1cc      	bne.n	800b9dc <quorem+0x9c>
 800ba42:	3c01      	subs	r4, #1
 800ba44:	e7c7      	b.n	800b9d6 <quorem+0x96>
 800ba46:	6812      	ldr	r2, [r2, #0]
 800ba48:	3b04      	subs	r3, #4
 800ba4a:	2a00      	cmp	r2, #0
 800ba4c:	d1f0      	bne.n	800ba30 <quorem+0xf0>
 800ba4e:	3c01      	subs	r4, #1
 800ba50:	e7eb      	b.n	800ba2a <quorem+0xea>
 800ba52:	2000      	movs	r0, #0
 800ba54:	e7ee      	b.n	800ba34 <quorem+0xf4>
	...

0800ba58 <_dtoa_r>:
 800ba58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba5c:	ed2d 8b04 	vpush	{d8-d9}
 800ba60:	ec57 6b10 	vmov	r6, r7, d0
 800ba64:	b093      	sub	sp, #76	; 0x4c
 800ba66:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ba68:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ba6c:	9106      	str	r1, [sp, #24]
 800ba6e:	ee10 aa10 	vmov	sl, s0
 800ba72:	4604      	mov	r4, r0
 800ba74:	9209      	str	r2, [sp, #36]	; 0x24
 800ba76:	930c      	str	r3, [sp, #48]	; 0x30
 800ba78:	46bb      	mov	fp, r7
 800ba7a:	b975      	cbnz	r5, 800ba9a <_dtoa_r+0x42>
 800ba7c:	2010      	movs	r0, #16
 800ba7e:	f000 fffd 	bl	800ca7c <malloc>
 800ba82:	4602      	mov	r2, r0
 800ba84:	6260      	str	r0, [r4, #36]	; 0x24
 800ba86:	b920      	cbnz	r0, 800ba92 <_dtoa_r+0x3a>
 800ba88:	4ba7      	ldr	r3, [pc, #668]	; (800bd28 <_dtoa_r+0x2d0>)
 800ba8a:	21ea      	movs	r1, #234	; 0xea
 800ba8c:	48a7      	ldr	r0, [pc, #668]	; (800bd2c <_dtoa_r+0x2d4>)
 800ba8e:	f001 fe47 	bl	800d720 <__assert_func>
 800ba92:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ba96:	6005      	str	r5, [r0, #0]
 800ba98:	60c5      	str	r5, [r0, #12]
 800ba9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ba9c:	6819      	ldr	r1, [r3, #0]
 800ba9e:	b151      	cbz	r1, 800bab6 <_dtoa_r+0x5e>
 800baa0:	685a      	ldr	r2, [r3, #4]
 800baa2:	604a      	str	r2, [r1, #4]
 800baa4:	2301      	movs	r3, #1
 800baa6:	4093      	lsls	r3, r2
 800baa8:	608b      	str	r3, [r1, #8]
 800baaa:	4620      	mov	r0, r4
 800baac:	f001 f83c 	bl	800cb28 <_Bfree>
 800bab0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bab2:	2200      	movs	r2, #0
 800bab4:	601a      	str	r2, [r3, #0]
 800bab6:	1e3b      	subs	r3, r7, #0
 800bab8:	bfaa      	itet	ge
 800baba:	2300      	movge	r3, #0
 800babc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800bac0:	f8c8 3000 	strge.w	r3, [r8]
 800bac4:	4b9a      	ldr	r3, [pc, #616]	; (800bd30 <_dtoa_r+0x2d8>)
 800bac6:	bfbc      	itt	lt
 800bac8:	2201      	movlt	r2, #1
 800baca:	f8c8 2000 	strlt.w	r2, [r8]
 800bace:	ea33 030b 	bics.w	r3, r3, fp
 800bad2:	d11b      	bne.n	800bb0c <_dtoa_r+0xb4>
 800bad4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bad6:	f242 730f 	movw	r3, #9999	; 0x270f
 800bada:	6013      	str	r3, [r2, #0]
 800badc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bae0:	4333      	orrs	r3, r6
 800bae2:	f000 8592 	beq.w	800c60a <_dtoa_r+0xbb2>
 800bae6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bae8:	b963      	cbnz	r3, 800bb04 <_dtoa_r+0xac>
 800baea:	4b92      	ldr	r3, [pc, #584]	; (800bd34 <_dtoa_r+0x2dc>)
 800baec:	e022      	b.n	800bb34 <_dtoa_r+0xdc>
 800baee:	4b92      	ldr	r3, [pc, #584]	; (800bd38 <_dtoa_r+0x2e0>)
 800baf0:	9301      	str	r3, [sp, #4]
 800baf2:	3308      	adds	r3, #8
 800baf4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800baf6:	6013      	str	r3, [r2, #0]
 800baf8:	9801      	ldr	r0, [sp, #4]
 800bafa:	b013      	add	sp, #76	; 0x4c
 800bafc:	ecbd 8b04 	vpop	{d8-d9}
 800bb00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb04:	4b8b      	ldr	r3, [pc, #556]	; (800bd34 <_dtoa_r+0x2dc>)
 800bb06:	9301      	str	r3, [sp, #4]
 800bb08:	3303      	adds	r3, #3
 800bb0a:	e7f3      	b.n	800baf4 <_dtoa_r+0x9c>
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	2300      	movs	r3, #0
 800bb10:	4650      	mov	r0, sl
 800bb12:	4659      	mov	r1, fp
 800bb14:	f7f4 ffd8 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb18:	ec4b ab19 	vmov	d9, sl, fp
 800bb1c:	4680      	mov	r8, r0
 800bb1e:	b158      	cbz	r0, 800bb38 <_dtoa_r+0xe0>
 800bb20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bb22:	2301      	movs	r3, #1
 800bb24:	6013      	str	r3, [r2, #0]
 800bb26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	f000 856b 	beq.w	800c604 <_dtoa_r+0xbac>
 800bb2e:	4883      	ldr	r0, [pc, #524]	; (800bd3c <_dtoa_r+0x2e4>)
 800bb30:	6018      	str	r0, [r3, #0]
 800bb32:	1e43      	subs	r3, r0, #1
 800bb34:	9301      	str	r3, [sp, #4]
 800bb36:	e7df      	b.n	800baf8 <_dtoa_r+0xa0>
 800bb38:	ec4b ab10 	vmov	d0, sl, fp
 800bb3c:	aa10      	add	r2, sp, #64	; 0x40
 800bb3e:	a911      	add	r1, sp, #68	; 0x44
 800bb40:	4620      	mov	r0, r4
 800bb42:	f001 fad9 	bl	800d0f8 <__d2b>
 800bb46:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800bb4a:	ee08 0a10 	vmov	s16, r0
 800bb4e:	2d00      	cmp	r5, #0
 800bb50:	f000 8084 	beq.w	800bc5c <_dtoa_r+0x204>
 800bb54:	ee19 3a90 	vmov	r3, s19
 800bb58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bb5c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800bb60:	4656      	mov	r6, sl
 800bb62:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800bb66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bb6a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800bb6e:	4b74      	ldr	r3, [pc, #464]	; (800bd40 <_dtoa_r+0x2e8>)
 800bb70:	2200      	movs	r2, #0
 800bb72:	4630      	mov	r0, r6
 800bb74:	4639      	mov	r1, r7
 800bb76:	f7f4 fb87 	bl	8000288 <__aeabi_dsub>
 800bb7a:	a365      	add	r3, pc, #404	; (adr r3, 800bd10 <_dtoa_r+0x2b8>)
 800bb7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb80:	f7f4 fd3a 	bl	80005f8 <__aeabi_dmul>
 800bb84:	a364      	add	r3, pc, #400	; (adr r3, 800bd18 <_dtoa_r+0x2c0>)
 800bb86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb8a:	f7f4 fb7f 	bl	800028c <__adddf3>
 800bb8e:	4606      	mov	r6, r0
 800bb90:	4628      	mov	r0, r5
 800bb92:	460f      	mov	r7, r1
 800bb94:	f7f4 fcc6 	bl	8000524 <__aeabi_i2d>
 800bb98:	a361      	add	r3, pc, #388	; (adr r3, 800bd20 <_dtoa_r+0x2c8>)
 800bb9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb9e:	f7f4 fd2b 	bl	80005f8 <__aeabi_dmul>
 800bba2:	4602      	mov	r2, r0
 800bba4:	460b      	mov	r3, r1
 800bba6:	4630      	mov	r0, r6
 800bba8:	4639      	mov	r1, r7
 800bbaa:	f7f4 fb6f 	bl	800028c <__adddf3>
 800bbae:	4606      	mov	r6, r0
 800bbb0:	460f      	mov	r7, r1
 800bbb2:	f7f4 ffd1 	bl	8000b58 <__aeabi_d2iz>
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	9000      	str	r0, [sp, #0]
 800bbba:	2300      	movs	r3, #0
 800bbbc:	4630      	mov	r0, r6
 800bbbe:	4639      	mov	r1, r7
 800bbc0:	f7f4 ff8c 	bl	8000adc <__aeabi_dcmplt>
 800bbc4:	b150      	cbz	r0, 800bbdc <_dtoa_r+0x184>
 800bbc6:	9800      	ldr	r0, [sp, #0]
 800bbc8:	f7f4 fcac 	bl	8000524 <__aeabi_i2d>
 800bbcc:	4632      	mov	r2, r6
 800bbce:	463b      	mov	r3, r7
 800bbd0:	f7f4 ff7a 	bl	8000ac8 <__aeabi_dcmpeq>
 800bbd4:	b910      	cbnz	r0, 800bbdc <_dtoa_r+0x184>
 800bbd6:	9b00      	ldr	r3, [sp, #0]
 800bbd8:	3b01      	subs	r3, #1
 800bbda:	9300      	str	r3, [sp, #0]
 800bbdc:	9b00      	ldr	r3, [sp, #0]
 800bbde:	2b16      	cmp	r3, #22
 800bbe0:	d85a      	bhi.n	800bc98 <_dtoa_r+0x240>
 800bbe2:	9a00      	ldr	r2, [sp, #0]
 800bbe4:	4b57      	ldr	r3, [pc, #348]	; (800bd44 <_dtoa_r+0x2ec>)
 800bbe6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bbea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbee:	ec51 0b19 	vmov	r0, r1, d9
 800bbf2:	f7f4 ff73 	bl	8000adc <__aeabi_dcmplt>
 800bbf6:	2800      	cmp	r0, #0
 800bbf8:	d050      	beq.n	800bc9c <_dtoa_r+0x244>
 800bbfa:	9b00      	ldr	r3, [sp, #0]
 800bbfc:	3b01      	subs	r3, #1
 800bbfe:	9300      	str	r3, [sp, #0]
 800bc00:	2300      	movs	r3, #0
 800bc02:	930b      	str	r3, [sp, #44]	; 0x2c
 800bc04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bc06:	1b5d      	subs	r5, r3, r5
 800bc08:	1e6b      	subs	r3, r5, #1
 800bc0a:	9305      	str	r3, [sp, #20]
 800bc0c:	bf45      	ittet	mi
 800bc0e:	f1c5 0301 	rsbmi	r3, r5, #1
 800bc12:	9304      	strmi	r3, [sp, #16]
 800bc14:	2300      	movpl	r3, #0
 800bc16:	2300      	movmi	r3, #0
 800bc18:	bf4c      	ite	mi
 800bc1a:	9305      	strmi	r3, [sp, #20]
 800bc1c:	9304      	strpl	r3, [sp, #16]
 800bc1e:	9b00      	ldr	r3, [sp, #0]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	db3d      	blt.n	800bca0 <_dtoa_r+0x248>
 800bc24:	9b05      	ldr	r3, [sp, #20]
 800bc26:	9a00      	ldr	r2, [sp, #0]
 800bc28:	920a      	str	r2, [sp, #40]	; 0x28
 800bc2a:	4413      	add	r3, r2
 800bc2c:	9305      	str	r3, [sp, #20]
 800bc2e:	2300      	movs	r3, #0
 800bc30:	9307      	str	r3, [sp, #28]
 800bc32:	9b06      	ldr	r3, [sp, #24]
 800bc34:	2b09      	cmp	r3, #9
 800bc36:	f200 8089 	bhi.w	800bd4c <_dtoa_r+0x2f4>
 800bc3a:	2b05      	cmp	r3, #5
 800bc3c:	bfc4      	itt	gt
 800bc3e:	3b04      	subgt	r3, #4
 800bc40:	9306      	strgt	r3, [sp, #24]
 800bc42:	9b06      	ldr	r3, [sp, #24]
 800bc44:	f1a3 0302 	sub.w	r3, r3, #2
 800bc48:	bfcc      	ite	gt
 800bc4a:	2500      	movgt	r5, #0
 800bc4c:	2501      	movle	r5, #1
 800bc4e:	2b03      	cmp	r3, #3
 800bc50:	f200 8087 	bhi.w	800bd62 <_dtoa_r+0x30a>
 800bc54:	e8df f003 	tbb	[pc, r3]
 800bc58:	59383a2d 	.word	0x59383a2d
 800bc5c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bc60:	441d      	add	r5, r3
 800bc62:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bc66:	2b20      	cmp	r3, #32
 800bc68:	bfc1      	itttt	gt
 800bc6a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bc6e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800bc72:	fa0b f303 	lslgt.w	r3, fp, r3
 800bc76:	fa26 f000 	lsrgt.w	r0, r6, r0
 800bc7a:	bfda      	itte	le
 800bc7c:	f1c3 0320 	rsble	r3, r3, #32
 800bc80:	fa06 f003 	lslle.w	r0, r6, r3
 800bc84:	4318      	orrgt	r0, r3
 800bc86:	f7f4 fc3d 	bl	8000504 <__aeabi_ui2d>
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	4606      	mov	r6, r0
 800bc8e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800bc92:	3d01      	subs	r5, #1
 800bc94:	930e      	str	r3, [sp, #56]	; 0x38
 800bc96:	e76a      	b.n	800bb6e <_dtoa_r+0x116>
 800bc98:	2301      	movs	r3, #1
 800bc9a:	e7b2      	b.n	800bc02 <_dtoa_r+0x1aa>
 800bc9c:	900b      	str	r0, [sp, #44]	; 0x2c
 800bc9e:	e7b1      	b.n	800bc04 <_dtoa_r+0x1ac>
 800bca0:	9b04      	ldr	r3, [sp, #16]
 800bca2:	9a00      	ldr	r2, [sp, #0]
 800bca4:	1a9b      	subs	r3, r3, r2
 800bca6:	9304      	str	r3, [sp, #16]
 800bca8:	4253      	negs	r3, r2
 800bcaa:	9307      	str	r3, [sp, #28]
 800bcac:	2300      	movs	r3, #0
 800bcae:	930a      	str	r3, [sp, #40]	; 0x28
 800bcb0:	e7bf      	b.n	800bc32 <_dtoa_r+0x1da>
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	9308      	str	r3, [sp, #32]
 800bcb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	dc55      	bgt.n	800bd68 <_dtoa_r+0x310>
 800bcbc:	2301      	movs	r3, #1
 800bcbe:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bcc2:	461a      	mov	r2, r3
 800bcc4:	9209      	str	r2, [sp, #36]	; 0x24
 800bcc6:	e00c      	b.n	800bce2 <_dtoa_r+0x28a>
 800bcc8:	2301      	movs	r3, #1
 800bcca:	e7f3      	b.n	800bcb4 <_dtoa_r+0x25c>
 800bccc:	2300      	movs	r3, #0
 800bcce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bcd0:	9308      	str	r3, [sp, #32]
 800bcd2:	9b00      	ldr	r3, [sp, #0]
 800bcd4:	4413      	add	r3, r2
 800bcd6:	9302      	str	r3, [sp, #8]
 800bcd8:	3301      	adds	r3, #1
 800bcda:	2b01      	cmp	r3, #1
 800bcdc:	9303      	str	r3, [sp, #12]
 800bcde:	bfb8      	it	lt
 800bce0:	2301      	movlt	r3, #1
 800bce2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bce4:	2200      	movs	r2, #0
 800bce6:	6042      	str	r2, [r0, #4]
 800bce8:	2204      	movs	r2, #4
 800bcea:	f102 0614 	add.w	r6, r2, #20
 800bcee:	429e      	cmp	r6, r3
 800bcf0:	6841      	ldr	r1, [r0, #4]
 800bcf2:	d93d      	bls.n	800bd70 <_dtoa_r+0x318>
 800bcf4:	4620      	mov	r0, r4
 800bcf6:	f000 fed7 	bl	800caa8 <_Balloc>
 800bcfa:	9001      	str	r0, [sp, #4]
 800bcfc:	2800      	cmp	r0, #0
 800bcfe:	d13b      	bne.n	800bd78 <_dtoa_r+0x320>
 800bd00:	4b11      	ldr	r3, [pc, #68]	; (800bd48 <_dtoa_r+0x2f0>)
 800bd02:	4602      	mov	r2, r0
 800bd04:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bd08:	e6c0      	b.n	800ba8c <_dtoa_r+0x34>
 800bd0a:	2301      	movs	r3, #1
 800bd0c:	e7df      	b.n	800bcce <_dtoa_r+0x276>
 800bd0e:	bf00      	nop
 800bd10:	636f4361 	.word	0x636f4361
 800bd14:	3fd287a7 	.word	0x3fd287a7
 800bd18:	8b60c8b3 	.word	0x8b60c8b3
 800bd1c:	3fc68a28 	.word	0x3fc68a28
 800bd20:	509f79fb 	.word	0x509f79fb
 800bd24:	3fd34413 	.word	0x3fd34413
 800bd28:	0800e359 	.word	0x0800e359
 800bd2c:	0800e370 	.word	0x0800e370
 800bd30:	7ff00000 	.word	0x7ff00000
 800bd34:	0800e355 	.word	0x0800e355
 800bd38:	0800e34c 	.word	0x0800e34c
 800bd3c:	0800e329 	.word	0x0800e329
 800bd40:	3ff80000 	.word	0x3ff80000
 800bd44:	0800e4c0 	.word	0x0800e4c0
 800bd48:	0800e3cb 	.word	0x0800e3cb
 800bd4c:	2501      	movs	r5, #1
 800bd4e:	2300      	movs	r3, #0
 800bd50:	9306      	str	r3, [sp, #24]
 800bd52:	9508      	str	r5, [sp, #32]
 800bd54:	f04f 33ff 	mov.w	r3, #4294967295
 800bd58:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	2312      	movs	r3, #18
 800bd60:	e7b0      	b.n	800bcc4 <_dtoa_r+0x26c>
 800bd62:	2301      	movs	r3, #1
 800bd64:	9308      	str	r3, [sp, #32]
 800bd66:	e7f5      	b.n	800bd54 <_dtoa_r+0x2fc>
 800bd68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd6a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bd6e:	e7b8      	b.n	800bce2 <_dtoa_r+0x28a>
 800bd70:	3101      	adds	r1, #1
 800bd72:	6041      	str	r1, [r0, #4]
 800bd74:	0052      	lsls	r2, r2, #1
 800bd76:	e7b8      	b.n	800bcea <_dtoa_r+0x292>
 800bd78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd7a:	9a01      	ldr	r2, [sp, #4]
 800bd7c:	601a      	str	r2, [r3, #0]
 800bd7e:	9b03      	ldr	r3, [sp, #12]
 800bd80:	2b0e      	cmp	r3, #14
 800bd82:	f200 809d 	bhi.w	800bec0 <_dtoa_r+0x468>
 800bd86:	2d00      	cmp	r5, #0
 800bd88:	f000 809a 	beq.w	800bec0 <_dtoa_r+0x468>
 800bd8c:	9b00      	ldr	r3, [sp, #0]
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	dd32      	ble.n	800bdf8 <_dtoa_r+0x3a0>
 800bd92:	4ab7      	ldr	r2, [pc, #732]	; (800c070 <_dtoa_r+0x618>)
 800bd94:	f003 030f 	and.w	r3, r3, #15
 800bd98:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bd9c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bda0:	9b00      	ldr	r3, [sp, #0]
 800bda2:	05d8      	lsls	r0, r3, #23
 800bda4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800bda8:	d516      	bpl.n	800bdd8 <_dtoa_r+0x380>
 800bdaa:	4bb2      	ldr	r3, [pc, #712]	; (800c074 <_dtoa_r+0x61c>)
 800bdac:	ec51 0b19 	vmov	r0, r1, d9
 800bdb0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bdb4:	f7f4 fd4a 	bl	800084c <__aeabi_ddiv>
 800bdb8:	f007 070f 	and.w	r7, r7, #15
 800bdbc:	4682      	mov	sl, r0
 800bdbe:	468b      	mov	fp, r1
 800bdc0:	2503      	movs	r5, #3
 800bdc2:	4eac      	ldr	r6, [pc, #688]	; (800c074 <_dtoa_r+0x61c>)
 800bdc4:	b957      	cbnz	r7, 800bddc <_dtoa_r+0x384>
 800bdc6:	4642      	mov	r2, r8
 800bdc8:	464b      	mov	r3, r9
 800bdca:	4650      	mov	r0, sl
 800bdcc:	4659      	mov	r1, fp
 800bdce:	f7f4 fd3d 	bl	800084c <__aeabi_ddiv>
 800bdd2:	4682      	mov	sl, r0
 800bdd4:	468b      	mov	fp, r1
 800bdd6:	e028      	b.n	800be2a <_dtoa_r+0x3d2>
 800bdd8:	2502      	movs	r5, #2
 800bdda:	e7f2      	b.n	800bdc2 <_dtoa_r+0x36a>
 800bddc:	07f9      	lsls	r1, r7, #31
 800bdde:	d508      	bpl.n	800bdf2 <_dtoa_r+0x39a>
 800bde0:	4640      	mov	r0, r8
 800bde2:	4649      	mov	r1, r9
 800bde4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bde8:	f7f4 fc06 	bl	80005f8 <__aeabi_dmul>
 800bdec:	3501      	adds	r5, #1
 800bdee:	4680      	mov	r8, r0
 800bdf0:	4689      	mov	r9, r1
 800bdf2:	107f      	asrs	r7, r7, #1
 800bdf4:	3608      	adds	r6, #8
 800bdf6:	e7e5      	b.n	800bdc4 <_dtoa_r+0x36c>
 800bdf8:	f000 809b 	beq.w	800bf32 <_dtoa_r+0x4da>
 800bdfc:	9b00      	ldr	r3, [sp, #0]
 800bdfe:	4f9d      	ldr	r7, [pc, #628]	; (800c074 <_dtoa_r+0x61c>)
 800be00:	425e      	negs	r6, r3
 800be02:	4b9b      	ldr	r3, [pc, #620]	; (800c070 <_dtoa_r+0x618>)
 800be04:	f006 020f 	and.w	r2, r6, #15
 800be08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be10:	ec51 0b19 	vmov	r0, r1, d9
 800be14:	f7f4 fbf0 	bl	80005f8 <__aeabi_dmul>
 800be18:	1136      	asrs	r6, r6, #4
 800be1a:	4682      	mov	sl, r0
 800be1c:	468b      	mov	fp, r1
 800be1e:	2300      	movs	r3, #0
 800be20:	2502      	movs	r5, #2
 800be22:	2e00      	cmp	r6, #0
 800be24:	d17a      	bne.n	800bf1c <_dtoa_r+0x4c4>
 800be26:	2b00      	cmp	r3, #0
 800be28:	d1d3      	bne.n	800bdd2 <_dtoa_r+0x37a>
 800be2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	f000 8082 	beq.w	800bf36 <_dtoa_r+0x4de>
 800be32:	4b91      	ldr	r3, [pc, #580]	; (800c078 <_dtoa_r+0x620>)
 800be34:	2200      	movs	r2, #0
 800be36:	4650      	mov	r0, sl
 800be38:	4659      	mov	r1, fp
 800be3a:	f7f4 fe4f 	bl	8000adc <__aeabi_dcmplt>
 800be3e:	2800      	cmp	r0, #0
 800be40:	d079      	beq.n	800bf36 <_dtoa_r+0x4de>
 800be42:	9b03      	ldr	r3, [sp, #12]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d076      	beq.n	800bf36 <_dtoa_r+0x4de>
 800be48:	9b02      	ldr	r3, [sp, #8]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	dd36      	ble.n	800bebc <_dtoa_r+0x464>
 800be4e:	9b00      	ldr	r3, [sp, #0]
 800be50:	4650      	mov	r0, sl
 800be52:	4659      	mov	r1, fp
 800be54:	1e5f      	subs	r7, r3, #1
 800be56:	2200      	movs	r2, #0
 800be58:	4b88      	ldr	r3, [pc, #544]	; (800c07c <_dtoa_r+0x624>)
 800be5a:	f7f4 fbcd 	bl	80005f8 <__aeabi_dmul>
 800be5e:	9e02      	ldr	r6, [sp, #8]
 800be60:	4682      	mov	sl, r0
 800be62:	468b      	mov	fp, r1
 800be64:	3501      	adds	r5, #1
 800be66:	4628      	mov	r0, r5
 800be68:	f7f4 fb5c 	bl	8000524 <__aeabi_i2d>
 800be6c:	4652      	mov	r2, sl
 800be6e:	465b      	mov	r3, fp
 800be70:	f7f4 fbc2 	bl	80005f8 <__aeabi_dmul>
 800be74:	4b82      	ldr	r3, [pc, #520]	; (800c080 <_dtoa_r+0x628>)
 800be76:	2200      	movs	r2, #0
 800be78:	f7f4 fa08 	bl	800028c <__adddf3>
 800be7c:	46d0      	mov	r8, sl
 800be7e:	46d9      	mov	r9, fp
 800be80:	4682      	mov	sl, r0
 800be82:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800be86:	2e00      	cmp	r6, #0
 800be88:	d158      	bne.n	800bf3c <_dtoa_r+0x4e4>
 800be8a:	4b7e      	ldr	r3, [pc, #504]	; (800c084 <_dtoa_r+0x62c>)
 800be8c:	2200      	movs	r2, #0
 800be8e:	4640      	mov	r0, r8
 800be90:	4649      	mov	r1, r9
 800be92:	f7f4 f9f9 	bl	8000288 <__aeabi_dsub>
 800be96:	4652      	mov	r2, sl
 800be98:	465b      	mov	r3, fp
 800be9a:	4680      	mov	r8, r0
 800be9c:	4689      	mov	r9, r1
 800be9e:	f7f4 fe3b 	bl	8000b18 <__aeabi_dcmpgt>
 800bea2:	2800      	cmp	r0, #0
 800bea4:	f040 8295 	bne.w	800c3d2 <_dtoa_r+0x97a>
 800bea8:	4652      	mov	r2, sl
 800beaa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800beae:	4640      	mov	r0, r8
 800beb0:	4649      	mov	r1, r9
 800beb2:	f7f4 fe13 	bl	8000adc <__aeabi_dcmplt>
 800beb6:	2800      	cmp	r0, #0
 800beb8:	f040 8289 	bne.w	800c3ce <_dtoa_r+0x976>
 800bebc:	ec5b ab19 	vmov	sl, fp, d9
 800bec0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	f2c0 8148 	blt.w	800c158 <_dtoa_r+0x700>
 800bec8:	9a00      	ldr	r2, [sp, #0]
 800beca:	2a0e      	cmp	r2, #14
 800becc:	f300 8144 	bgt.w	800c158 <_dtoa_r+0x700>
 800bed0:	4b67      	ldr	r3, [pc, #412]	; (800c070 <_dtoa_r+0x618>)
 800bed2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bed6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800beda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bedc:	2b00      	cmp	r3, #0
 800bede:	f280 80d5 	bge.w	800c08c <_dtoa_r+0x634>
 800bee2:	9b03      	ldr	r3, [sp, #12]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	f300 80d1 	bgt.w	800c08c <_dtoa_r+0x634>
 800beea:	f040 826f 	bne.w	800c3cc <_dtoa_r+0x974>
 800beee:	4b65      	ldr	r3, [pc, #404]	; (800c084 <_dtoa_r+0x62c>)
 800bef0:	2200      	movs	r2, #0
 800bef2:	4640      	mov	r0, r8
 800bef4:	4649      	mov	r1, r9
 800bef6:	f7f4 fb7f 	bl	80005f8 <__aeabi_dmul>
 800befa:	4652      	mov	r2, sl
 800befc:	465b      	mov	r3, fp
 800befe:	f7f4 fe01 	bl	8000b04 <__aeabi_dcmpge>
 800bf02:	9e03      	ldr	r6, [sp, #12]
 800bf04:	4637      	mov	r7, r6
 800bf06:	2800      	cmp	r0, #0
 800bf08:	f040 8245 	bne.w	800c396 <_dtoa_r+0x93e>
 800bf0c:	9d01      	ldr	r5, [sp, #4]
 800bf0e:	2331      	movs	r3, #49	; 0x31
 800bf10:	f805 3b01 	strb.w	r3, [r5], #1
 800bf14:	9b00      	ldr	r3, [sp, #0]
 800bf16:	3301      	adds	r3, #1
 800bf18:	9300      	str	r3, [sp, #0]
 800bf1a:	e240      	b.n	800c39e <_dtoa_r+0x946>
 800bf1c:	07f2      	lsls	r2, r6, #31
 800bf1e:	d505      	bpl.n	800bf2c <_dtoa_r+0x4d4>
 800bf20:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf24:	f7f4 fb68 	bl	80005f8 <__aeabi_dmul>
 800bf28:	3501      	adds	r5, #1
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	1076      	asrs	r6, r6, #1
 800bf2e:	3708      	adds	r7, #8
 800bf30:	e777      	b.n	800be22 <_dtoa_r+0x3ca>
 800bf32:	2502      	movs	r5, #2
 800bf34:	e779      	b.n	800be2a <_dtoa_r+0x3d2>
 800bf36:	9f00      	ldr	r7, [sp, #0]
 800bf38:	9e03      	ldr	r6, [sp, #12]
 800bf3a:	e794      	b.n	800be66 <_dtoa_r+0x40e>
 800bf3c:	9901      	ldr	r1, [sp, #4]
 800bf3e:	4b4c      	ldr	r3, [pc, #304]	; (800c070 <_dtoa_r+0x618>)
 800bf40:	4431      	add	r1, r6
 800bf42:	910d      	str	r1, [sp, #52]	; 0x34
 800bf44:	9908      	ldr	r1, [sp, #32]
 800bf46:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bf4a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bf4e:	2900      	cmp	r1, #0
 800bf50:	d043      	beq.n	800bfda <_dtoa_r+0x582>
 800bf52:	494d      	ldr	r1, [pc, #308]	; (800c088 <_dtoa_r+0x630>)
 800bf54:	2000      	movs	r0, #0
 800bf56:	f7f4 fc79 	bl	800084c <__aeabi_ddiv>
 800bf5a:	4652      	mov	r2, sl
 800bf5c:	465b      	mov	r3, fp
 800bf5e:	f7f4 f993 	bl	8000288 <__aeabi_dsub>
 800bf62:	9d01      	ldr	r5, [sp, #4]
 800bf64:	4682      	mov	sl, r0
 800bf66:	468b      	mov	fp, r1
 800bf68:	4649      	mov	r1, r9
 800bf6a:	4640      	mov	r0, r8
 800bf6c:	f7f4 fdf4 	bl	8000b58 <__aeabi_d2iz>
 800bf70:	4606      	mov	r6, r0
 800bf72:	f7f4 fad7 	bl	8000524 <__aeabi_i2d>
 800bf76:	4602      	mov	r2, r0
 800bf78:	460b      	mov	r3, r1
 800bf7a:	4640      	mov	r0, r8
 800bf7c:	4649      	mov	r1, r9
 800bf7e:	f7f4 f983 	bl	8000288 <__aeabi_dsub>
 800bf82:	3630      	adds	r6, #48	; 0x30
 800bf84:	f805 6b01 	strb.w	r6, [r5], #1
 800bf88:	4652      	mov	r2, sl
 800bf8a:	465b      	mov	r3, fp
 800bf8c:	4680      	mov	r8, r0
 800bf8e:	4689      	mov	r9, r1
 800bf90:	f7f4 fda4 	bl	8000adc <__aeabi_dcmplt>
 800bf94:	2800      	cmp	r0, #0
 800bf96:	d163      	bne.n	800c060 <_dtoa_r+0x608>
 800bf98:	4642      	mov	r2, r8
 800bf9a:	464b      	mov	r3, r9
 800bf9c:	4936      	ldr	r1, [pc, #216]	; (800c078 <_dtoa_r+0x620>)
 800bf9e:	2000      	movs	r0, #0
 800bfa0:	f7f4 f972 	bl	8000288 <__aeabi_dsub>
 800bfa4:	4652      	mov	r2, sl
 800bfa6:	465b      	mov	r3, fp
 800bfa8:	f7f4 fd98 	bl	8000adc <__aeabi_dcmplt>
 800bfac:	2800      	cmp	r0, #0
 800bfae:	f040 80b5 	bne.w	800c11c <_dtoa_r+0x6c4>
 800bfb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bfb4:	429d      	cmp	r5, r3
 800bfb6:	d081      	beq.n	800bebc <_dtoa_r+0x464>
 800bfb8:	4b30      	ldr	r3, [pc, #192]	; (800c07c <_dtoa_r+0x624>)
 800bfba:	2200      	movs	r2, #0
 800bfbc:	4650      	mov	r0, sl
 800bfbe:	4659      	mov	r1, fp
 800bfc0:	f7f4 fb1a 	bl	80005f8 <__aeabi_dmul>
 800bfc4:	4b2d      	ldr	r3, [pc, #180]	; (800c07c <_dtoa_r+0x624>)
 800bfc6:	4682      	mov	sl, r0
 800bfc8:	468b      	mov	fp, r1
 800bfca:	4640      	mov	r0, r8
 800bfcc:	4649      	mov	r1, r9
 800bfce:	2200      	movs	r2, #0
 800bfd0:	f7f4 fb12 	bl	80005f8 <__aeabi_dmul>
 800bfd4:	4680      	mov	r8, r0
 800bfd6:	4689      	mov	r9, r1
 800bfd8:	e7c6      	b.n	800bf68 <_dtoa_r+0x510>
 800bfda:	4650      	mov	r0, sl
 800bfdc:	4659      	mov	r1, fp
 800bfde:	f7f4 fb0b 	bl	80005f8 <__aeabi_dmul>
 800bfe2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bfe4:	9d01      	ldr	r5, [sp, #4]
 800bfe6:	930f      	str	r3, [sp, #60]	; 0x3c
 800bfe8:	4682      	mov	sl, r0
 800bfea:	468b      	mov	fp, r1
 800bfec:	4649      	mov	r1, r9
 800bfee:	4640      	mov	r0, r8
 800bff0:	f7f4 fdb2 	bl	8000b58 <__aeabi_d2iz>
 800bff4:	4606      	mov	r6, r0
 800bff6:	f7f4 fa95 	bl	8000524 <__aeabi_i2d>
 800bffa:	3630      	adds	r6, #48	; 0x30
 800bffc:	4602      	mov	r2, r0
 800bffe:	460b      	mov	r3, r1
 800c000:	4640      	mov	r0, r8
 800c002:	4649      	mov	r1, r9
 800c004:	f7f4 f940 	bl	8000288 <__aeabi_dsub>
 800c008:	f805 6b01 	strb.w	r6, [r5], #1
 800c00c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c00e:	429d      	cmp	r5, r3
 800c010:	4680      	mov	r8, r0
 800c012:	4689      	mov	r9, r1
 800c014:	f04f 0200 	mov.w	r2, #0
 800c018:	d124      	bne.n	800c064 <_dtoa_r+0x60c>
 800c01a:	4b1b      	ldr	r3, [pc, #108]	; (800c088 <_dtoa_r+0x630>)
 800c01c:	4650      	mov	r0, sl
 800c01e:	4659      	mov	r1, fp
 800c020:	f7f4 f934 	bl	800028c <__adddf3>
 800c024:	4602      	mov	r2, r0
 800c026:	460b      	mov	r3, r1
 800c028:	4640      	mov	r0, r8
 800c02a:	4649      	mov	r1, r9
 800c02c:	f7f4 fd74 	bl	8000b18 <__aeabi_dcmpgt>
 800c030:	2800      	cmp	r0, #0
 800c032:	d173      	bne.n	800c11c <_dtoa_r+0x6c4>
 800c034:	4652      	mov	r2, sl
 800c036:	465b      	mov	r3, fp
 800c038:	4913      	ldr	r1, [pc, #76]	; (800c088 <_dtoa_r+0x630>)
 800c03a:	2000      	movs	r0, #0
 800c03c:	f7f4 f924 	bl	8000288 <__aeabi_dsub>
 800c040:	4602      	mov	r2, r0
 800c042:	460b      	mov	r3, r1
 800c044:	4640      	mov	r0, r8
 800c046:	4649      	mov	r1, r9
 800c048:	f7f4 fd48 	bl	8000adc <__aeabi_dcmplt>
 800c04c:	2800      	cmp	r0, #0
 800c04e:	f43f af35 	beq.w	800bebc <_dtoa_r+0x464>
 800c052:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c054:	1e6b      	subs	r3, r5, #1
 800c056:	930f      	str	r3, [sp, #60]	; 0x3c
 800c058:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c05c:	2b30      	cmp	r3, #48	; 0x30
 800c05e:	d0f8      	beq.n	800c052 <_dtoa_r+0x5fa>
 800c060:	9700      	str	r7, [sp, #0]
 800c062:	e049      	b.n	800c0f8 <_dtoa_r+0x6a0>
 800c064:	4b05      	ldr	r3, [pc, #20]	; (800c07c <_dtoa_r+0x624>)
 800c066:	f7f4 fac7 	bl	80005f8 <__aeabi_dmul>
 800c06a:	4680      	mov	r8, r0
 800c06c:	4689      	mov	r9, r1
 800c06e:	e7bd      	b.n	800bfec <_dtoa_r+0x594>
 800c070:	0800e4c0 	.word	0x0800e4c0
 800c074:	0800e498 	.word	0x0800e498
 800c078:	3ff00000 	.word	0x3ff00000
 800c07c:	40240000 	.word	0x40240000
 800c080:	401c0000 	.word	0x401c0000
 800c084:	40140000 	.word	0x40140000
 800c088:	3fe00000 	.word	0x3fe00000
 800c08c:	9d01      	ldr	r5, [sp, #4]
 800c08e:	4656      	mov	r6, sl
 800c090:	465f      	mov	r7, fp
 800c092:	4642      	mov	r2, r8
 800c094:	464b      	mov	r3, r9
 800c096:	4630      	mov	r0, r6
 800c098:	4639      	mov	r1, r7
 800c09a:	f7f4 fbd7 	bl	800084c <__aeabi_ddiv>
 800c09e:	f7f4 fd5b 	bl	8000b58 <__aeabi_d2iz>
 800c0a2:	4682      	mov	sl, r0
 800c0a4:	f7f4 fa3e 	bl	8000524 <__aeabi_i2d>
 800c0a8:	4642      	mov	r2, r8
 800c0aa:	464b      	mov	r3, r9
 800c0ac:	f7f4 faa4 	bl	80005f8 <__aeabi_dmul>
 800c0b0:	4602      	mov	r2, r0
 800c0b2:	460b      	mov	r3, r1
 800c0b4:	4630      	mov	r0, r6
 800c0b6:	4639      	mov	r1, r7
 800c0b8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c0bc:	f7f4 f8e4 	bl	8000288 <__aeabi_dsub>
 800c0c0:	f805 6b01 	strb.w	r6, [r5], #1
 800c0c4:	9e01      	ldr	r6, [sp, #4]
 800c0c6:	9f03      	ldr	r7, [sp, #12]
 800c0c8:	1bae      	subs	r6, r5, r6
 800c0ca:	42b7      	cmp	r7, r6
 800c0cc:	4602      	mov	r2, r0
 800c0ce:	460b      	mov	r3, r1
 800c0d0:	d135      	bne.n	800c13e <_dtoa_r+0x6e6>
 800c0d2:	f7f4 f8db 	bl	800028c <__adddf3>
 800c0d6:	4642      	mov	r2, r8
 800c0d8:	464b      	mov	r3, r9
 800c0da:	4606      	mov	r6, r0
 800c0dc:	460f      	mov	r7, r1
 800c0de:	f7f4 fd1b 	bl	8000b18 <__aeabi_dcmpgt>
 800c0e2:	b9d0      	cbnz	r0, 800c11a <_dtoa_r+0x6c2>
 800c0e4:	4642      	mov	r2, r8
 800c0e6:	464b      	mov	r3, r9
 800c0e8:	4630      	mov	r0, r6
 800c0ea:	4639      	mov	r1, r7
 800c0ec:	f7f4 fcec 	bl	8000ac8 <__aeabi_dcmpeq>
 800c0f0:	b110      	cbz	r0, 800c0f8 <_dtoa_r+0x6a0>
 800c0f2:	f01a 0f01 	tst.w	sl, #1
 800c0f6:	d110      	bne.n	800c11a <_dtoa_r+0x6c2>
 800c0f8:	4620      	mov	r0, r4
 800c0fa:	ee18 1a10 	vmov	r1, s16
 800c0fe:	f000 fd13 	bl	800cb28 <_Bfree>
 800c102:	2300      	movs	r3, #0
 800c104:	9800      	ldr	r0, [sp, #0]
 800c106:	702b      	strb	r3, [r5, #0]
 800c108:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c10a:	3001      	adds	r0, #1
 800c10c:	6018      	str	r0, [r3, #0]
 800c10e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c110:	2b00      	cmp	r3, #0
 800c112:	f43f acf1 	beq.w	800baf8 <_dtoa_r+0xa0>
 800c116:	601d      	str	r5, [r3, #0]
 800c118:	e4ee      	b.n	800baf8 <_dtoa_r+0xa0>
 800c11a:	9f00      	ldr	r7, [sp, #0]
 800c11c:	462b      	mov	r3, r5
 800c11e:	461d      	mov	r5, r3
 800c120:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c124:	2a39      	cmp	r2, #57	; 0x39
 800c126:	d106      	bne.n	800c136 <_dtoa_r+0x6de>
 800c128:	9a01      	ldr	r2, [sp, #4]
 800c12a:	429a      	cmp	r2, r3
 800c12c:	d1f7      	bne.n	800c11e <_dtoa_r+0x6c6>
 800c12e:	9901      	ldr	r1, [sp, #4]
 800c130:	2230      	movs	r2, #48	; 0x30
 800c132:	3701      	adds	r7, #1
 800c134:	700a      	strb	r2, [r1, #0]
 800c136:	781a      	ldrb	r2, [r3, #0]
 800c138:	3201      	adds	r2, #1
 800c13a:	701a      	strb	r2, [r3, #0]
 800c13c:	e790      	b.n	800c060 <_dtoa_r+0x608>
 800c13e:	4ba6      	ldr	r3, [pc, #664]	; (800c3d8 <_dtoa_r+0x980>)
 800c140:	2200      	movs	r2, #0
 800c142:	f7f4 fa59 	bl	80005f8 <__aeabi_dmul>
 800c146:	2200      	movs	r2, #0
 800c148:	2300      	movs	r3, #0
 800c14a:	4606      	mov	r6, r0
 800c14c:	460f      	mov	r7, r1
 800c14e:	f7f4 fcbb 	bl	8000ac8 <__aeabi_dcmpeq>
 800c152:	2800      	cmp	r0, #0
 800c154:	d09d      	beq.n	800c092 <_dtoa_r+0x63a>
 800c156:	e7cf      	b.n	800c0f8 <_dtoa_r+0x6a0>
 800c158:	9a08      	ldr	r2, [sp, #32]
 800c15a:	2a00      	cmp	r2, #0
 800c15c:	f000 80d7 	beq.w	800c30e <_dtoa_r+0x8b6>
 800c160:	9a06      	ldr	r2, [sp, #24]
 800c162:	2a01      	cmp	r2, #1
 800c164:	f300 80ba 	bgt.w	800c2dc <_dtoa_r+0x884>
 800c168:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c16a:	2a00      	cmp	r2, #0
 800c16c:	f000 80b2 	beq.w	800c2d4 <_dtoa_r+0x87c>
 800c170:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c174:	9e07      	ldr	r6, [sp, #28]
 800c176:	9d04      	ldr	r5, [sp, #16]
 800c178:	9a04      	ldr	r2, [sp, #16]
 800c17a:	441a      	add	r2, r3
 800c17c:	9204      	str	r2, [sp, #16]
 800c17e:	9a05      	ldr	r2, [sp, #20]
 800c180:	2101      	movs	r1, #1
 800c182:	441a      	add	r2, r3
 800c184:	4620      	mov	r0, r4
 800c186:	9205      	str	r2, [sp, #20]
 800c188:	f000 fd86 	bl	800cc98 <__i2b>
 800c18c:	4607      	mov	r7, r0
 800c18e:	2d00      	cmp	r5, #0
 800c190:	dd0c      	ble.n	800c1ac <_dtoa_r+0x754>
 800c192:	9b05      	ldr	r3, [sp, #20]
 800c194:	2b00      	cmp	r3, #0
 800c196:	dd09      	ble.n	800c1ac <_dtoa_r+0x754>
 800c198:	42ab      	cmp	r3, r5
 800c19a:	9a04      	ldr	r2, [sp, #16]
 800c19c:	bfa8      	it	ge
 800c19e:	462b      	movge	r3, r5
 800c1a0:	1ad2      	subs	r2, r2, r3
 800c1a2:	9204      	str	r2, [sp, #16]
 800c1a4:	9a05      	ldr	r2, [sp, #20]
 800c1a6:	1aed      	subs	r5, r5, r3
 800c1a8:	1ad3      	subs	r3, r2, r3
 800c1aa:	9305      	str	r3, [sp, #20]
 800c1ac:	9b07      	ldr	r3, [sp, #28]
 800c1ae:	b31b      	cbz	r3, 800c1f8 <_dtoa_r+0x7a0>
 800c1b0:	9b08      	ldr	r3, [sp, #32]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	f000 80af 	beq.w	800c316 <_dtoa_r+0x8be>
 800c1b8:	2e00      	cmp	r6, #0
 800c1ba:	dd13      	ble.n	800c1e4 <_dtoa_r+0x78c>
 800c1bc:	4639      	mov	r1, r7
 800c1be:	4632      	mov	r2, r6
 800c1c0:	4620      	mov	r0, r4
 800c1c2:	f000 fe29 	bl	800ce18 <__pow5mult>
 800c1c6:	ee18 2a10 	vmov	r2, s16
 800c1ca:	4601      	mov	r1, r0
 800c1cc:	4607      	mov	r7, r0
 800c1ce:	4620      	mov	r0, r4
 800c1d0:	f000 fd78 	bl	800ccc4 <__multiply>
 800c1d4:	ee18 1a10 	vmov	r1, s16
 800c1d8:	4680      	mov	r8, r0
 800c1da:	4620      	mov	r0, r4
 800c1dc:	f000 fca4 	bl	800cb28 <_Bfree>
 800c1e0:	ee08 8a10 	vmov	s16, r8
 800c1e4:	9b07      	ldr	r3, [sp, #28]
 800c1e6:	1b9a      	subs	r2, r3, r6
 800c1e8:	d006      	beq.n	800c1f8 <_dtoa_r+0x7a0>
 800c1ea:	ee18 1a10 	vmov	r1, s16
 800c1ee:	4620      	mov	r0, r4
 800c1f0:	f000 fe12 	bl	800ce18 <__pow5mult>
 800c1f4:	ee08 0a10 	vmov	s16, r0
 800c1f8:	2101      	movs	r1, #1
 800c1fa:	4620      	mov	r0, r4
 800c1fc:	f000 fd4c 	bl	800cc98 <__i2b>
 800c200:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c202:	2b00      	cmp	r3, #0
 800c204:	4606      	mov	r6, r0
 800c206:	f340 8088 	ble.w	800c31a <_dtoa_r+0x8c2>
 800c20a:	461a      	mov	r2, r3
 800c20c:	4601      	mov	r1, r0
 800c20e:	4620      	mov	r0, r4
 800c210:	f000 fe02 	bl	800ce18 <__pow5mult>
 800c214:	9b06      	ldr	r3, [sp, #24]
 800c216:	2b01      	cmp	r3, #1
 800c218:	4606      	mov	r6, r0
 800c21a:	f340 8081 	ble.w	800c320 <_dtoa_r+0x8c8>
 800c21e:	f04f 0800 	mov.w	r8, #0
 800c222:	6933      	ldr	r3, [r6, #16]
 800c224:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c228:	6918      	ldr	r0, [r3, #16]
 800c22a:	f000 fce5 	bl	800cbf8 <__hi0bits>
 800c22e:	f1c0 0020 	rsb	r0, r0, #32
 800c232:	9b05      	ldr	r3, [sp, #20]
 800c234:	4418      	add	r0, r3
 800c236:	f010 001f 	ands.w	r0, r0, #31
 800c23a:	f000 8092 	beq.w	800c362 <_dtoa_r+0x90a>
 800c23e:	f1c0 0320 	rsb	r3, r0, #32
 800c242:	2b04      	cmp	r3, #4
 800c244:	f340 808a 	ble.w	800c35c <_dtoa_r+0x904>
 800c248:	f1c0 001c 	rsb	r0, r0, #28
 800c24c:	9b04      	ldr	r3, [sp, #16]
 800c24e:	4403      	add	r3, r0
 800c250:	9304      	str	r3, [sp, #16]
 800c252:	9b05      	ldr	r3, [sp, #20]
 800c254:	4403      	add	r3, r0
 800c256:	4405      	add	r5, r0
 800c258:	9305      	str	r3, [sp, #20]
 800c25a:	9b04      	ldr	r3, [sp, #16]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	dd07      	ble.n	800c270 <_dtoa_r+0x818>
 800c260:	ee18 1a10 	vmov	r1, s16
 800c264:	461a      	mov	r2, r3
 800c266:	4620      	mov	r0, r4
 800c268:	f000 fe30 	bl	800cecc <__lshift>
 800c26c:	ee08 0a10 	vmov	s16, r0
 800c270:	9b05      	ldr	r3, [sp, #20]
 800c272:	2b00      	cmp	r3, #0
 800c274:	dd05      	ble.n	800c282 <_dtoa_r+0x82a>
 800c276:	4631      	mov	r1, r6
 800c278:	461a      	mov	r2, r3
 800c27a:	4620      	mov	r0, r4
 800c27c:	f000 fe26 	bl	800cecc <__lshift>
 800c280:	4606      	mov	r6, r0
 800c282:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c284:	2b00      	cmp	r3, #0
 800c286:	d06e      	beq.n	800c366 <_dtoa_r+0x90e>
 800c288:	ee18 0a10 	vmov	r0, s16
 800c28c:	4631      	mov	r1, r6
 800c28e:	f000 fe8d 	bl	800cfac <__mcmp>
 800c292:	2800      	cmp	r0, #0
 800c294:	da67      	bge.n	800c366 <_dtoa_r+0x90e>
 800c296:	9b00      	ldr	r3, [sp, #0]
 800c298:	3b01      	subs	r3, #1
 800c29a:	ee18 1a10 	vmov	r1, s16
 800c29e:	9300      	str	r3, [sp, #0]
 800c2a0:	220a      	movs	r2, #10
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	4620      	mov	r0, r4
 800c2a6:	f000 fc61 	bl	800cb6c <__multadd>
 800c2aa:	9b08      	ldr	r3, [sp, #32]
 800c2ac:	ee08 0a10 	vmov	s16, r0
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	f000 81b1 	beq.w	800c618 <_dtoa_r+0xbc0>
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	4639      	mov	r1, r7
 800c2ba:	220a      	movs	r2, #10
 800c2bc:	4620      	mov	r0, r4
 800c2be:	f000 fc55 	bl	800cb6c <__multadd>
 800c2c2:	9b02      	ldr	r3, [sp, #8]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	4607      	mov	r7, r0
 800c2c8:	f300 808e 	bgt.w	800c3e8 <_dtoa_r+0x990>
 800c2cc:	9b06      	ldr	r3, [sp, #24]
 800c2ce:	2b02      	cmp	r3, #2
 800c2d0:	dc51      	bgt.n	800c376 <_dtoa_r+0x91e>
 800c2d2:	e089      	b.n	800c3e8 <_dtoa_r+0x990>
 800c2d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c2d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c2da:	e74b      	b.n	800c174 <_dtoa_r+0x71c>
 800c2dc:	9b03      	ldr	r3, [sp, #12]
 800c2de:	1e5e      	subs	r6, r3, #1
 800c2e0:	9b07      	ldr	r3, [sp, #28]
 800c2e2:	42b3      	cmp	r3, r6
 800c2e4:	bfbf      	itttt	lt
 800c2e6:	9b07      	ldrlt	r3, [sp, #28]
 800c2e8:	9607      	strlt	r6, [sp, #28]
 800c2ea:	1af2      	sublt	r2, r6, r3
 800c2ec:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c2ee:	bfb6      	itet	lt
 800c2f0:	189b      	addlt	r3, r3, r2
 800c2f2:	1b9e      	subge	r6, r3, r6
 800c2f4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c2f6:	9b03      	ldr	r3, [sp, #12]
 800c2f8:	bfb8      	it	lt
 800c2fa:	2600      	movlt	r6, #0
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	bfb7      	itett	lt
 800c300:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c304:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c308:	1a9d      	sublt	r5, r3, r2
 800c30a:	2300      	movlt	r3, #0
 800c30c:	e734      	b.n	800c178 <_dtoa_r+0x720>
 800c30e:	9e07      	ldr	r6, [sp, #28]
 800c310:	9d04      	ldr	r5, [sp, #16]
 800c312:	9f08      	ldr	r7, [sp, #32]
 800c314:	e73b      	b.n	800c18e <_dtoa_r+0x736>
 800c316:	9a07      	ldr	r2, [sp, #28]
 800c318:	e767      	b.n	800c1ea <_dtoa_r+0x792>
 800c31a:	9b06      	ldr	r3, [sp, #24]
 800c31c:	2b01      	cmp	r3, #1
 800c31e:	dc18      	bgt.n	800c352 <_dtoa_r+0x8fa>
 800c320:	f1ba 0f00 	cmp.w	sl, #0
 800c324:	d115      	bne.n	800c352 <_dtoa_r+0x8fa>
 800c326:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c32a:	b993      	cbnz	r3, 800c352 <_dtoa_r+0x8fa>
 800c32c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c330:	0d1b      	lsrs	r3, r3, #20
 800c332:	051b      	lsls	r3, r3, #20
 800c334:	b183      	cbz	r3, 800c358 <_dtoa_r+0x900>
 800c336:	9b04      	ldr	r3, [sp, #16]
 800c338:	3301      	adds	r3, #1
 800c33a:	9304      	str	r3, [sp, #16]
 800c33c:	9b05      	ldr	r3, [sp, #20]
 800c33e:	3301      	adds	r3, #1
 800c340:	9305      	str	r3, [sp, #20]
 800c342:	f04f 0801 	mov.w	r8, #1
 800c346:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c348:	2b00      	cmp	r3, #0
 800c34a:	f47f af6a 	bne.w	800c222 <_dtoa_r+0x7ca>
 800c34e:	2001      	movs	r0, #1
 800c350:	e76f      	b.n	800c232 <_dtoa_r+0x7da>
 800c352:	f04f 0800 	mov.w	r8, #0
 800c356:	e7f6      	b.n	800c346 <_dtoa_r+0x8ee>
 800c358:	4698      	mov	r8, r3
 800c35a:	e7f4      	b.n	800c346 <_dtoa_r+0x8ee>
 800c35c:	f43f af7d 	beq.w	800c25a <_dtoa_r+0x802>
 800c360:	4618      	mov	r0, r3
 800c362:	301c      	adds	r0, #28
 800c364:	e772      	b.n	800c24c <_dtoa_r+0x7f4>
 800c366:	9b03      	ldr	r3, [sp, #12]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	dc37      	bgt.n	800c3dc <_dtoa_r+0x984>
 800c36c:	9b06      	ldr	r3, [sp, #24]
 800c36e:	2b02      	cmp	r3, #2
 800c370:	dd34      	ble.n	800c3dc <_dtoa_r+0x984>
 800c372:	9b03      	ldr	r3, [sp, #12]
 800c374:	9302      	str	r3, [sp, #8]
 800c376:	9b02      	ldr	r3, [sp, #8]
 800c378:	b96b      	cbnz	r3, 800c396 <_dtoa_r+0x93e>
 800c37a:	4631      	mov	r1, r6
 800c37c:	2205      	movs	r2, #5
 800c37e:	4620      	mov	r0, r4
 800c380:	f000 fbf4 	bl	800cb6c <__multadd>
 800c384:	4601      	mov	r1, r0
 800c386:	4606      	mov	r6, r0
 800c388:	ee18 0a10 	vmov	r0, s16
 800c38c:	f000 fe0e 	bl	800cfac <__mcmp>
 800c390:	2800      	cmp	r0, #0
 800c392:	f73f adbb 	bgt.w	800bf0c <_dtoa_r+0x4b4>
 800c396:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c398:	9d01      	ldr	r5, [sp, #4]
 800c39a:	43db      	mvns	r3, r3
 800c39c:	9300      	str	r3, [sp, #0]
 800c39e:	f04f 0800 	mov.w	r8, #0
 800c3a2:	4631      	mov	r1, r6
 800c3a4:	4620      	mov	r0, r4
 800c3a6:	f000 fbbf 	bl	800cb28 <_Bfree>
 800c3aa:	2f00      	cmp	r7, #0
 800c3ac:	f43f aea4 	beq.w	800c0f8 <_dtoa_r+0x6a0>
 800c3b0:	f1b8 0f00 	cmp.w	r8, #0
 800c3b4:	d005      	beq.n	800c3c2 <_dtoa_r+0x96a>
 800c3b6:	45b8      	cmp	r8, r7
 800c3b8:	d003      	beq.n	800c3c2 <_dtoa_r+0x96a>
 800c3ba:	4641      	mov	r1, r8
 800c3bc:	4620      	mov	r0, r4
 800c3be:	f000 fbb3 	bl	800cb28 <_Bfree>
 800c3c2:	4639      	mov	r1, r7
 800c3c4:	4620      	mov	r0, r4
 800c3c6:	f000 fbaf 	bl	800cb28 <_Bfree>
 800c3ca:	e695      	b.n	800c0f8 <_dtoa_r+0x6a0>
 800c3cc:	2600      	movs	r6, #0
 800c3ce:	4637      	mov	r7, r6
 800c3d0:	e7e1      	b.n	800c396 <_dtoa_r+0x93e>
 800c3d2:	9700      	str	r7, [sp, #0]
 800c3d4:	4637      	mov	r7, r6
 800c3d6:	e599      	b.n	800bf0c <_dtoa_r+0x4b4>
 800c3d8:	40240000 	.word	0x40240000
 800c3dc:	9b08      	ldr	r3, [sp, #32]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	f000 80ca 	beq.w	800c578 <_dtoa_r+0xb20>
 800c3e4:	9b03      	ldr	r3, [sp, #12]
 800c3e6:	9302      	str	r3, [sp, #8]
 800c3e8:	2d00      	cmp	r5, #0
 800c3ea:	dd05      	ble.n	800c3f8 <_dtoa_r+0x9a0>
 800c3ec:	4639      	mov	r1, r7
 800c3ee:	462a      	mov	r2, r5
 800c3f0:	4620      	mov	r0, r4
 800c3f2:	f000 fd6b 	bl	800cecc <__lshift>
 800c3f6:	4607      	mov	r7, r0
 800c3f8:	f1b8 0f00 	cmp.w	r8, #0
 800c3fc:	d05b      	beq.n	800c4b6 <_dtoa_r+0xa5e>
 800c3fe:	6879      	ldr	r1, [r7, #4]
 800c400:	4620      	mov	r0, r4
 800c402:	f000 fb51 	bl	800caa8 <_Balloc>
 800c406:	4605      	mov	r5, r0
 800c408:	b928      	cbnz	r0, 800c416 <_dtoa_r+0x9be>
 800c40a:	4b87      	ldr	r3, [pc, #540]	; (800c628 <_dtoa_r+0xbd0>)
 800c40c:	4602      	mov	r2, r0
 800c40e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c412:	f7ff bb3b 	b.w	800ba8c <_dtoa_r+0x34>
 800c416:	693a      	ldr	r2, [r7, #16]
 800c418:	3202      	adds	r2, #2
 800c41a:	0092      	lsls	r2, r2, #2
 800c41c:	f107 010c 	add.w	r1, r7, #12
 800c420:	300c      	adds	r0, #12
 800c422:	f000 fb33 	bl	800ca8c <memcpy>
 800c426:	2201      	movs	r2, #1
 800c428:	4629      	mov	r1, r5
 800c42a:	4620      	mov	r0, r4
 800c42c:	f000 fd4e 	bl	800cecc <__lshift>
 800c430:	9b01      	ldr	r3, [sp, #4]
 800c432:	f103 0901 	add.w	r9, r3, #1
 800c436:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c43a:	4413      	add	r3, r2
 800c43c:	9305      	str	r3, [sp, #20]
 800c43e:	f00a 0301 	and.w	r3, sl, #1
 800c442:	46b8      	mov	r8, r7
 800c444:	9304      	str	r3, [sp, #16]
 800c446:	4607      	mov	r7, r0
 800c448:	4631      	mov	r1, r6
 800c44a:	ee18 0a10 	vmov	r0, s16
 800c44e:	f7ff fa77 	bl	800b940 <quorem>
 800c452:	4641      	mov	r1, r8
 800c454:	9002      	str	r0, [sp, #8]
 800c456:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c45a:	ee18 0a10 	vmov	r0, s16
 800c45e:	f000 fda5 	bl	800cfac <__mcmp>
 800c462:	463a      	mov	r2, r7
 800c464:	9003      	str	r0, [sp, #12]
 800c466:	4631      	mov	r1, r6
 800c468:	4620      	mov	r0, r4
 800c46a:	f000 fdbb 	bl	800cfe4 <__mdiff>
 800c46e:	68c2      	ldr	r2, [r0, #12]
 800c470:	f109 3bff 	add.w	fp, r9, #4294967295
 800c474:	4605      	mov	r5, r0
 800c476:	bb02      	cbnz	r2, 800c4ba <_dtoa_r+0xa62>
 800c478:	4601      	mov	r1, r0
 800c47a:	ee18 0a10 	vmov	r0, s16
 800c47e:	f000 fd95 	bl	800cfac <__mcmp>
 800c482:	4602      	mov	r2, r0
 800c484:	4629      	mov	r1, r5
 800c486:	4620      	mov	r0, r4
 800c488:	9207      	str	r2, [sp, #28]
 800c48a:	f000 fb4d 	bl	800cb28 <_Bfree>
 800c48e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c492:	ea43 0102 	orr.w	r1, r3, r2
 800c496:	9b04      	ldr	r3, [sp, #16]
 800c498:	430b      	orrs	r3, r1
 800c49a:	464d      	mov	r5, r9
 800c49c:	d10f      	bne.n	800c4be <_dtoa_r+0xa66>
 800c49e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c4a2:	d02a      	beq.n	800c4fa <_dtoa_r+0xaa2>
 800c4a4:	9b03      	ldr	r3, [sp, #12]
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	dd02      	ble.n	800c4b0 <_dtoa_r+0xa58>
 800c4aa:	9b02      	ldr	r3, [sp, #8]
 800c4ac:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c4b0:	f88b a000 	strb.w	sl, [fp]
 800c4b4:	e775      	b.n	800c3a2 <_dtoa_r+0x94a>
 800c4b6:	4638      	mov	r0, r7
 800c4b8:	e7ba      	b.n	800c430 <_dtoa_r+0x9d8>
 800c4ba:	2201      	movs	r2, #1
 800c4bc:	e7e2      	b.n	800c484 <_dtoa_r+0xa2c>
 800c4be:	9b03      	ldr	r3, [sp, #12]
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	db04      	blt.n	800c4ce <_dtoa_r+0xa76>
 800c4c4:	9906      	ldr	r1, [sp, #24]
 800c4c6:	430b      	orrs	r3, r1
 800c4c8:	9904      	ldr	r1, [sp, #16]
 800c4ca:	430b      	orrs	r3, r1
 800c4cc:	d122      	bne.n	800c514 <_dtoa_r+0xabc>
 800c4ce:	2a00      	cmp	r2, #0
 800c4d0:	ddee      	ble.n	800c4b0 <_dtoa_r+0xa58>
 800c4d2:	ee18 1a10 	vmov	r1, s16
 800c4d6:	2201      	movs	r2, #1
 800c4d8:	4620      	mov	r0, r4
 800c4da:	f000 fcf7 	bl	800cecc <__lshift>
 800c4de:	4631      	mov	r1, r6
 800c4e0:	ee08 0a10 	vmov	s16, r0
 800c4e4:	f000 fd62 	bl	800cfac <__mcmp>
 800c4e8:	2800      	cmp	r0, #0
 800c4ea:	dc03      	bgt.n	800c4f4 <_dtoa_r+0xa9c>
 800c4ec:	d1e0      	bne.n	800c4b0 <_dtoa_r+0xa58>
 800c4ee:	f01a 0f01 	tst.w	sl, #1
 800c4f2:	d0dd      	beq.n	800c4b0 <_dtoa_r+0xa58>
 800c4f4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c4f8:	d1d7      	bne.n	800c4aa <_dtoa_r+0xa52>
 800c4fa:	2339      	movs	r3, #57	; 0x39
 800c4fc:	f88b 3000 	strb.w	r3, [fp]
 800c500:	462b      	mov	r3, r5
 800c502:	461d      	mov	r5, r3
 800c504:	3b01      	subs	r3, #1
 800c506:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c50a:	2a39      	cmp	r2, #57	; 0x39
 800c50c:	d071      	beq.n	800c5f2 <_dtoa_r+0xb9a>
 800c50e:	3201      	adds	r2, #1
 800c510:	701a      	strb	r2, [r3, #0]
 800c512:	e746      	b.n	800c3a2 <_dtoa_r+0x94a>
 800c514:	2a00      	cmp	r2, #0
 800c516:	dd07      	ble.n	800c528 <_dtoa_r+0xad0>
 800c518:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c51c:	d0ed      	beq.n	800c4fa <_dtoa_r+0xaa2>
 800c51e:	f10a 0301 	add.w	r3, sl, #1
 800c522:	f88b 3000 	strb.w	r3, [fp]
 800c526:	e73c      	b.n	800c3a2 <_dtoa_r+0x94a>
 800c528:	9b05      	ldr	r3, [sp, #20]
 800c52a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c52e:	4599      	cmp	r9, r3
 800c530:	d047      	beq.n	800c5c2 <_dtoa_r+0xb6a>
 800c532:	ee18 1a10 	vmov	r1, s16
 800c536:	2300      	movs	r3, #0
 800c538:	220a      	movs	r2, #10
 800c53a:	4620      	mov	r0, r4
 800c53c:	f000 fb16 	bl	800cb6c <__multadd>
 800c540:	45b8      	cmp	r8, r7
 800c542:	ee08 0a10 	vmov	s16, r0
 800c546:	f04f 0300 	mov.w	r3, #0
 800c54a:	f04f 020a 	mov.w	r2, #10
 800c54e:	4641      	mov	r1, r8
 800c550:	4620      	mov	r0, r4
 800c552:	d106      	bne.n	800c562 <_dtoa_r+0xb0a>
 800c554:	f000 fb0a 	bl	800cb6c <__multadd>
 800c558:	4680      	mov	r8, r0
 800c55a:	4607      	mov	r7, r0
 800c55c:	f109 0901 	add.w	r9, r9, #1
 800c560:	e772      	b.n	800c448 <_dtoa_r+0x9f0>
 800c562:	f000 fb03 	bl	800cb6c <__multadd>
 800c566:	4639      	mov	r1, r7
 800c568:	4680      	mov	r8, r0
 800c56a:	2300      	movs	r3, #0
 800c56c:	220a      	movs	r2, #10
 800c56e:	4620      	mov	r0, r4
 800c570:	f000 fafc 	bl	800cb6c <__multadd>
 800c574:	4607      	mov	r7, r0
 800c576:	e7f1      	b.n	800c55c <_dtoa_r+0xb04>
 800c578:	9b03      	ldr	r3, [sp, #12]
 800c57a:	9302      	str	r3, [sp, #8]
 800c57c:	9d01      	ldr	r5, [sp, #4]
 800c57e:	ee18 0a10 	vmov	r0, s16
 800c582:	4631      	mov	r1, r6
 800c584:	f7ff f9dc 	bl	800b940 <quorem>
 800c588:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c58c:	9b01      	ldr	r3, [sp, #4]
 800c58e:	f805 ab01 	strb.w	sl, [r5], #1
 800c592:	1aea      	subs	r2, r5, r3
 800c594:	9b02      	ldr	r3, [sp, #8]
 800c596:	4293      	cmp	r3, r2
 800c598:	dd09      	ble.n	800c5ae <_dtoa_r+0xb56>
 800c59a:	ee18 1a10 	vmov	r1, s16
 800c59e:	2300      	movs	r3, #0
 800c5a0:	220a      	movs	r2, #10
 800c5a2:	4620      	mov	r0, r4
 800c5a4:	f000 fae2 	bl	800cb6c <__multadd>
 800c5a8:	ee08 0a10 	vmov	s16, r0
 800c5ac:	e7e7      	b.n	800c57e <_dtoa_r+0xb26>
 800c5ae:	9b02      	ldr	r3, [sp, #8]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	bfc8      	it	gt
 800c5b4:	461d      	movgt	r5, r3
 800c5b6:	9b01      	ldr	r3, [sp, #4]
 800c5b8:	bfd8      	it	le
 800c5ba:	2501      	movle	r5, #1
 800c5bc:	441d      	add	r5, r3
 800c5be:	f04f 0800 	mov.w	r8, #0
 800c5c2:	ee18 1a10 	vmov	r1, s16
 800c5c6:	2201      	movs	r2, #1
 800c5c8:	4620      	mov	r0, r4
 800c5ca:	f000 fc7f 	bl	800cecc <__lshift>
 800c5ce:	4631      	mov	r1, r6
 800c5d0:	ee08 0a10 	vmov	s16, r0
 800c5d4:	f000 fcea 	bl	800cfac <__mcmp>
 800c5d8:	2800      	cmp	r0, #0
 800c5da:	dc91      	bgt.n	800c500 <_dtoa_r+0xaa8>
 800c5dc:	d102      	bne.n	800c5e4 <_dtoa_r+0xb8c>
 800c5de:	f01a 0f01 	tst.w	sl, #1
 800c5e2:	d18d      	bne.n	800c500 <_dtoa_r+0xaa8>
 800c5e4:	462b      	mov	r3, r5
 800c5e6:	461d      	mov	r5, r3
 800c5e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c5ec:	2a30      	cmp	r2, #48	; 0x30
 800c5ee:	d0fa      	beq.n	800c5e6 <_dtoa_r+0xb8e>
 800c5f0:	e6d7      	b.n	800c3a2 <_dtoa_r+0x94a>
 800c5f2:	9a01      	ldr	r2, [sp, #4]
 800c5f4:	429a      	cmp	r2, r3
 800c5f6:	d184      	bne.n	800c502 <_dtoa_r+0xaaa>
 800c5f8:	9b00      	ldr	r3, [sp, #0]
 800c5fa:	3301      	adds	r3, #1
 800c5fc:	9300      	str	r3, [sp, #0]
 800c5fe:	2331      	movs	r3, #49	; 0x31
 800c600:	7013      	strb	r3, [r2, #0]
 800c602:	e6ce      	b.n	800c3a2 <_dtoa_r+0x94a>
 800c604:	4b09      	ldr	r3, [pc, #36]	; (800c62c <_dtoa_r+0xbd4>)
 800c606:	f7ff ba95 	b.w	800bb34 <_dtoa_r+0xdc>
 800c60a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	f47f aa6e 	bne.w	800baee <_dtoa_r+0x96>
 800c612:	4b07      	ldr	r3, [pc, #28]	; (800c630 <_dtoa_r+0xbd8>)
 800c614:	f7ff ba8e 	b.w	800bb34 <_dtoa_r+0xdc>
 800c618:	9b02      	ldr	r3, [sp, #8]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	dcae      	bgt.n	800c57c <_dtoa_r+0xb24>
 800c61e:	9b06      	ldr	r3, [sp, #24]
 800c620:	2b02      	cmp	r3, #2
 800c622:	f73f aea8 	bgt.w	800c376 <_dtoa_r+0x91e>
 800c626:	e7a9      	b.n	800c57c <_dtoa_r+0xb24>
 800c628:	0800e3cb 	.word	0x0800e3cb
 800c62c:	0800e328 	.word	0x0800e328
 800c630:	0800e34c 	.word	0x0800e34c

0800c634 <__sflush_r>:
 800c634:	898a      	ldrh	r2, [r1, #12]
 800c636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c63a:	4605      	mov	r5, r0
 800c63c:	0710      	lsls	r0, r2, #28
 800c63e:	460c      	mov	r4, r1
 800c640:	d458      	bmi.n	800c6f4 <__sflush_r+0xc0>
 800c642:	684b      	ldr	r3, [r1, #4]
 800c644:	2b00      	cmp	r3, #0
 800c646:	dc05      	bgt.n	800c654 <__sflush_r+0x20>
 800c648:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	dc02      	bgt.n	800c654 <__sflush_r+0x20>
 800c64e:	2000      	movs	r0, #0
 800c650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c654:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c656:	2e00      	cmp	r6, #0
 800c658:	d0f9      	beq.n	800c64e <__sflush_r+0x1a>
 800c65a:	2300      	movs	r3, #0
 800c65c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c660:	682f      	ldr	r7, [r5, #0]
 800c662:	602b      	str	r3, [r5, #0]
 800c664:	d032      	beq.n	800c6cc <__sflush_r+0x98>
 800c666:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c668:	89a3      	ldrh	r3, [r4, #12]
 800c66a:	075a      	lsls	r2, r3, #29
 800c66c:	d505      	bpl.n	800c67a <__sflush_r+0x46>
 800c66e:	6863      	ldr	r3, [r4, #4]
 800c670:	1ac0      	subs	r0, r0, r3
 800c672:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c674:	b10b      	cbz	r3, 800c67a <__sflush_r+0x46>
 800c676:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c678:	1ac0      	subs	r0, r0, r3
 800c67a:	2300      	movs	r3, #0
 800c67c:	4602      	mov	r2, r0
 800c67e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c680:	6a21      	ldr	r1, [r4, #32]
 800c682:	4628      	mov	r0, r5
 800c684:	47b0      	blx	r6
 800c686:	1c43      	adds	r3, r0, #1
 800c688:	89a3      	ldrh	r3, [r4, #12]
 800c68a:	d106      	bne.n	800c69a <__sflush_r+0x66>
 800c68c:	6829      	ldr	r1, [r5, #0]
 800c68e:	291d      	cmp	r1, #29
 800c690:	d82c      	bhi.n	800c6ec <__sflush_r+0xb8>
 800c692:	4a2a      	ldr	r2, [pc, #168]	; (800c73c <__sflush_r+0x108>)
 800c694:	40ca      	lsrs	r2, r1
 800c696:	07d6      	lsls	r6, r2, #31
 800c698:	d528      	bpl.n	800c6ec <__sflush_r+0xb8>
 800c69a:	2200      	movs	r2, #0
 800c69c:	6062      	str	r2, [r4, #4]
 800c69e:	04d9      	lsls	r1, r3, #19
 800c6a0:	6922      	ldr	r2, [r4, #16]
 800c6a2:	6022      	str	r2, [r4, #0]
 800c6a4:	d504      	bpl.n	800c6b0 <__sflush_r+0x7c>
 800c6a6:	1c42      	adds	r2, r0, #1
 800c6a8:	d101      	bne.n	800c6ae <__sflush_r+0x7a>
 800c6aa:	682b      	ldr	r3, [r5, #0]
 800c6ac:	b903      	cbnz	r3, 800c6b0 <__sflush_r+0x7c>
 800c6ae:	6560      	str	r0, [r4, #84]	; 0x54
 800c6b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c6b2:	602f      	str	r7, [r5, #0]
 800c6b4:	2900      	cmp	r1, #0
 800c6b6:	d0ca      	beq.n	800c64e <__sflush_r+0x1a>
 800c6b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c6bc:	4299      	cmp	r1, r3
 800c6be:	d002      	beq.n	800c6c6 <__sflush_r+0x92>
 800c6c0:	4628      	mov	r0, r5
 800c6c2:	f000 fd8b 	bl	800d1dc <_free_r>
 800c6c6:	2000      	movs	r0, #0
 800c6c8:	6360      	str	r0, [r4, #52]	; 0x34
 800c6ca:	e7c1      	b.n	800c650 <__sflush_r+0x1c>
 800c6cc:	6a21      	ldr	r1, [r4, #32]
 800c6ce:	2301      	movs	r3, #1
 800c6d0:	4628      	mov	r0, r5
 800c6d2:	47b0      	blx	r6
 800c6d4:	1c41      	adds	r1, r0, #1
 800c6d6:	d1c7      	bne.n	800c668 <__sflush_r+0x34>
 800c6d8:	682b      	ldr	r3, [r5, #0]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d0c4      	beq.n	800c668 <__sflush_r+0x34>
 800c6de:	2b1d      	cmp	r3, #29
 800c6e0:	d001      	beq.n	800c6e6 <__sflush_r+0xb2>
 800c6e2:	2b16      	cmp	r3, #22
 800c6e4:	d101      	bne.n	800c6ea <__sflush_r+0xb6>
 800c6e6:	602f      	str	r7, [r5, #0]
 800c6e8:	e7b1      	b.n	800c64e <__sflush_r+0x1a>
 800c6ea:	89a3      	ldrh	r3, [r4, #12]
 800c6ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6f0:	81a3      	strh	r3, [r4, #12]
 800c6f2:	e7ad      	b.n	800c650 <__sflush_r+0x1c>
 800c6f4:	690f      	ldr	r7, [r1, #16]
 800c6f6:	2f00      	cmp	r7, #0
 800c6f8:	d0a9      	beq.n	800c64e <__sflush_r+0x1a>
 800c6fa:	0793      	lsls	r3, r2, #30
 800c6fc:	680e      	ldr	r6, [r1, #0]
 800c6fe:	bf08      	it	eq
 800c700:	694b      	ldreq	r3, [r1, #20]
 800c702:	600f      	str	r7, [r1, #0]
 800c704:	bf18      	it	ne
 800c706:	2300      	movne	r3, #0
 800c708:	eba6 0807 	sub.w	r8, r6, r7
 800c70c:	608b      	str	r3, [r1, #8]
 800c70e:	f1b8 0f00 	cmp.w	r8, #0
 800c712:	dd9c      	ble.n	800c64e <__sflush_r+0x1a>
 800c714:	6a21      	ldr	r1, [r4, #32]
 800c716:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c718:	4643      	mov	r3, r8
 800c71a:	463a      	mov	r2, r7
 800c71c:	4628      	mov	r0, r5
 800c71e:	47b0      	blx	r6
 800c720:	2800      	cmp	r0, #0
 800c722:	dc06      	bgt.n	800c732 <__sflush_r+0xfe>
 800c724:	89a3      	ldrh	r3, [r4, #12]
 800c726:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c72a:	81a3      	strh	r3, [r4, #12]
 800c72c:	f04f 30ff 	mov.w	r0, #4294967295
 800c730:	e78e      	b.n	800c650 <__sflush_r+0x1c>
 800c732:	4407      	add	r7, r0
 800c734:	eba8 0800 	sub.w	r8, r8, r0
 800c738:	e7e9      	b.n	800c70e <__sflush_r+0xda>
 800c73a:	bf00      	nop
 800c73c:	20400001 	.word	0x20400001

0800c740 <_fflush_r>:
 800c740:	b538      	push	{r3, r4, r5, lr}
 800c742:	690b      	ldr	r3, [r1, #16]
 800c744:	4605      	mov	r5, r0
 800c746:	460c      	mov	r4, r1
 800c748:	b913      	cbnz	r3, 800c750 <_fflush_r+0x10>
 800c74a:	2500      	movs	r5, #0
 800c74c:	4628      	mov	r0, r5
 800c74e:	bd38      	pop	{r3, r4, r5, pc}
 800c750:	b118      	cbz	r0, 800c75a <_fflush_r+0x1a>
 800c752:	6983      	ldr	r3, [r0, #24]
 800c754:	b90b      	cbnz	r3, 800c75a <_fflush_r+0x1a>
 800c756:	f000 f887 	bl	800c868 <__sinit>
 800c75a:	4b14      	ldr	r3, [pc, #80]	; (800c7ac <_fflush_r+0x6c>)
 800c75c:	429c      	cmp	r4, r3
 800c75e:	d11b      	bne.n	800c798 <_fflush_r+0x58>
 800c760:	686c      	ldr	r4, [r5, #4]
 800c762:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d0ef      	beq.n	800c74a <_fflush_r+0xa>
 800c76a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c76c:	07d0      	lsls	r0, r2, #31
 800c76e:	d404      	bmi.n	800c77a <_fflush_r+0x3a>
 800c770:	0599      	lsls	r1, r3, #22
 800c772:	d402      	bmi.n	800c77a <_fflush_r+0x3a>
 800c774:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c776:	f000 f91a 	bl	800c9ae <__retarget_lock_acquire_recursive>
 800c77a:	4628      	mov	r0, r5
 800c77c:	4621      	mov	r1, r4
 800c77e:	f7ff ff59 	bl	800c634 <__sflush_r>
 800c782:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c784:	07da      	lsls	r2, r3, #31
 800c786:	4605      	mov	r5, r0
 800c788:	d4e0      	bmi.n	800c74c <_fflush_r+0xc>
 800c78a:	89a3      	ldrh	r3, [r4, #12]
 800c78c:	059b      	lsls	r3, r3, #22
 800c78e:	d4dd      	bmi.n	800c74c <_fflush_r+0xc>
 800c790:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c792:	f000 f90d 	bl	800c9b0 <__retarget_lock_release_recursive>
 800c796:	e7d9      	b.n	800c74c <_fflush_r+0xc>
 800c798:	4b05      	ldr	r3, [pc, #20]	; (800c7b0 <_fflush_r+0x70>)
 800c79a:	429c      	cmp	r4, r3
 800c79c:	d101      	bne.n	800c7a2 <_fflush_r+0x62>
 800c79e:	68ac      	ldr	r4, [r5, #8]
 800c7a0:	e7df      	b.n	800c762 <_fflush_r+0x22>
 800c7a2:	4b04      	ldr	r3, [pc, #16]	; (800c7b4 <_fflush_r+0x74>)
 800c7a4:	429c      	cmp	r4, r3
 800c7a6:	bf08      	it	eq
 800c7a8:	68ec      	ldreq	r4, [r5, #12]
 800c7aa:	e7da      	b.n	800c762 <_fflush_r+0x22>
 800c7ac:	0800e3fc 	.word	0x0800e3fc
 800c7b0:	0800e41c 	.word	0x0800e41c
 800c7b4:	0800e3dc 	.word	0x0800e3dc

0800c7b8 <std>:
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	b510      	push	{r4, lr}
 800c7bc:	4604      	mov	r4, r0
 800c7be:	e9c0 3300 	strd	r3, r3, [r0]
 800c7c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c7c6:	6083      	str	r3, [r0, #8]
 800c7c8:	8181      	strh	r1, [r0, #12]
 800c7ca:	6643      	str	r3, [r0, #100]	; 0x64
 800c7cc:	81c2      	strh	r2, [r0, #14]
 800c7ce:	6183      	str	r3, [r0, #24]
 800c7d0:	4619      	mov	r1, r3
 800c7d2:	2208      	movs	r2, #8
 800c7d4:	305c      	adds	r0, #92	; 0x5c
 800c7d6:	f7fe fb53 	bl	800ae80 <memset>
 800c7da:	4b05      	ldr	r3, [pc, #20]	; (800c7f0 <std+0x38>)
 800c7dc:	6263      	str	r3, [r4, #36]	; 0x24
 800c7de:	4b05      	ldr	r3, [pc, #20]	; (800c7f4 <std+0x3c>)
 800c7e0:	62a3      	str	r3, [r4, #40]	; 0x28
 800c7e2:	4b05      	ldr	r3, [pc, #20]	; (800c7f8 <std+0x40>)
 800c7e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c7e6:	4b05      	ldr	r3, [pc, #20]	; (800c7fc <std+0x44>)
 800c7e8:	6224      	str	r4, [r4, #32]
 800c7ea:	6323      	str	r3, [r4, #48]	; 0x30
 800c7ec:	bd10      	pop	{r4, pc}
 800c7ee:	bf00      	nop
 800c7f0:	0800d675 	.word	0x0800d675
 800c7f4:	0800d697 	.word	0x0800d697
 800c7f8:	0800d6cf 	.word	0x0800d6cf
 800c7fc:	0800d6f3 	.word	0x0800d6f3

0800c800 <_cleanup_r>:
 800c800:	4901      	ldr	r1, [pc, #4]	; (800c808 <_cleanup_r+0x8>)
 800c802:	f000 b8af 	b.w	800c964 <_fwalk_reent>
 800c806:	bf00      	nop
 800c808:	0800c741 	.word	0x0800c741

0800c80c <__sfmoreglue>:
 800c80c:	b570      	push	{r4, r5, r6, lr}
 800c80e:	2268      	movs	r2, #104	; 0x68
 800c810:	1e4d      	subs	r5, r1, #1
 800c812:	4355      	muls	r5, r2
 800c814:	460e      	mov	r6, r1
 800c816:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c81a:	f000 fd4b 	bl	800d2b4 <_malloc_r>
 800c81e:	4604      	mov	r4, r0
 800c820:	b140      	cbz	r0, 800c834 <__sfmoreglue+0x28>
 800c822:	2100      	movs	r1, #0
 800c824:	e9c0 1600 	strd	r1, r6, [r0]
 800c828:	300c      	adds	r0, #12
 800c82a:	60a0      	str	r0, [r4, #8]
 800c82c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c830:	f7fe fb26 	bl	800ae80 <memset>
 800c834:	4620      	mov	r0, r4
 800c836:	bd70      	pop	{r4, r5, r6, pc}

0800c838 <__sfp_lock_acquire>:
 800c838:	4801      	ldr	r0, [pc, #4]	; (800c840 <__sfp_lock_acquire+0x8>)
 800c83a:	f000 b8b8 	b.w	800c9ae <__retarget_lock_acquire_recursive>
 800c83e:	bf00      	nop
 800c840:	20000d6d 	.word	0x20000d6d

0800c844 <__sfp_lock_release>:
 800c844:	4801      	ldr	r0, [pc, #4]	; (800c84c <__sfp_lock_release+0x8>)
 800c846:	f000 b8b3 	b.w	800c9b0 <__retarget_lock_release_recursive>
 800c84a:	bf00      	nop
 800c84c:	20000d6d 	.word	0x20000d6d

0800c850 <__sinit_lock_acquire>:
 800c850:	4801      	ldr	r0, [pc, #4]	; (800c858 <__sinit_lock_acquire+0x8>)
 800c852:	f000 b8ac 	b.w	800c9ae <__retarget_lock_acquire_recursive>
 800c856:	bf00      	nop
 800c858:	20000d6e 	.word	0x20000d6e

0800c85c <__sinit_lock_release>:
 800c85c:	4801      	ldr	r0, [pc, #4]	; (800c864 <__sinit_lock_release+0x8>)
 800c85e:	f000 b8a7 	b.w	800c9b0 <__retarget_lock_release_recursive>
 800c862:	bf00      	nop
 800c864:	20000d6e 	.word	0x20000d6e

0800c868 <__sinit>:
 800c868:	b510      	push	{r4, lr}
 800c86a:	4604      	mov	r4, r0
 800c86c:	f7ff fff0 	bl	800c850 <__sinit_lock_acquire>
 800c870:	69a3      	ldr	r3, [r4, #24]
 800c872:	b11b      	cbz	r3, 800c87c <__sinit+0x14>
 800c874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c878:	f7ff bff0 	b.w	800c85c <__sinit_lock_release>
 800c87c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c880:	6523      	str	r3, [r4, #80]	; 0x50
 800c882:	4b13      	ldr	r3, [pc, #76]	; (800c8d0 <__sinit+0x68>)
 800c884:	4a13      	ldr	r2, [pc, #76]	; (800c8d4 <__sinit+0x6c>)
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	62a2      	str	r2, [r4, #40]	; 0x28
 800c88a:	42a3      	cmp	r3, r4
 800c88c:	bf04      	itt	eq
 800c88e:	2301      	moveq	r3, #1
 800c890:	61a3      	streq	r3, [r4, #24]
 800c892:	4620      	mov	r0, r4
 800c894:	f000 f820 	bl	800c8d8 <__sfp>
 800c898:	6060      	str	r0, [r4, #4]
 800c89a:	4620      	mov	r0, r4
 800c89c:	f000 f81c 	bl	800c8d8 <__sfp>
 800c8a0:	60a0      	str	r0, [r4, #8]
 800c8a2:	4620      	mov	r0, r4
 800c8a4:	f000 f818 	bl	800c8d8 <__sfp>
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	60e0      	str	r0, [r4, #12]
 800c8ac:	2104      	movs	r1, #4
 800c8ae:	6860      	ldr	r0, [r4, #4]
 800c8b0:	f7ff ff82 	bl	800c7b8 <std>
 800c8b4:	68a0      	ldr	r0, [r4, #8]
 800c8b6:	2201      	movs	r2, #1
 800c8b8:	2109      	movs	r1, #9
 800c8ba:	f7ff ff7d 	bl	800c7b8 <std>
 800c8be:	68e0      	ldr	r0, [r4, #12]
 800c8c0:	2202      	movs	r2, #2
 800c8c2:	2112      	movs	r1, #18
 800c8c4:	f7ff ff78 	bl	800c7b8 <std>
 800c8c8:	2301      	movs	r3, #1
 800c8ca:	61a3      	str	r3, [r4, #24]
 800c8cc:	e7d2      	b.n	800c874 <__sinit+0xc>
 800c8ce:	bf00      	nop
 800c8d0:	0800e314 	.word	0x0800e314
 800c8d4:	0800c801 	.word	0x0800c801

0800c8d8 <__sfp>:
 800c8d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8da:	4607      	mov	r7, r0
 800c8dc:	f7ff ffac 	bl	800c838 <__sfp_lock_acquire>
 800c8e0:	4b1e      	ldr	r3, [pc, #120]	; (800c95c <__sfp+0x84>)
 800c8e2:	681e      	ldr	r6, [r3, #0]
 800c8e4:	69b3      	ldr	r3, [r6, #24]
 800c8e6:	b913      	cbnz	r3, 800c8ee <__sfp+0x16>
 800c8e8:	4630      	mov	r0, r6
 800c8ea:	f7ff ffbd 	bl	800c868 <__sinit>
 800c8ee:	3648      	adds	r6, #72	; 0x48
 800c8f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c8f4:	3b01      	subs	r3, #1
 800c8f6:	d503      	bpl.n	800c900 <__sfp+0x28>
 800c8f8:	6833      	ldr	r3, [r6, #0]
 800c8fa:	b30b      	cbz	r3, 800c940 <__sfp+0x68>
 800c8fc:	6836      	ldr	r6, [r6, #0]
 800c8fe:	e7f7      	b.n	800c8f0 <__sfp+0x18>
 800c900:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c904:	b9d5      	cbnz	r5, 800c93c <__sfp+0x64>
 800c906:	4b16      	ldr	r3, [pc, #88]	; (800c960 <__sfp+0x88>)
 800c908:	60e3      	str	r3, [r4, #12]
 800c90a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c90e:	6665      	str	r5, [r4, #100]	; 0x64
 800c910:	f000 f84c 	bl	800c9ac <__retarget_lock_init_recursive>
 800c914:	f7ff ff96 	bl	800c844 <__sfp_lock_release>
 800c918:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c91c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c920:	6025      	str	r5, [r4, #0]
 800c922:	61a5      	str	r5, [r4, #24]
 800c924:	2208      	movs	r2, #8
 800c926:	4629      	mov	r1, r5
 800c928:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c92c:	f7fe faa8 	bl	800ae80 <memset>
 800c930:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c934:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c938:	4620      	mov	r0, r4
 800c93a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c93c:	3468      	adds	r4, #104	; 0x68
 800c93e:	e7d9      	b.n	800c8f4 <__sfp+0x1c>
 800c940:	2104      	movs	r1, #4
 800c942:	4638      	mov	r0, r7
 800c944:	f7ff ff62 	bl	800c80c <__sfmoreglue>
 800c948:	4604      	mov	r4, r0
 800c94a:	6030      	str	r0, [r6, #0]
 800c94c:	2800      	cmp	r0, #0
 800c94e:	d1d5      	bne.n	800c8fc <__sfp+0x24>
 800c950:	f7ff ff78 	bl	800c844 <__sfp_lock_release>
 800c954:	230c      	movs	r3, #12
 800c956:	603b      	str	r3, [r7, #0]
 800c958:	e7ee      	b.n	800c938 <__sfp+0x60>
 800c95a:	bf00      	nop
 800c95c:	0800e314 	.word	0x0800e314
 800c960:	ffff0001 	.word	0xffff0001

0800c964 <_fwalk_reent>:
 800c964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c968:	4606      	mov	r6, r0
 800c96a:	4688      	mov	r8, r1
 800c96c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c970:	2700      	movs	r7, #0
 800c972:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c976:	f1b9 0901 	subs.w	r9, r9, #1
 800c97a:	d505      	bpl.n	800c988 <_fwalk_reent+0x24>
 800c97c:	6824      	ldr	r4, [r4, #0]
 800c97e:	2c00      	cmp	r4, #0
 800c980:	d1f7      	bne.n	800c972 <_fwalk_reent+0xe>
 800c982:	4638      	mov	r0, r7
 800c984:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c988:	89ab      	ldrh	r3, [r5, #12]
 800c98a:	2b01      	cmp	r3, #1
 800c98c:	d907      	bls.n	800c99e <_fwalk_reent+0x3a>
 800c98e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c992:	3301      	adds	r3, #1
 800c994:	d003      	beq.n	800c99e <_fwalk_reent+0x3a>
 800c996:	4629      	mov	r1, r5
 800c998:	4630      	mov	r0, r6
 800c99a:	47c0      	blx	r8
 800c99c:	4307      	orrs	r7, r0
 800c99e:	3568      	adds	r5, #104	; 0x68
 800c9a0:	e7e9      	b.n	800c976 <_fwalk_reent+0x12>
	...

0800c9a4 <_localeconv_r>:
 800c9a4:	4800      	ldr	r0, [pc, #0]	; (800c9a8 <_localeconv_r+0x4>)
 800c9a6:	4770      	bx	lr
 800c9a8:	20000164 	.word	0x20000164

0800c9ac <__retarget_lock_init_recursive>:
 800c9ac:	4770      	bx	lr

0800c9ae <__retarget_lock_acquire_recursive>:
 800c9ae:	4770      	bx	lr

0800c9b0 <__retarget_lock_release_recursive>:
 800c9b0:	4770      	bx	lr

0800c9b2 <__swhatbuf_r>:
 800c9b2:	b570      	push	{r4, r5, r6, lr}
 800c9b4:	460e      	mov	r6, r1
 800c9b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9ba:	2900      	cmp	r1, #0
 800c9bc:	b096      	sub	sp, #88	; 0x58
 800c9be:	4614      	mov	r4, r2
 800c9c0:	461d      	mov	r5, r3
 800c9c2:	da08      	bge.n	800c9d6 <__swhatbuf_r+0x24>
 800c9c4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800c9c8:	2200      	movs	r2, #0
 800c9ca:	602a      	str	r2, [r5, #0]
 800c9cc:	061a      	lsls	r2, r3, #24
 800c9ce:	d410      	bmi.n	800c9f2 <__swhatbuf_r+0x40>
 800c9d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c9d4:	e00e      	b.n	800c9f4 <__swhatbuf_r+0x42>
 800c9d6:	466a      	mov	r2, sp
 800c9d8:	f000 fee2 	bl	800d7a0 <_fstat_r>
 800c9dc:	2800      	cmp	r0, #0
 800c9de:	dbf1      	blt.n	800c9c4 <__swhatbuf_r+0x12>
 800c9e0:	9a01      	ldr	r2, [sp, #4]
 800c9e2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c9e6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c9ea:	425a      	negs	r2, r3
 800c9ec:	415a      	adcs	r2, r3
 800c9ee:	602a      	str	r2, [r5, #0]
 800c9f0:	e7ee      	b.n	800c9d0 <__swhatbuf_r+0x1e>
 800c9f2:	2340      	movs	r3, #64	; 0x40
 800c9f4:	2000      	movs	r0, #0
 800c9f6:	6023      	str	r3, [r4, #0]
 800c9f8:	b016      	add	sp, #88	; 0x58
 800c9fa:	bd70      	pop	{r4, r5, r6, pc}

0800c9fc <__smakebuf_r>:
 800c9fc:	898b      	ldrh	r3, [r1, #12]
 800c9fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ca00:	079d      	lsls	r5, r3, #30
 800ca02:	4606      	mov	r6, r0
 800ca04:	460c      	mov	r4, r1
 800ca06:	d507      	bpl.n	800ca18 <__smakebuf_r+0x1c>
 800ca08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ca0c:	6023      	str	r3, [r4, #0]
 800ca0e:	6123      	str	r3, [r4, #16]
 800ca10:	2301      	movs	r3, #1
 800ca12:	6163      	str	r3, [r4, #20]
 800ca14:	b002      	add	sp, #8
 800ca16:	bd70      	pop	{r4, r5, r6, pc}
 800ca18:	ab01      	add	r3, sp, #4
 800ca1a:	466a      	mov	r2, sp
 800ca1c:	f7ff ffc9 	bl	800c9b2 <__swhatbuf_r>
 800ca20:	9900      	ldr	r1, [sp, #0]
 800ca22:	4605      	mov	r5, r0
 800ca24:	4630      	mov	r0, r6
 800ca26:	f000 fc45 	bl	800d2b4 <_malloc_r>
 800ca2a:	b948      	cbnz	r0, 800ca40 <__smakebuf_r+0x44>
 800ca2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca30:	059a      	lsls	r2, r3, #22
 800ca32:	d4ef      	bmi.n	800ca14 <__smakebuf_r+0x18>
 800ca34:	f023 0303 	bic.w	r3, r3, #3
 800ca38:	f043 0302 	orr.w	r3, r3, #2
 800ca3c:	81a3      	strh	r3, [r4, #12]
 800ca3e:	e7e3      	b.n	800ca08 <__smakebuf_r+0xc>
 800ca40:	4b0d      	ldr	r3, [pc, #52]	; (800ca78 <__smakebuf_r+0x7c>)
 800ca42:	62b3      	str	r3, [r6, #40]	; 0x28
 800ca44:	89a3      	ldrh	r3, [r4, #12]
 800ca46:	6020      	str	r0, [r4, #0]
 800ca48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca4c:	81a3      	strh	r3, [r4, #12]
 800ca4e:	9b00      	ldr	r3, [sp, #0]
 800ca50:	6163      	str	r3, [r4, #20]
 800ca52:	9b01      	ldr	r3, [sp, #4]
 800ca54:	6120      	str	r0, [r4, #16]
 800ca56:	b15b      	cbz	r3, 800ca70 <__smakebuf_r+0x74>
 800ca58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ca5c:	4630      	mov	r0, r6
 800ca5e:	f000 feb1 	bl	800d7c4 <_isatty_r>
 800ca62:	b128      	cbz	r0, 800ca70 <__smakebuf_r+0x74>
 800ca64:	89a3      	ldrh	r3, [r4, #12]
 800ca66:	f023 0303 	bic.w	r3, r3, #3
 800ca6a:	f043 0301 	orr.w	r3, r3, #1
 800ca6e:	81a3      	strh	r3, [r4, #12]
 800ca70:	89a0      	ldrh	r0, [r4, #12]
 800ca72:	4305      	orrs	r5, r0
 800ca74:	81a5      	strh	r5, [r4, #12]
 800ca76:	e7cd      	b.n	800ca14 <__smakebuf_r+0x18>
 800ca78:	0800c801 	.word	0x0800c801

0800ca7c <malloc>:
 800ca7c:	4b02      	ldr	r3, [pc, #8]	; (800ca88 <malloc+0xc>)
 800ca7e:	4601      	mov	r1, r0
 800ca80:	6818      	ldr	r0, [r3, #0]
 800ca82:	f000 bc17 	b.w	800d2b4 <_malloc_r>
 800ca86:	bf00      	nop
 800ca88:	20000010 	.word	0x20000010

0800ca8c <memcpy>:
 800ca8c:	440a      	add	r2, r1
 800ca8e:	4291      	cmp	r1, r2
 800ca90:	f100 33ff 	add.w	r3, r0, #4294967295
 800ca94:	d100      	bne.n	800ca98 <memcpy+0xc>
 800ca96:	4770      	bx	lr
 800ca98:	b510      	push	{r4, lr}
 800ca9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ca9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800caa2:	4291      	cmp	r1, r2
 800caa4:	d1f9      	bne.n	800ca9a <memcpy+0xe>
 800caa6:	bd10      	pop	{r4, pc}

0800caa8 <_Balloc>:
 800caa8:	b570      	push	{r4, r5, r6, lr}
 800caaa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800caac:	4604      	mov	r4, r0
 800caae:	460d      	mov	r5, r1
 800cab0:	b976      	cbnz	r6, 800cad0 <_Balloc+0x28>
 800cab2:	2010      	movs	r0, #16
 800cab4:	f7ff ffe2 	bl	800ca7c <malloc>
 800cab8:	4602      	mov	r2, r0
 800caba:	6260      	str	r0, [r4, #36]	; 0x24
 800cabc:	b920      	cbnz	r0, 800cac8 <_Balloc+0x20>
 800cabe:	4b18      	ldr	r3, [pc, #96]	; (800cb20 <_Balloc+0x78>)
 800cac0:	4818      	ldr	r0, [pc, #96]	; (800cb24 <_Balloc+0x7c>)
 800cac2:	2166      	movs	r1, #102	; 0x66
 800cac4:	f000 fe2c 	bl	800d720 <__assert_func>
 800cac8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cacc:	6006      	str	r6, [r0, #0]
 800cace:	60c6      	str	r6, [r0, #12]
 800cad0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cad2:	68f3      	ldr	r3, [r6, #12]
 800cad4:	b183      	cbz	r3, 800caf8 <_Balloc+0x50>
 800cad6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cad8:	68db      	ldr	r3, [r3, #12]
 800cada:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cade:	b9b8      	cbnz	r0, 800cb10 <_Balloc+0x68>
 800cae0:	2101      	movs	r1, #1
 800cae2:	fa01 f605 	lsl.w	r6, r1, r5
 800cae6:	1d72      	adds	r2, r6, #5
 800cae8:	0092      	lsls	r2, r2, #2
 800caea:	4620      	mov	r0, r4
 800caec:	f000 fb60 	bl	800d1b0 <_calloc_r>
 800caf0:	b160      	cbz	r0, 800cb0c <_Balloc+0x64>
 800caf2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800caf6:	e00e      	b.n	800cb16 <_Balloc+0x6e>
 800caf8:	2221      	movs	r2, #33	; 0x21
 800cafa:	2104      	movs	r1, #4
 800cafc:	4620      	mov	r0, r4
 800cafe:	f000 fb57 	bl	800d1b0 <_calloc_r>
 800cb02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cb04:	60f0      	str	r0, [r6, #12]
 800cb06:	68db      	ldr	r3, [r3, #12]
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d1e4      	bne.n	800cad6 <_Balloc+0x2e>
 800cb0c:	2000      	movs	r0, #0
 800cb0e:	bd70      	pop	{r4, r5, r6, pc}
 800cb10:	6802      	ldr	r2, [r0, #0]
 800cb12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cb16:	2300      	movs	r3, #0
 800cb18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cb1c:	e7f7      	b.n	800cb0e <_Balloc+0x66>
 800cb1e:	bf00      	nop
 800cb20:	0800e359 	.word	0x0800e359
 800cb24:	0800e43c 	.word	0x0800e43c

0800cb28 <_Bfree>:
 800cb28:	b570      	push	{r4, r5, r6, lr}
 800cb2a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800cb2c:	4605      	mov	r5, r0
 800cb2e:	460c      	mov	r4, r1
 800cb30:	b976      	cbnz	r6, 800cb50 <_Bfree+0x28>
 800cb32:	2010      	movs	r0, #16
 800cb34:	f7ff ffa2 	bl	800ca7c <malloc>
 800cb38:	4602      	mov	r2, r0
 800cb3a:	6268      	str	r0, [r5, #36]	; 0x24
 800cb3c:	b920      	cbnz	r0, 800cb48 <_Bfree+0x20>
 800cb3e:	4b09      	ldr	r3, [pc, #36]	; (800cb64 <_Bfree+0x3c>)
 800cb40:	4809      	ldr	r0, [pc, #36]	; (800cb68 <_Bfree+0x40>)
 800cb42:	218a      	movs	r1, #138	; 0x8a
 800cb44:	f000 fdec 	bl	800d720 <__assert_func>
 800cb48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cb4c:	6006      	str	r6, [r0, #0]
 800cb4e:	60c6      	str	r6, [r0, #12]
 800cb50:	b13c      	cbz	r4, 800cb62 <_Bfree+0x3a>
 800cb52:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800cb54:	6862      	ldr	r2, [r4, #4]
 800cb56:	68db      	ldr	r3, [r3, #12]
 800cb58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cb5c:	6021      	str	r1, [r4, #0]
 800cb5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cb62:	bd70      	pop	{r4, r5, r6, pc}
 800cb64:	0800e359 	.word	0x0800e359
 800cb68:	0800e43c 	.word	0x0800e43c

0800cb6c <__multadd>:
 800cb6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb70:	690d      	ldr	r5, [r1, #16]
 800cb72:	4607      	mov	r7, r0
 800cb74:	460c      	mov	r4, r1
 800cb76:	461e      	mov	r6, r3
 800cb78:	f101 0c14 	add.w	ip, r1, #20
 800cb7c:	2000      	movs	r0, #0
 800cb7e:	f8dc 3000 	ldr.w	r3, [ip]
 800cb82:	b299      	uxth	r1, r3
 800cb84:	fb02 6101 	mla	r1, r2, r1, r6
 800cb88:	0c1e      	lsrs	r6, r3, #16
 800cb8a:	0c0b      	lsrs	r3, r1, #16
 800cb8c:	fb02 3306 	mla	r3, r2, r6, r3
 800cb90:	b289      	uxth	r1, r1
 800cb92:	3001      	adds	r0, #1
 800cb94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cb98:	4285      	cmp	r5, r0
 800cb9a:	f84c 1b04 	str.w	r1, [ip], #4
 800cb9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cba2:	dcec      	bgt.n	800cb7e <__multadd+0x12>
 800cba4:	b30e      	cbz	r6, 800cbea <__multadd+0x7e>
 800cba6:	68a3      	ldr	r3, [r4, #8]
 800cba8:	42ab      	cmp	r3, r5
 800cbaa:	dc19      	bgt.n	800cbe0 <__multadd+0x74>
 800cbac:	6861      	ldr	r1, [r4, #4]
 800cbae:	4638      	mov	r0, r7
 800cbb0:	3101      	adds	r1, #1
 800cbb2:	f7ff ff79 	bl	800caa8 <_Balloc>
 800cbb6:	4680      	mov	r8, r0
 800cbb8:	b928      	cbnz	r0, 800cbc6 <__multadd+0x5a>
 800cbba:	4602      	mov	r2, r0
 800cbbc:	4b0c      	ldr	r3, [pc, #48]	; (800cbf0 <__multadd+0x84>)
 800cbbe:	480d      	ldr	r0, [pc, #52]	; (800cbf4 <__multadd+0x88>)
 800cbc0:	21b5      	movs	r1, #181	; 0xb5
 800cbc2:	f000 fdad 	bl	800d720 <__assert_func>
 800cbc6:	6922      	ldr	r2, [r4, #16]
 800cbc8:	3202      	adds	r2, #2
 800cbca:	f104 010c 	add.w	r1, r4, #12
 800cbce:	0092      	lsls	r2, r2, #2
 800cbd0:	300c      	adds	r0, #12
 800cbd2:	f7ff ff5b 	bl	800ca8c <memcpy>
 800cbd6:	4621      	mov	r1, r4
 800cbd8:	4638      	mov	r0, r7
 800cbda:	f7ff ffa5 	bl	800cb28 <_Bfree>
 800cbde:	4644      	mov	r4, r8
 800cbe0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cbe4:	3501      	adds	r5, #1
 800cbe6:	615e      	str	r6, [r3, #20]
 800cbe8:	6125      	str	r5, [r4, #16]
 800cbea:	4620      	mov	r0, r4
 800cbec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbf0:	0800e3cb 	.word	0x0800e3cb
 800cbf4:	0800e43c 	.word	0x0800e43c

0800cbf8 <__hi0bits>:
 800cbf8:	0c03      	lsrs	r3, r0, #16
 800cbfa:	041b      	lsls	r3, r3, #16
 800cbfc:	b9d3      	cbnz	r3, 800cc34 <__hi0bits+0x3c>
 800cbfe:	0400      	lsls	r0, r0, #16
 800cc00:	2310      	movs	r3, #16
 800cc02:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cc06:	bf04      	itt	eq
 800cc08:	0200      	lsleq	r0, r0, #8
 800cc0a:	3308      	addeq	r3, #8
 800cc0c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cc10:	bf04      	itt	eq
 800cc12:	0100      	lsleq	r0, r0, #4
 800cc14:	3304      	addeq	r3, #4
 800cc16:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cc1a:	bf04      	itt	eq
 800cc1c:	0080      	lsleq	r0, r0, #2
 800cc1e:	3302      	addeq	r3, #2
 800cc20:	2800      	cmp	r0, #0
 800cc22:	db05      	blt.n	800cc30 <__hi0bits+0x38>
 800cc24:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cc28:	f103 0301 	add.w	r3, r3, #1
 800cc2c:	bf08      	it	eq
 800cc2e:	2320      	moveq	r3, #32
 800cc30:	4618      	mov	r0, r3
 800cc32:	4770      	bx	lr
 800cc34:	2300      	movs	r3, #0
 800cc36:	e7e4      	b.n	800cc02 <__hi0bits+0xa>

0800cc38 <__lo0bits>:
 800cc38:	6803      	ldr	r3, [r0, #0]
 800cc3a:	f013 0207 	ands.w	r2, r3, #7
 800cc3e:	4601      	mov	r1, r0
 800cc40:	d00b      	beq.n	800cc5a <__lo0bits+0x22>
 800cc42:	07da      	lsls	r2, r3, #31
 800cc44:	d423      	bmi.n	800cc8e <__lo0bits+0x56>
 800cc46:	0798      	lsls	r0, r3, #30
 800cc48:	bf49      	itett	mi
 800cc4a:	085b      	lsrmi	r3, r3, #1
 800cc4c:	089b      	lsrpl	r3, r3, #2
 800cc4e:	2001      	movmi	r0, #1
 800cc50:	600b      	strmi	r3, [r1, #0]
 800cc52:	bf5c      	itt	pl
 800cc54:	600b      	strpl	r3, [r1, #0]
 800cc56:	2002      	movpl	r0, #2
 800cc58:	4770      	bx	lr
 800cc5a:	b298      	uxth	r0, r3
 800cc5c:	b9a8      	cbnz	r0, 800cc8a <__lo0bits+0x52>
 800cc5e:	0c1b      	lsrs	r3, r3, #16
 800cc60:	2010      	movs	r0, #16
 800cc62:	b2da      	uxtb	r2, r3
 800cc64:	b90a      	cbnz	r2, 800cc6a <__lo0bits+0x32>
 800cc66:	3008      	adds	r0, #8
 800cc68:	0a1b      	lsrs	r3, r3, #8
 800cc6a:	071a      	lsls	r2, r3, #28
 800cc6c:	bf04      	itt	eq
 800cc6e:	091b      	lsreq	r3, r3, #4
 800cc70:	3004      	addeq	r0, #4
 800cc72:	079a      	lsls	r2, r3, #30
 800cc74:	bf04      	itt	eq
 800cc76:	089b      	lsreq	r3, r3, #2
 800cc78:	3002      	addeq	r0, #2
 800cc7a:	07da      	lsls	r2, r3, #31
 800cc7c:	d403      	bmi.n	800cc86 <__lo0bits+0x4e>
 800cc7e:	085b      	lsrs	r3, r3, #1
 800cc80:	f100 0001 	add.w	r0, r0, #1
 800cc84:	d005      	beq.n	800cc92 <__lo0bits+0x5a>
 800cc86:	600b      	str	r3, [r1, #0]
 800cc88:	4770      	bx	lr
 800cc8a:	4610      	mov	r0, r2
 800cc8c:	e7e9      	b.n	800cc62 <__lo0bits+0x2a>
 800cc8e:	2000      	movs	r0, #0
 800cc90:	4770      	bx	lr
 800cc92:	2020      	movs	r0, #32
 800cc94:	4770      	bx	lr
	...

0800cc98 <__i2b>:
 800cc98:	b510      	push	{r4, lr}
 800cc9a:	460c      	mov	r4, r1
 800cc9c:	2101      	movs	r1, #1
 800cc9e:	f7ff ff03 	bl	800caa8 <_Balloc>
 800cca2:	4602      	mov	r2, r0
 800cca4:	b928      	cbnz	r0, 800ccb2 <__i2b+0x1a>
 800cca6:	4b05      	ldr	r3, [pc, #20]	; (800ccbc <__i2b+0x24>)
 800cca8:	4805      	ldr	r0, [pc, #20]	; (800ccc0 <__i2b+0x28>)
 800ccaa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800ccae:	f000 fd37 	bl	800d720 <__assert_func>
 800ccb2:	2301      	movs	r3, #1
 800ccb4:	6144      	str	r4, [r0, #20]
 800ccb6:	6103      	str	r3, [r0, #16]
 800ccb8:	bd10      	pop	{r4, pc}
 800ccba:	bf00      	nop
 800ccbc:	0800e3cb 	.word	0x0800e3cb
 800ccc0:	0800e43c 	.word	0x0800e43c

0800ccc4 <__multiply>:
 800ccc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccc8:	4691      	mov	r9, r2
 800ccca:	690a      	ldr	r2, [r1, #16]
 800cccc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ccd0:	429a      	cmp	r2, r3
 800ccd2:	bfb8      	it	lt
 800ccd4:	460b      	movlt	r3, r1
 800ccd6:	460c      	mov	r4, r1
 800ccd8:	bfbc      	itt	lt
 800ccda:	464c      	movlt	r4, r9
 800ccdc:	4699      	movlt	r9, r3
 800ccde:	6927      	ldr	r7, [r4, #16]
 800cce0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cce4:	68a3      	ldr	r3, [r4, #8]
 800cce6:	6861      	ldr	r1, [r4, #4]
 800cce8:	eb07 060a 	add.w	r6, r7, sl
 800ccec:	42b3      	cmp	r3, r6
 800ccee:	b085      	sub	sp, #20
 800ccf0:	bfb8      	it	lt
 800ccf2:	3101      	addlt	r1, #1
 800ccf4:	f7ff fed8 	bl	800caa8 <_Balloc>
 800ccf8:	b930      	cbnz	r0, 800cd08 <__multiply+0x44>
 800ccfa:	4602      	mov	r2, r0
 800ccfc:	4b44      	ldr	r3, [pc, #272]	; (800ce10 <__multiply+0x14c>)
 800ccfe:	4845      	ldr	r0, [pc, #276]	; (800ce14 <__multiply+0x150>)
 800cd00:	f240 115d 	movw	r1, #349	; 0x15d
 800cd04:	f000 fd0c 	bl	800d720 <__assert_func>
 800cd08:	f100 0514 	add.w	r5, r0, #20
 800cd0c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cd10:	462b      	mov	r3, r5
 800cd12:	2200      	movs	r2, #0
 800cd14:	4543      	cmp	r3, r8
 800cd16:	d321      	bcc.n	800cd5c <__multiply+0x98>
 800cd18:	f104 0314 	add.w	r3, r4, #20
 800cd1c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800cd20:	f109 0314 	add.w	r3, r9, #20
 800cd24:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800cd28:	9202      	str	r2, [sp, #8]
 800cd2a:	1b3a      	subs	r2, r7, r4
 800cd2c:	3a15      	subs	r2, #21
 800cd2e:	f022 0203 	bic.w	r2, r2, #3
 800cd32:	3204      	adds	r2, #4
 800cd34:	f104 0115 	add.w	r1, r4, #21
 800cd38:	428f      	cmp	r7, r1
 800cd3a:	bf38      	it	cc
 800cd3c:	2204      	movcc	r2, #4
 800cd3e:	9201      	str	r2, [sp, #4]
 800cd40:	9a02      	ldr	r2, [sp, #8]
 800cd42:	9303      	str	r3, [sp, #12]
 800cd44:	429a      	cmp	r2, r3
 800cd46:	d80c      	bhi.n	800cd62 <__multiply+0x9e>
 800cd48:	2e00      	cmp	r6, #0
 800cd4a:	dd03      	ble.n	800cd54 <__multiply+0x90>
 800cd4c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	d05a      	beq.n	800ce0a <__multiply+0x146>
 800cd54:	6106      	str	r6, [r0, #16]
 800cd56:	b005      	add	sp, #20
 800cd58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd5c:	f843 2b04 	str.w	r2, [r3], #4
 800cd60:	e7d8      	b.n	800cd14 <__multiply+0x50>
 800cd62:	f8b3 a000 	ldrh.w	sl, [r3]
 800cd66:	f1ba 0f00 	cmp.w	sl, #0
 800cd6a:	d024      	beq.n	800cdb6 <__multiply+0xf2>
 800cd6c:	f104 0e14 	add.w	lr, r4, #20
 800cd70:	46a9      	mov	r9, r5
 800cd72:	f04f 0c00 	mov.w	ip, #0
 800cd76:	f85e 2b04 	ldr.w	r2, [lr], #4
 800cd7a:	f8d9 1000 	ldr.w	r1, [r9]
 800cd7e:	fa1f fb82 	uxth.w	fp, r2
 800cd82:	b289      	uxth	r1, r1
 800cd84:	fb0a 110b 	mla	r1, sl, fp, r1
 800cd88:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800cd8c:	f8d9 2000 	ldr.w	r2, [r9]
 800cd90:	4461      	add	r1, ip
 800cd92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cd96:	fb0a c20b 	mla	r2, sl, fp, ip
 800cd9a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cd9e:	b289      	uxth	r1, r1
 800cda0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800cda4:	4577      	cmp	r7, lr
 800cda6:	f849 1b04 	str.w	r1, [r9], #4
 800cdaa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cdae:	d8e2      	bhi.n	800cd76 <__multiply+0xb2>
 800cdb0:	9a01      	ldr	r2, [sp, #4]
 800cdb2:	f845 c002 	str.w	ip, [r5, r2]
 800cdb6:	9a03      	ldr	r2, [sp, #12]
 800cdb8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800cdbc:	3304      	adds	r3, #4
 800cdbe:	f1b9 0f00 	cmp.w	r9, #0
 800cdc2:	d020      	beq.n	800ce06 <__multiply+0x142>
 800cdc4:	6829      	ldr	r1, [r5, #0]
 800cdc6:	f104 0c14 	add.w	ip, r4, #20
 800cdca:	46ae      	mov	lr, r5
 800cdcc:	f04f 0a00 	mov.w	sl, #0
 800cdd0:	f8bc b000 	ldrh.w	fp, [ip]
 800cdd4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800cdd8:	fb09 220b 	mla	r2, r9, fp, r2
 800cddc:	4492      	add	sl, r2
 800cdde:	b289      	uxth	r1, r1
 800cde0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800cde4:	f84e 1b04 	str.w	r1, [lr], #4
 800cde8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cdec:	f8be 1000 	ldrh.w	r1, [lr]
 800cdf0:	0c12      	lsrs	r2, r2, #16
 800cdf2:	fb09 1102 	mla	r1, r9, r2, r1
 800cdf6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800cdfa:	4567      	cmp	r7, ip
 800cdfc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ce00:	d8e6      	bhi.n	800cdd0 <__multiply+0x10c>
 800ce02:	9a01      	ldr	r2, [sp, #4]
 800ce04:	50a9      	str	r1, [r5, r2]
 800ce06:	3504      	adds	r5, #4
 800ce08:	e79a      	b.n	800cd40 <__multiply+0x7c>
 800ce0a:	3e01      	subs	r6, #1
 800ce0c:	e79c      	b.n	800cd48 <__multiply+0x84>
 800ce0e:	bf00      	nop
 800ce10:	0800e3cb 	.word	0x0800e3cb
 800ce14:	0800e43c 	.word	0x0800e43c

0800ce18 <__pow5mult>:
 800ce18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce1c:	4615      	mov	r5, r2
 800ce1e:	f012 0203 	ands.w	r2, r2, #3
 800ce22:	4606      	mov	r6, r0
 800ce24:	460f      	mov	r7, r1
 800ce26:	d007      	beq.n	800ce38 <__pow5mult+0x20>
 800ce28:	4c25      	ldr	r4, [pc, #148]	; (800cec0 <__pow5mult+0xa8>)
 800ce2a:	3a01      	subs	r2, #1
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ce32:	f7ff fe9b 	bl	800cb6c <__multadd>
 800ce36:	4607      	mov	r7, r0
 800ce38:	10ad      	asrs	r5, r5, #2
 800ce3a:	d03d      	beq.n	800ceb8 <__pow5mult+0xa0>
 800ce3c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ce3e:	b97c      	cbnz	r4, 800ce60 <__pow5mult+0x48>
 800ce40:	2010      	movs	r0, #16
 800ce42:	f7ff fe1b 	bl	800ca7c <malloc>
 800ce46:	4602      	mov	r2, r0
 800ce48:	6270      	str	r0, [r6, #36]	; 0x24
 800ce4a:	b928      	cbnz	r0, 800ce58 <__pow5mult+0x40>
 800ce4c:	4b1d      	ldr	r3, [pc, #116]	; (800cec4 <__pow5mult+0xac>)
 800ce4e:	481e      	ldr	r0, [pc, #120]	; (800cec8 <__pow5mult+0xb0>)
 800ce50:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ce54:	f000 fc64 	bl	800d720 <__assert_func>
 800ce58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ce5c:	6004      	str	r4, [r0, #0]
 800ce5e:	60c4      	str	r4, [r0, #12]
 800ce60:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ce64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ce68:	b94c      	cbnz	r4, 800ce7e <__pow5mult+0x66>
 800ce6a:	f240 2171 	movw	r1, #625	; 0x271
 800ce6e:	4630      	mov	r0, r6
 800ce70:	f7ff ff12 	bl	800cc98 <__i2b>
 800ce74:	2300      	movs	r3, #0
 800ce76:	f8c8 0008 	str.w	r0, [r8, #8]
 800ce7a:	4604      	mov	r4, r0
 800ce7c:	6003      	str	r3, [r0, #0]
 800ce7e:	f04f 0900 	mov.w	r9, #0
 800ce82:	07eb      	lsls	r3, r5, #31
 800ce84:	d50a      	bpl.n	800ce9c <__pow5mult+0x84>
 800ce86:	4639      	mov	r1, r7
 800ce88:	4622      	mov	r2, r4
 800ce8a:	4630      	mov	r0, r6
 800ce8c:	f7ff ff1a 	bl	800ccc4 <__multiply>
 800ce90:	4639      	mov	r1, r7
 800ce92:	4680      	mov	r8, r0
 800ce94:	4630      	mov	r0, r6
 800ce96:	f7ff fe47 	bl	800cb28 <_Bfree>
 800ce9a:	4647      	mov	r7, r8
 800ce9c:	106d      	asrs	r5, r5, #1
 800ce9e:	d00b      	beq.n	800ceb8 <__pow5mult+0xa0>
 800cea0:	6820      	ldr	r0, [r4, #0]
 800cea2:	b938      	cbnz	r0, 800ceb4 <__pow5mult+0x9c>
 800cea4:	4622      	mov	r2, r4
 800cea6:	4621      	mov	r1, r4
 800cea8:	4630      	mov	r0, r6
 800ceaa:	f7ff ff0b 	bl	800ccc4 <__multiply>
 800ceae:	6020      	str	r0, [r4, #0]
 800ceb0:	f8c0 9000 	str.w	r9, [r0]
 800ceb4:	4604      	mov	r4, r0
 800ceb6:	e7e4      	b.n	800ce82 <__pow5mult+0x6a>
 800ceb8:	4638      	mov	r0, r7
 800ceba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cebe:	bf00      	nop
 800cec0:	0800e588 	.word	0x0800e588
 800cec4:	0800e359 	.word	0x0800e359
 800cec8:	0800e43c 	.word	0x0800e43c

0800cecc <__lshift>:
 800cecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ced0:	460c      	mov	r4, r1
 800ced2:	6849      	ldr	r1, [r1, #4]
 800ced4:	6923      	ldr	r3, [r4, #16]
 800ced6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ceda:	68a3      	ldr	r3, [r4, #8]
 800cedc:	4607      	mov	r7, r0
 800cede:	4691      	mov	r9, r2
 800cee0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cee4:	f108 0601 	add.w	r6, r8, #1
 800cee8:	42b3      	cmp	r3, r6
 800ceea:	db0b      	blt.n	800cf04 <__lshift+0x38>
 800ceec:	4638      	mov	r0, r7
 800ceee:	f7ff fddb 	bl	800caa8 <_Balloc>
 800cef2:	4605      	mov	r5, r0
 800cef4:	b948      	cbnz	r0, 800cf0a <__lshift+0x3e>
 800cef6:	4602      	mov	r2, r0
 800cef8:	4b2a      	ldr	r3, [pc, #168]	; (800cfa4 <__lshift+0xd8>)
 800cefa:	482b      	ldr	r0, [pc, #172]	; (800cfa8 <__lshift+0xdc>)
 800cefc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800cf00:	f000 fc0e 	bl	800d720 <__assert_func>
 800cf04:	3101      	adds	r1, #1
 800cf06:	005b      	lsls	r3, r3, #1
 800cf08:	e7ee      	b.n	800cee8 <__lshift+0x1c>
 800cf0a:	2300      	movs	r3, #0
 800cf0c:	f100 0114 	add.w	r1, r0, #20
 800cf10:	f100 0210 	add.w	r2, r0, #16
 800cf14:	4618      	mov	r0, r3
 800cf16:	4553      	cmp	r3, sl
 800cf18:	db37      	blt.n	800cf8a <__lshift+0xbe>
 800cf1a:	6920      	ldr	r0, [r4, #16]
 800cf1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cf20:	f104 0314 	add.w	r3, r4, #20
 800cf24:	f019 091f 	ands.w	r9, r9, #31
 800cf28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cf2c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800cf30:	d02f      	beq.n	800cf92 <__lshift+0xc6>
 800cf32:	f1c9 0e20 	rsb	lr, r9, #32
 800cf36:	468a      	mov	sl, r1
 800cf38:	f04f 0c00 	mov.w	ip, #0
 800cf3c:	681a      	ldr	r2, [r3, #0]
 800cf3e:	fa02 f209 	lsl.w	r2, r2, r9
 800cf42:	ea42 020c 	orr.w	r2, r2, ip
 800cf46:	f84a 2b04 	str.w	r2, [sl], #4
 800cf4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf4e:	4298      	cmp	r0, r3
 800cf50:	fa22 fc0e 	lsr.w	ip, r2, lr
 800cf54:	d8f2      	bhi.n	800cf3c <__lshift+0x70>
 800cf56:	1b03      	subs	r3, r0, r4
 800cf58:	3b15      	subs	r3, #21
 800cf5a:	f023 0303 	bic.w	r3, r3, #3
 800cf5e:	3304      	adds	r3, #4
 800cf60:	f104 0215 	add.w	r2, r4, #21
 800cf64:	4290      	cmp	r0, r2
 800cf66:	bf38      	it	cc
 800cf68:	2304      	movcc	r3, #4
 800cf6a:	f841 c003 	str.w	ip, [r1, r3]
 800cf6e:	f1bc 0f00 	cmp.w	ip, #0
 800cf72:	d001      	beq.n	800cf78 <__lshift+0xac>
 800cf74:	f108 0602 	add.w	r6, r8, #2
 800cf78:	3e01      	subs	r6, #1
 800cf7a:	4638      	mov	r0, r7
 800cf7c:	612e      	str	r6, [r5, #16]
 800cf7e:	4621      	mov	r1, r4
 800cf80:	f7ff fdd2 	bl	800cb28 <_Bfree>
 800cf84:	4628      	mov	r0, r5
 800cf86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf8a:	f842 0f04 	str.w	r0, [r2, #4]!
 800cf8e:	3301      	adds	r3, #1
 800cf90:	e7c1      	b.n	800cf16 <__lshift+0x4a>
 800cf92:	3904      	subs	r1, #4
 800cf94:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf98:	f841 2f04 	str.w	r2, [r1, #4]!
 800cf9c:	4298      	cmp	r0, r3
 800cf9e:	d8f9      	bhi.n	800cf94 <__lshift+0xc8>
 800cfa0:	e7ea      	b.n	800cf78 <__lshift+0xac>
 800cfa2:	bf00      	nop
 800cfa4:	0800e3cb 	.word	0x0800e3cb
 800cfa8:	0800e43c 	.word	0x0800e43c

0800cfac <__mcmp>:
 800cfac:	b530      	push	{r4, r5, lr}
 800cfae:	6902      	ldr	r2, [r0, #16]
 800cfb0:	690c      	ldr	r4, [r1, #16]
 800cfb2:	1b12      	subs	r2, r2, r4
 800cfb4:	d10e      	bne.n	800cfd4 <__mcmp+0x28>
 800cfb6:	f100 0314 	add.w	r3, r0, #20
 800cfba:	3114      	adds	r1, #20
 800cfbc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cfc0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cfc4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cfc8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cfcc:	42a5      	cmp	r5, r4
 800cfce:	d003      	beq.n	800cfd8 <__mcmp+0x2c>
 800cfd0:	d305      	bcc.n	800cfde <__mcmp+0x32>
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	4610      	mov	r0, r2
 800cfd6:	bd30      	pop	{r4, r5, pc}
 800cfd8:	4283      	cmp	r3, r0
 800cfda:	d3f3      	bcc.n	800cfc4 <__mcmp+0x18>
 800cfdc:	e7fa      	b.n	800cfd4 <__mcmp+0x28>
 800cfde:	f04f 32ff 	mov.w	r2, #4294967295
 800cfe2:	e7f7      	b.n	800cfd4 <__mcmp+0x28>

0800cfe4 <__mdiff>:
 800cfe4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfe8:	460c      	mov	r4, r1
 800cfea:	4606      	mov	r6, r0
 800cfec:	4611      	mov	r1, r2
 800cfee:	4620      	mov	r0, r4
 800cff0:	4690      	mov	r8, r2
 800cff2:	f7ff ffdb 	bl	800cfac <__mcmp>
 800cff6:	1e05      	subs	r5, r0, #0
 800cff8:	d110      	bne.n	800d01c <__mdiff+0x38>
 800cffa:	4629      	mov	r1, r5
 800cffc:	4630      	mov	r0, r6
 800cffe:	f7ff fd53 	bl	800caa8 <_Balloc>
 800d002:	b930      	cbnz	r0, 800d012 <__mdiff+0x2e>
 800d004:	4b3a      	ldr	r3, [pc, #232]	; (800d0f0 <__mdiff+0x10c>)
 800d006:	4602      	mov	r2, r0
 800d008:	f240 2132 	movw	r1, #562	; 0x232
 800d00c:	4839      	ldr	r0, [pc, #228]	; (800d0f4 <__mdiff+0x110>)
 800d00e:	f000 fb87 	bl	800d720 <__assert_func>
 800d012:	2301      	movs	r3, #1
 800d014:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d018:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d01c:	bfa4      	itt	ge
 800d01e:	4643      	movge	r3, r8
 800d020:	46a0      	movge	r8, r4
 800d022:	4630      	mov	r0, r6
 800d024:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d028:	bfa6      	itte	ge
 800d02a:	461c      	movge	r4, r3
 800d02c:	2500      	movge	r5, #0
 800d02e:	2501      	movlt	r5, #1
 800d030:	f7ff fd3a 	bl	800caa8 <_Balloc>
 800d034:	b920      	cbnz	r0, 800d040 <__mdiff+0x5c>
 800d036:	4b2e      	ldr	r3, [pc, #184]	; (800d0f0 <__mdiff+0x10c>)
 800d038:	4602      	mov	r2, r0
 800d03a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d03e:	e7e5      	b.n	800d00c <__mdiff+0x28>
 800d040:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d044:	6926      	ldr	r6, [r4, #16]
 800d046:	60c5      	str	r5, [r0, #12]
 800d048:	f104 0914 	add.w	r9, r4, #20
 800d04c:	f108 0514 	add.w	r5, r8, #20
 800d050:	f100 0e14 	add.w	lr, r0, #20
 800d054:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d058:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d05c:	f108 0210 	add.w	r2, r8, #16
 800d060:	46f2      	mov	sl, lr
 800d062:	2100      	movs	r1, #0
 800d064:	f859 3b04 	ldr.w	r3, [r9], #4
 800d068:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d06c:	fa1f f883 	uxth.w	r8, r3
 800d070:	fa11 f18b 	uxtah	r1, r1, fp
 800d074:	0c1b      	lsrs	r3, r3, #16
 800d076:	eba1 0808 	sub.w	r8, r1, r8
 800d07a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d07e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d082:	fa1f f888 	uxth.w	r8, r8
 800d086:	1419      	asrs	r1, r3, #16
 800d088:	454e      	cmp	r6, r9
 800d08a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d08e:	f84a 3b04 	str.w	r3, [sl], #4
 800d092:	d8e7      	bhi.n	800d064 <__mdiff+0x80>
 800d094:	1b33      	subs	r3, r6, r4
 800d096:	3b15      	subs	r3, #21
 800d098:	f023 0303 	bic.w	r3, r3, #3
 800d09c:	3304      	adds	r3, #4
 800d09e:	3415      	adds	r4, #21
 800d0a0:	42a6      	cmp	r6, r4
 800d0a2:	bf38      	it	cc
 800d0a4:	2304      	movcc	r3, #4
 800d0a6:	441d      	add	r5, r3
 800d0a8:	4473      	add	r3, lr
 800d0aa:	469e      	mov	lr, r3
 800d0ac:	462e      	mov	r6, r5
 800d0ae:	4566      	cmp	r6, ip
 800d0b0:	d30e      	bcc.n	800d0d0 <__mdiff+0xec>
 800d0b2:	f10c 0203 	add.w	r2, ip, #3
 800d0b6:	1b52      	subs	r2, r2, r5
 800d0b8:	f022 0203 	bic.w	r2, r2, #3
 800d0bc:	3d03      	subs	r5, #3
 800d0be:	45ac      	cmp	ip, r5
 800d0c0:	bf38      	it	cc
 800d0c2:	2200      	movcc	r2, #0
 800d0c4:	441a      	add	r2, r3
 800d0c6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d0ca:	b17b      	cbz	r3, 800d0ec <__mdiff+0x108>
 800d0cc:	6107      	str	r7, [r0, #16]
 800d0ce:	e7a3      	b.n	800d018 <__mdiff+0x34>
 800d0d0:	f856 8b04 	ldr.w	r8, [r6], #4
 800d0d4:	fa11 f288 	uxtah	r2, r1, r8
 800d0d8:	1414      	asrs	r4, r2, #16
 800d0da:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d0de:	b292      	uxth	r2, r2
 800d0e0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d0e4:	f84e 2b04 	str.w	r2, [lr], #4
 800d0e8:	1421      	asrs	r1, r4, #16
 800d0ea:	e7e0      	b.n	800d0ae <__mdiff+0xca>
 800d0ec:	3f01      	subs	r7, #1
 800d0ee:	e7ea      	b.n	800d0c6 <__mdiff+0xe2>
 800d0f0:	0800e3cb 	.word	0x0800e3cb
 800d0f4:	0800e43c 	.word	0x0800e43c

0800d0f8 <__d2b>:
 800d0f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d0fc:	4689      	mov	r9, r1
 800d0fe:	2101      	movs	r1, #1
 800d100:	ec57 6b10 	vmov	r6, r7, d0
 800d104:	4690      	mov	r8, r2
 800d106:	f7ff fccf 	bl	800caa8 <_Balloc>
 800d10a:	4604      	mov	r4, r0
 800d10c:	b930      	cbnz	r0, 800d11c <__d2b+0x24>
 800d10e:	4602      	mov	r2, r0
 800d110:	4b25      	ldr	r3, [pc, #148]	; (800d1a8 <__d2b+0xb0>)
 800d112:	4826      	ldr	r0, [pc, #152]	; (800d1ac <__d2b+0xb4>)
 800d114:	f240 310a 	movw	r1, #778	; 0x30a
 800d118:	f000 fb02 	bl	800d720 <__assert_func>
 800d11c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d120:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d124:	bb35      	cbnz	r5, 800d174 <__d2b+0x7c>
 800d126:	2e00      	cmp	r6, #0
 800d128:	9301      	str	r3, [sp, #4]
 800d12a:	d028      	beq.n	800d17e <__d2b+0x86>
 800d12c:	4668      	mov	r0, sp
 800d12e:	9600      	str	r6, [sp, #0]
 800d130:	f7ff fd82 	bl	800cc38 <__lo0bits>
 800d134:	9900      	ldr	r1, [sp, #0]
 800d136:	b300      	cbz	r0, 800d17a <__d2b+0x82>
 800d138:	9a01      	ldr	r2, [sp, #4]
 800d13a:	f1c0 0320 	rsb	r3, r0, #32
 800d13e:	fa02 f303 	lsl.w	r3, r2, r3
 800d142:	430b      	orrs	r3, r1
 800d144:	40c2      	lsrs	r2, r0
 800d146:	6163      	str	r3, [r4, #20]
 800d148:	9201      	str	r2, [sp, #4]
 800d14a:	9b01      	ldr	r3, [sp, #4]
 800d14c:	61a3      	str	r3, [r4, #24]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	bf14      	ite	ne
 800d152:	2202      	movne	r2, #2
 800d154:	2201      	moveq	r2, #1
 800d156:	6122      	str	r2, [r4, #16]
 800d158:	b1d5      	cbz	r5, 800d190 <__d2b+0x98>
 800d15a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d15e:	4405      	add	r5, r0
 800d160:	f8c9 5000 	str.w	r5, [r9]
 800d164:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d168:	f8c8 0000 	str.w	r0, [r8]
 800d16c:	4620      	mov	r0, r4
 800d16e:	b003      	add	sp, #12
 800d170:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d174:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d178:	e7d5      	b.n	800d126 <__d2b+0x2e>
 800d17a:	6161      	str	r1, [r4, #20]
 800d17c:	e7e5      	b.n	800d14a <__d2b+0x52>
 800d17e:	a801      	add	r0, sp, #4
 800d180:	f7ff fd5a 	bl	800cc38 <__lo0bits>
 800d184:	9b01      	ldr	r3, [sp, #4]
 800d186:	6163      	str	r3, [r4, #20]
 800d188:	2201      	movs	r2, #1
 800d18a:	6122      	str	r2, [r4, #16]
 800d18c:	3020      	adds	r0, #32
 800d18e:	e7e3      	b.n	800d158 <__d2b+0x60>
 800d190:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d194:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d198:	f8c9 0000 	str.w	r0, [r9]
 800d19c:	6918      	ldr	r0, [r3, #16]
 800d19e:	f7ff fd2b 	bl	800cbf8 <__hi0bits>
 800d1a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d1a6:	e7df      	b.n	800d168 <__d2b+0x70>
 800d1a8:	0800e3cb 	.word	0x0800e3cb
 800d1ac:	0800e43c 	.word	0x0800e43c

0800d1b0 <_calloc_r>:
 800d1b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d1b2:	fba1 2402 	umull	r2, r4, r1, r2
 800d1b6:	b94c      	cbnz	r4, 800d1cc <_calloc_r+0x1c>
 800d1b8:	4611      	mov	r1, r2
 800d1ba:	9201      	str	r2, [sp, #4]
 800d1bc:	f000 f87a 	bl	800d2b4 <_malloc_r>
 800d1c0:	9a01      	ldr	r2, [sp, #4]
 800d1c2:	4605      	mov	r5, r0
 800d1c4:	b930      	cbnz	r0, 800d1d4 <_calloc_r+0x24>
 800d1c6:	4628      	mov	r0, r5
 800d1c8:	b003      	add	sp, #12
 800d1ca:	bd30      	pop	{r4, r5, pc}
 800d1cc:	220c      	movs	r2, #12
 800d1ce:	6002      	str	r2, [r0, #0]
 800d1d0:	2500      	movs	r5, #0
 800d1d2:	e7f8      	b.n	800d1c6 <_calloc_r+0x16>
 800d1d4:	4621      	mov	r1, r4
 800d1d6:	f7fd fe53 	bl	800ae80 <memset>
 800d1da:	e7f4      	b.n	800d1c6 <_calloc_r+0x16>

0800d1dc <_free_r>:
 800d1dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d1de:	2900      	cmp	r1, #0
 800d1e0:	d044      	beq.n	800d26c <_free_r+0x90>
 800d1e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d1e6:	9001      	str	r0, [sp, #4]
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	f1a1 0404 	sub.w	r4, r1, #4
 800d1ee:	bfb8      	it	lt
 800d1f0:	18e4      	addlt	r4, r4, r3
 800d1f2:	f000 fb35 	bl	800d860 <__malloc_lock>
 800d1f6:	4a1e      	ldr	r2, [pc, #120]	; (800d270 <_free_r+0x94>)
 800d1f8:	9801      	ldr	r0, [sp, #4]
 800d1fa:	6813      	ldr	r3, [r2, #0]
 800d1fc:	b933      	cbnz	r3, 800d20c <_free_r+0x30>
 800d1fe:	6063      	str	r3, [r4, #4]
 800d200:	6014      	str	r4, [r2, #0]
 800d202:	b003      	add	sp, #12
 800d204:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d208:	f000 bb30 	b.w	800d86c <__malloc_unlock>
 800d20c:	42a3      	cmp	r3, r4
 800d20e:	d908      	bls.n	800d222 <_free_r+0x46>
 800d210:	6825      	ldr	r5, [r4, #0]
 800d212:	1961      	adds	r1, r4, r5
 800d214:	428b      	cmp	r3, r1
 800d216:	bf01      	itttt	eq
 800d218:	6819      	ldreq	r1, [r3, #0]
 800d21a:	685b      	ldreq	r3, [r3, #4]
 800d21c:	1949      	addeq	r1, r1, r5
 800d21e:	6021      	streq	r1, [r4, #0]
 800d220:	e7ed      	b.n	800d1fe <_free_r+0x22>
 800d222:	461a      	mov	r2, r3
 800d224:	685b      	ldr	r3, [r3, #4]
 800d226:	b10b      	cbz	r3, 800d22c <_free_r+0x50>
 800d228:	42a3      	cmp	r3, r4
 800d22a:	d9fa      	bls.n	800d222 <_free_r+0x46>
 800d22c:	6811      	ldr	r1, [r2, #0]
 800d22e:	1855      	adds	r5, r2, r1
 800d230:	42a5      	cmp	r5, r4
 800d232:	d10b      	bne.n	800d24c <_free_r+0x70>
 800d234:	6824      	ldr	r4, [r4, #0]
 800d236:	4421      	add	r1, r4
 800d238:	1854      	adds	r4, r2, r1
 800d23a:	42a3      	cmp	r3, r4
 800d23c:	6011      	str	r1, [r2, #0]
 800d23e:	d1e0      	bne.n	800d202 <_free_r+0x26>
 800d240:	681c      	ldr	r4, [r3, #0]
 800d242:	685b      	ldr	r3, [r3, #4]
 800d244:	6053      	str	r3, [r2, #4]
 800d246:	4421      	add	r1, r4
 800d248:	6011      	str	r1, [r2, #0]
 800d24a:	e7da      	b.n	800d202 <_free_r+0x26>
 800d24c:	d902      	bls.n	800d254 <_free_r+0x78>
 800d24e:	230c      	movs	r3, #12
 800d250:	6003      	str	r3, [r0, #0]
 800d252:	e7d6      	b.n	800d202 <_free_r+0x26>
 800d254:	6825      	ldr	r5, [r4, #0]
 800d256:	1961      	adds	r1, r4, r5
 800d258:	428b      	cmp	r3, r1
 800d25a:	bf04      	itt	eq
 800d25c:	6819      	ldreq	r1, [r3, #0]
 800d25e:	685b      	ldreq	r3, [r3, #4]
 800d260:	6063      	str	r3, [r4, #4]
 800d262:	bf04      	itt	eq
 800d264:	1949      	addeq	r1, r1, r5
 800d266:	6021      	streq	r1, [r4, #0]
 800d268:	6054      	str	r4, [r2, #4]
 800d26a:	e7ca      	b.n	800d202 <_free_r+0x26>
 800d26c:	b003      	add	sp, #12
 800d26e:	bd30      	pop	{r4, r5, pc}
 800d270:	20000d70 	.word	0x20000d70

0800d274 <sbrk_aligned>:
 800d274:	b570      	push	{r4, r5, r6, lr}
 800d276:	4e0e      	ldr	r6, [pc, #56]	; (800d2b0 <sbrk_aligned+0x3c>)
 800d278:	460c      	mov	r4, r1
 800d27a:	6831      	ldr	r1, [r6, #0]
 800d27c:	4605      	mov	r5, r0
 800d27e:	b911      	cbnz	r1, 800d286 <sbrk_aligned+0x12>
 800d280:	f000 f9e8 	bl	800d654 <_sbrk_r>
 800d284:	6030      	str	r0, [r6, #0]
 800d286:	4621      	mov	r1, r4
 800d288:	4628      	mov	r0, r5
 800d28a:	f000 f9e3 	bl	800d654 <_sbrk_r>
 800d28e:	1c43      	adds	r3, r0, #1
 800d290:	d00a      	beq.n	800d2a8 <sbrk_aligned+0x34>
 800d292:	1cc4      	adds	r4, r0, #3
 800d294:	f024 0403 	bic.w	r4, r4, #3
 800d298:	42a0      	cmp	r0, r4
 800d29a:	d007      	beq.n	800d2ac <sbrk_aligned+0x38>
 800d29c:	1a21      	subs	r1, r4, r0
 800d29e:	4628      	mov	r0, r5
 800d2a0:	f000 f9d8 	bl	800d654 <_sbrk_r>
 800d2a4:	3001      	adds	r0, #1
 800d2a6:	d101      	bne.n	800d2ac <sbrk_aligned+0x38>
 800d2a8:	f04f 34ff 	mov.w	r4, #4294967295
 800d2ac:	4620      	mov	r0, r4
 800d2ae:	bd70      	pop	{r4, r5, r6, pc}
 800d2b0:	20000d74 	.word	0x20000d74

0800d2b4 <_malloc_r>:
 800d2b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2b8:	1ccd      	adds	r5, r1, #3
 800d2ba:	f025 0503 	bic.w	r5, r5, #3
 800d2be:	3508      	adds	r5, #8
 800d2c0:	2d0c      	cmp	r5, #12
 800d2c2:	bf38      	it	cc
 800d2c4:	250c      	movcc	r5, #12
 800d2c6:	2d00      	cmp	r5, #0
 800d2c8:	4607      	mov	r7, r0
 800d2ca:	db01      	blt.n	800d2d0 <_malloc_r+0x1c>
 800d2cc:	42a9      	cmp	r1, r5
 800d2ce:	d905      	bls.n	800d2dc <_malloc_r+0x28>
 800d2d0:	230c      	movs	r3, #12
 800d2d2:	603b      	str	r3, [r7, #0]
 800d2d4:	2600      	movs	r6, #0
 800d2d6:	4630      	mov	r0, r6
 800d2d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2dc:	4e2e      	ldr	r6, [pc, #184]	; (800d398 <_malloc_r+0xe4>)
 800d2de:	f000 fabf 	bl	800d860 <__malloc_lock>
 800d2e2:	6833      	ldr	r3, [r6, #0]
 800d2e4:	461c      	mov	r4, r3
 800d2e6:	bb34      	cbnz	r4, 800d336 <_malloc_r+0x82>
 800d2e8:	4629      	mov	r1, r5
 800d2ea:	4638      	mov	r0, r7
 800d2ec:	f7ff ffc2 	bl	800d274 <sbrk_aligned>
 800d2f0:	1c43      	adds	r3, r0, #1
 800d2f2:	4604      	mov	r4, r0
 800d2f4:	d14d      	bne.n	800d392 <_malloc_r+0xde>
 800d2f6:	6834      	ldr	r4, [r6, #0]
 800d2f8:	4626      	mov	r6, r4
 800d2fa:	2e00      	cmp	r6, #0
 800d2fc:	d140      	bne.n	800d380 <_malloc_r+0xcc>
 800d2fe:	6823      	ldr	r3, [r4, #0]
 800d300:	4631      	mov	r1, r6
 800d302:	4638      	mov	r0, r7
 800d304:	eb04 0803 	add.w	r8, r4, r3
 800d308:	f000 f9a4 	bl	800d654 <_sbrk_r>
 800d30c:	4580      	cmp	r8, r0
 800d30e:	d13a      	bne.n	800d386 <_malloc_r+0xd2>
 800d310:	6821      	ldr	r1, [r4, #0]
 800d312:	3503      	adds	r5, #3
 800d314:	1a6d      	subs	r5, r5, r1
 800d316:	f025 0503 	bic.w	r5, r5, #3
 800d31a:	3508      	adds	r5, #8
 800d31c:	2d0c      	cmp	r5, #12
 800d31e:	bf38      	it	cc
 800d320:	250c      	movcc	r5, #12
 800d322:	4629      	mov	r1, r5
 800d324:	4638      	mov	r0, r7
 800d326:	f7ff ffa5 	bl	800d274 <sbrk_aligned>
 800d32a:	3001      	adds	r0, #1
 800d32c:	d02b      	beq.n	800d386 <_malloc_r+0xd2>
 800d32e:	6823      	ldr	r3, [r4, #0]
 800d330:	442b      	add	r3, r5
 800d332:	6023      	str	r3, [r4, #0]
 800d334:	e00e      	b.n	800d354 <_malloc_r+0xa0>
 800d336:	6822      	ldr	r2, [r4, #0]
 800d338:	1b52      	subs	r2, r2, r5
 800d33a:	d41e      	bmi.n	800d37a <_malloc_r+0xc6>
 800d33c:	2a0b      	cmp	r2, #11
 800d33e:	d916      	bls.n	800d36e <_malloc_r+0xba>
 800d340:	1961      	adds	r1, r4, r5
 800d342:	42a3      	cmp	r3, r4
 800d344:	6025      	str	r5, [r4, #0]
 800d346:	bf18      	it	ne
 800d348:	6059      	strne	r1, [r3, #4]
 800d34a:	6863      	ldr	r3, [r4, #4]
 800d34c:	bf08      	it	eq
 800d34e:	6031      	streq	r1, [r6, #0]
 800d350:	5162      	str	r2, [r4, r5]
 800d352:	604b      	str	r3, [r1, #4]
 800d354:	4638      	mov	r0, r7
 800d356:	f104 060b 	add.w	r6, r4, #11
 800d35a:	f000 fa87 	bl	800d86c <__malloc_unlock>
 800d35e:	f026 0607 	bic.w	r6, r6, #7
 800d362:	1d23      	adds	r3, r4, #4
 800d364:	1af2      	subs	r2, r6, r3
 800d366:	d0b6      	beq.n	800d2d6 <_malloc_r+0x22>
 800d368:	1b9b      	subs	r3, r3, r6
 800d36a:	50a3      	str	r3, [r4, r2]
 800d36c:	e7b3      	b.n	800d2d6 <_malloc_r+0x22>
 800d36e:	6862      	ldr	r2, [r4, #4]
 800d370:	42a3      	cmp	r3, r4
 800d372:	bf0c      	ite	eq
 800d374:	6032      	streq	r2, [r6, #0]
 800d376:	605a      	strne	r2, [r3, #4]
 800d378:	e7ec      	b.n	800d354 <_malloc_r+0xa0>
 800d37a:	4623      	mov	r3, r4
 800d37c:	6864      	ldr	r4, [r4, #4]
 800d37e:	e7b2      	b.n	800d2e6 <_malloc_r+0x32>
 800d380:	4634      	mov	r4, r6
 800d382:	6876      	ldr	r6, [r6, #4]
 800d384:	e7b9      	b.n	800d2fa <_malloc_r+0x46>
 800d386:	230c      	movs	r3, #12
 800d388:	603b      	str	r3, [r7, #0]
 800d38a:	4638      	mov	r0, r7
 800d38c:	f000 fa6e 	bl	800d86c <__malloc_unlock>
 800d390:	e7a1      	b.n	800d2d6 <_malloc_r+0x22>
 800d392:	6025      	str	r5, [r4, #0]
 800d394:	e7de      	b.n	800d354 <_malloc_r+0xa0>
 800d396:	bf00      	nop
 800d398:	20000d70 	.word	0x20000d70

0800d39c <__ssputs_r>:
 800d39c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d3a0:	688e      	ldr	r6, [r1, #8]
 800d3a2:	429e      	cmp	r6, r3
 800d3a4:	4682      	mov	sl, r0
 800d3a6:	460c      	mov	r4, r1
 800d3a8:	4690      	mov	r8, r2
 800d3aa:	461f      	mov	r7, r3
 800d3ac:	d838      	bhi.n	800d420 <__ssputs_r+0x84>
 800d3ae:	898a      	ldrh	r2, [r1, #12]
 800d3b0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d3b4:	d032      	beq.n	800d41c <__ssputs_r+0x80>
 800d3b6:	6825      	ldr	r5, [r4, #0]
 800d3b8:	6909      	ldr	r1, [r1, #16]
 800d3ba:	eba5 0901 	sub.w	r9, r5, r1
 800d3be:	6965      	ldr	r5, [r4, #20]
 800d3c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d3c4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d3c8:	3301      	adds	r3, #1
 800d3ca:	444b      	add	r3, r9
 800d3cc:	106d      	asrs	r5, r5, #1
 800d3ce:	429d      	cmp	r5, r3
 800d3d0:	bf38      	it	cc
 800d3d2:	461d      	movcc	r5, r3
 800d3d4:	0553      	lsls	r3, r2, #21
 800d3d6:	d531      	bpl.n	800d43c <__ssputs_r+0xa0>
 800d3d8:	4629      	mov	r1, r5
 800d3da:	f7ff ff6b 	bl	800d2b4 <_malloc_r>
 800d3de:	4606      	mov	r6, r0
 800d3e0:	b950      	cbnz	r0, 800d3f8 <__ssputs_r+0x5c>
 800d3e2:	230c      	movs	r3, #12
 800d3e4:	f8ca 3000 	str.w	r3, [sl]
 800d3e8:	89a3      	ldrh	r3, [r4, #12]
 800d3ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d3ee:	81a3      	strh	r3, [r4, #12]
 800d3f0:	f04f 30ff 	mov.w	r0, #4294967295
 800d3f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3f8:	6921      	ldr	r1, [r4, #16]
 800d3fa:	464a      	mov	r2, r9
 800d3fc:	f7ff fb46 	bl	800ca8c <memcpy>
 800d400:	89a3      	ldrh	r3, [r4, #12]
 800d402:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d406:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d40a:	81a3      	strh	r3, [r4, #12]
 800d40c:	6126      	str	r6, [r4, #16]
 800d40e:	6165      	str	r5, [r4, #20]
 800d410:	444e      	add	r6, r9
 800d412:	eba5 0509 	sub.w	r5, r5, r9
 800d416:	6026      	str	r6, [r4, #0]
 800d418:	60a5      	str	r5, [r4, #8]
 800d41a:	463e      	mov	r6, r7
 800d41c:	42be      	cmp	r6, r7
 800d41e:	d900      	bls.n	800d422 <__ssputs_r+0x86>
 800d420:	463e      	mov	r6, r7
 800d422:	6820      	ldr	r0, [r4, #0]
 800d424:	4632      	mov	r2, r6
 800d426:	4641      	mov	r1, r8
 800d428:	f000 fa00 	bl	800d82c <memmove>
 800d42c:	68a3      	ldr	r3, [r4, #8]
 800d42e:	1b9b      	subs	r3, r3, r6
 800d430:	60a3      	str	r3, [r4, #8]
 800d432:	6823      	ldr	r3, [r4, #0]
 800d434:	4433      	add	r3, r6
 800d436:	6023      	str	r3, [r4, #0]
 800d438:	2000      	movs	r0, #0
 800d43a:	e7db      	b.n	800d3f4 <__ssputs_r+0x58>
 800d43c:	462a      	mov	r2, r5
 800d43e:	f000 fa1b 	bl	800d878 <_realloc_r>
 800d442:	4606      	mov	r6, r0
 800d444:	2800      	cmp	r0, #0
 800d446:	d1e1      	bne.n	800d40c <__ssputs_r+0x70>
 800d448:	6921      	ldr	r1, [r4, #16]
 800d44a:	4650      	mov	r0, sl
 800d44c:	f7ff fec6 	bl	800d1dc <_free_r>
 800d450:	e7c7      	b.n	800d3e2 <__ssputs_r+0x46>
	...

0800d454 <_svfiprintf_r>:
 800d454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d458:	4698      	mov	r8, r3
 800d45a:	898b      	ldrh	r3, [r1, #12]
 800d45c:	061b      	lsls	r3, r3, #24
 800d45e:	b09d      	sub	sp, #116	; 0x74
 800d460:	4607      	mov	r7, r0
 800d462:	460d      	mov	r5, r1
 800d464:	4614      	mov	r4, r2
 800d466:	d50e      	bpl.n	800d486 <_svfiprintf_r+0x32>
 800d468:	690b      	ldr	r3, [r1, #16]
 800d46a:	b963      	cbnz	r3, 800d486 <_svfiprintf_r+0x32>
 800d46c:	2140      	movs	r1, #64	; 0x40
 800d46e:	f7ff ff21 	bl	800d2b4 <_malloc_r>
 800d472:	6028      	str	r0, [r5, #0]
 800d474:	6128      	str	r0, [r5, #16]
 800d476:	b920      	cbnz	r0, 800d482 <_svfiprintf_r+0x2e>
 800d478:	230c      	movs	r3, #12
 800d47a:	603b      	str	r3, [r7, #0]
 800d47c:	f04f 30ff 	mov.w	r0, #4294967295
 800d480:	e0d1      	b.n	800d626 <_svfiprintf_r+0x1d2>
 800d482:	2340      	movs	r3, #64	; 0x40
 800d484:	616b      	str	r3, [r5, #20]
 800d486:	2300      	movs	r3, #0
 800d488:	9309      	str	r3, [sp, #36]	; 0x24
 800d48a:	2320      	movs	r3, #32
 800d48c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d490:	f8cd 800c 	str.w	r8, [sp, #12]
 800d494:	2330      	movs	r3, #48	; 0x30
 800d496:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d640 <_svfiprintf_r+0x1ec>
 800d49a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d49e:	f04f 0901 	mov.w	r9, #1
 800d4a2:	4623      	mov	r3, r4
 800d4a4:	469a      	mov	sl, r3
 800d4a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d4aa:	b10a      	cbz	r2, 800d4b0 <_svfiprintf_r+0x5c>
 800d4ac:	2a25      	cmp	r2, #37	; 0x25
 800d4ae:	d1f9      	bne.n	800d4a4 <_svfiprintf_r+0x50>
 800d4b0:	ebba 0b04 	subs.w	fp, sl, r4
 800d4b4:	d00b      	beq.n	800d4ce <_svfiprintf_r+0x7a>
 800d4b6:	465b      	mov	r3, fp
 800d4b8:	4622      	mov	r2, r4
 800d4ba:	4629      	mov	r1, r5
 800d4bc:	4638      	mov	r0, r7
 800d4be:	f7ff ff6d 	bl	800d39c <__ssputs_r>
 800d4c2:	3001      	adds	r0, #1
 800d4c4:	f000 80aa 	beq.w	800d61c <_svfiprintf_r+0x1c8>
 800d4c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d4ca:	445a      	add	r2, fp
 800d4cc:	9209      	str	r2, [sp, #36]	; 0x24
 800d4ce:	f89a 3000 	ldrb.w	r3, [sl]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	f000 80a2 	beq.w	800d61c <_svfiprintf_r+0x1c8>
 800d4d8:	2300      	movs	r3, #0
 800d4da:	f04f 32ff 	mov.w	r2, #4294967295
 800d4de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d4e2:	f10a 0a01 	add.w	sl, sl, #1
 800d4e6:	9304      	str	r3, [sp, #16]
 800d4e8:	9307      	str	r3, [sp, #28]
 800d4ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d4ee:	931a      	str	r3, [sp, #104]	; 0x68
 800d4f0:	4654      	mov	r4, sl
 800d4f2:	2205      	movs	r2, #5
 800d4f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4f8:	4851      	ldr	r0, [pc, #324]	; (800d640 <_svfiprintf_r+0x1ec>)
 800d4fa:	f7f2 fe71 	bl	80001e0 <memchr>
 800d4fe:	9a04      	ldr	r2, [sp, #16]
 800d500:	b9d8      	cbnz	r0, 800d53a <_svfiprintf_r+0xe6>
 800d502:	06d0      	lsls	r0, r2, #27
 800d504:	bf44      	itt	mi
 800d506:	2320      	movmi	r3, #32
 800d508:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d50c:	0711      	lsls	r1, r2, #28
 800d50e:	bf44      	itt	mi
 800d510:	232b      	movmi	r3, #43	; 0x2b
 800d512:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d516:	f89a 3000 	ldrb.w	r3, [sl]
 800d51a:	2b2a      	cmp	r3, #42	; 0x2a
 800d51c:	d015      	beq.n	800d54a <_svfiprintf_r+0xf6>
 800d51e:	9a07      	ldr	r2, [sp, #28]
 800d520:	4654      	mov	r4, sl
 800d522:	2000      	movs	r0, #0
 800d524:	f04f 0c0a 	mov.w	ip, #10
 800d528:	4621      	mov	r1, r4
 800d52a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d52e:	3b30      	subs	r3, #48	; 0x30
 800d530:	2b09      	cmp	r3, #9
 800d532:	d94e      	bls.n	800d5d2 <_svfiprintf_r+0x17e>
 800d534:	b1b0      	cbz	r0, 800d564 <_svfiprintf_r+0x110>
 800d536:	9207      	str	r2, [sp, #28]
 800d538:	e014      	b.n	800d564 <_svfiprintf_r+0x110>
 800d53a:	eba0 0308 	sub.w	r3, r0, r8
 800d53e:	fa09 f303 	lsl.w	r3, r9, r3
 800d542:	4313      	orrs	r3, r2
 800d544:	9304      	str	r3, [sp, #16]
 800d546:	46a2      	mov	sl, r4
 800d548:	e7d2      	b.n	800d4f0 <_svfiprintf_r+0x9c>
 800d54a:	9b03      	ldr	r3, [sp, #12]
 800d54c:	1d19      	adds	r1, r3, #4
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	9103      	str	r1, [sp, #12]
 800d552:	2b00      	cmp	r3, #0
 800d554:	bfbb      	ittet	lt
 800d556:	425b      	neglt	r3, r3
 800d558:	f042 0202 	orrlt.w	r2, r2, #2
 800d55c:	9307      	strge	r3, [sp, #28]
 800d55e:	9307      	strlt	r3, [sp, #28]
 800d560:	bfb8      	it	lt
 800d562:	9204      	strlt	r2, [sp, #16]
 800d564:	7823      	ldrb	r3, [r4, #0]
 800d566:	2b2e      	cmp	r3, #46	; 0x2e
 800d568:	d10c      	bne.n	800d584 <_svfiprintf_r+0x130>
 800d56a:	7863      	ldrb	r3, [r4, #1]
 800d56c:	2b2a      	cmp	r3, #42	; 0x2a
 800d56e:	d135      	bne.n	800d5dc <_svfiprintf_r+0x188>
 800d570:	9b03      	ldr	r3, [sp, #12]
 800d572:	1d1a      	adds	r2, r3, #4
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	9203      	str	r2, [sp, #12]
 800d578:	2b00      	cmp	r3, #0
 800d57a:	bfb8      	it	lt
 800d57c:	f04f 33ff 	movlt.w	r3, #4294967295
 800d580:	3402      	adds	r4, #2
 800d582:	9305      	str	r3, [sp, #20]
 800d584:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d650 <_svfiprintf_r+0x1fc>
 800d588:	7821      	ldrb	r1, [r4, #0]
 800d58a:	2203      	movs	r2, #3
 800d58c:	4650      	mov	r0, sl
 800d58e:	f7f2 fe27 	bl	80001e0 <memchr>
 800d592:	b140      	cbz	r0, 800d5a6 <_svfiprintf_r+0x152>
 800d594:	2340      	movs	r3, #64	; 0x40
 800d596:	eba0 000a 	sub.w	r0, r0, sl
 800d59a:	fa03 f000 	lsl.w	r0, r3, r0
 800d59e:	9b04      	ldr	r3, [sp, #16]
 800d5a0:	4303      	orrs	r3, r0
 800d5a2:	3401      	adds	r4, #1
 800d5a4:	9304      	str	r3, [sp, #16]
 800d5a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5aa:	4826      	ldr	r0, [pc, #152]	; (800d644 <_svfiprintf_r+0x1f0>)
 800d5ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d5b0:	2206      	movs	r2, #6
 800d5b2:	f7f2 fe15 	bl	80001e0 <memchr>
 800d5b6:	2800      	cmp	r0, #0
 800d5b8:	d038      	beq.n	800d62c <_svfiprintf_r+0x1d8>
 800d5ba:	4b23      	ldr	r3, [pc, #140]	; (800d648 <_svfiprintf_r+0x1f4>)
 800d5bc:	bb1b      	cbnz	r3, 800d606 <_svfiprintf_r+0x1b2>
 800d5be:	9b03      	ldr	r3, [sp, #12]
 800d5c0:	3307      	adds	r3, #7
 800d5c2:	f023 0307 	bic.w	r3, r3, #7
 800d5c6:	3308      	adds	r3, #8
 800d5c8:	9303      	str	r3, [sp, #12]
 800d5ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5cc:	4433      	add	r3, r6
 800d5ce:	9309      	str	r3, [sp, #36]	; 0x24
 800d5d0:	e767      	b.n	800d4a2 <_svfiprintf_r+0x4e>
 800d5d2:	fb0c 3202 	mla	r2, ip, r2, r3
 800d5d6:	460c      	mov	r4, r1
 800d5d8:	2001      	movs	r0, #1
 800d5da:	e7a5      	b.n	800d528 <_svfiprintf_r+0xd4>
 800d5dc:	2300      	movs	r3, #0
 800d5de:	3401      	adds	r4, #1
 800d5e0:	9305      	str	r3, [sp, #20]
 800d5e2:	4619      	mov	r1, r3
 800d5e4:	f04f 0c0a 	mov.w	ip, #10
 800d5e8:	4620      	mov	r0, r4
 800d5ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d5ee:	3a30      	subs	r2, #48	; 0x30
 800d5f0:	2a09      	cmp	r2, #9
 800d5f2:	d903      	bls.n	800d5fc <_svfiprintf_r+0x1a8>
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d0c5      	beq.n	800d584 <_svfiprintf_r+0x130>
 800d5f8:	9105      	str	r1, [sp, #20]
 800d5fa:	e7c3      	b.n	800d584 <_svfiprintf_r+0x130>
 800d5fc:	fb0c 2101 	mla	r1, ip, r1, r2
 800d600:	4604      	mov	r4, r0
 800d602:	2301      	movs	r3, #1
 800d604:	e7f0      	b.n	800d5e8 <_svfiprintf_r+0x194>
 800d606:	ab03      	add	r3, sp, #12
 800d608:	9300      	str	r3, [sp, #0]
 800d60a:	462a      	mov	r2, r5
 800d60c:	4b0f      	ldr	r3, [pc, #60]	; (800d64c <_svfiprintf_r+0x1f8>)
 800d60e:	a904      	add	r1, sp, #16
 800d610:	4638      	mov	r0, r7
 800d612:	f7fd fcdd 	bl	800afd0 <_printf_float>
 800d616:	1c42      	adds	r2, r0, #1
 800d618:	4606      	mov	r6, r0
 800d61a:	d1d6      	bne.n	800d5ca <_svfiprintf_r+0x176>
 800d61c:	89ab      	ldrh	r3, [r5, #12]
 800d61e:	065b      	lsls	r3, r3, #25
 800d620:	f53f af2c 	bmi.w	800d47c <_svfiprintf_r+0x28>
 800d624:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d626:	b01d      	add	sp, #116	; 0x74
 800d628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d62c:	ab03      	add	r3, sp, #12
 800d62e:	9300      	str	r3, [sp, #0]
 800d630:	462a      	mov	r2, r5
 800d632:	4b06      	ldr	r3, [pc, #24]	; (800d64c <_svfiprintf_r+0x1f8>)
 800d634:	a904      	add	r1, sp, #16
 800d636:	4638      	mov	r0, r7
 800d638:	f7fd ff6e 	bl	800b518 <_printf_i>
 800d63c:	e7eb      	b.n	800d616 <_svfiprintf_r+0x1c2>
 800d63e:	bf00      	nop
 800d640:	0800e594 	.word	0x0800e594
 800d644:	0800e59e 	.word	0x0800e59e
 800d648:	0800afd1 	.word	0x0800afd1
 800d64c:	0800d39d 	.word	0x0800d39d
 800d650:	0800e59a 	.word	0x0800e59a

0800d654 <_sbrk_r>:
 800d654:	b538      	push	{r3, r4, r5, lr}
 800d656:	4d06      	ldr	r5, [pc, #24]	; (800d670 <_sbrk_r+0x1c>)
 800d658:	2300      	movs	r3, #0
 800d65a:	4604      	mov	r4, r0
 800d65c:	4608      	mov	r0, r1
 800d65e:	602b      	str	r3, [r5, #0]
 800d660:	f7f6 f990 	bl	8003984 <_sbrk>
 800d664:	1c43      	adds	r3, r0, #1
 800d666:	d102      	bne.n	800d66e <_sbrk_r+0x1a>
 800d668:	682b      	ldr	r3, [r5, #0]
 800d66a:	b103      	cbz	r3, 800d66e <_sbrk_r+0x1a>
 800d66c:	6023      	str	r3, [r4, #0]
 800d66e:	bd38      	pop	{r3, r4, r5, pc}
 800d670:	20000d78 	.word	0x20000d78

0800d674 <__sread>:
 800d674:	b510      	push	{r4, lr}
 800d676:	460c      	mov	r4, r1
 800d678:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d67c:	f000 fa84 	bl	800db88 <_read_r>
 800d680:	2800      	cmp	r0, #0
 800d682:	bfab      	itete	ge
 800d684:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d686:	89a3      	ldrhlt	r3, [r4, #12]
 800d688:	181b      	addge	r3, r3, r0
 800d68a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d68e:	bfac      	ite	ge
 800d690:	6563      	strge	r3, [r4, #84]	; 0x54
 800d692:	81a3      	strhlt	r3, [r4, #12]
 800d694:	bd10      	pop	{r4, pc}

0800d696 <__swrite>:
 800d696:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d69a:	461f      	mov	r7, r3
 800d69c:	898b      	ldrh	r3, [r1, #12]
 800d69e:	05db      	lsls	r3, r3, #23
 800d6a0:	4605      	mov	r5, r0
 800d6a2:	460c      	mov	r4, r1
 800d6a4:	4616      	mov	r6, r2
 800d6a6:	d505      	bpl.n	800d6b4 <__swrite+0x1e>
 800d6a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6ac:	2302      	movs	r3, #2
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	f000 f898 	bl	800d7e4 <_lseek_r>
 800d6b4:	89a3      	ldrh	r3, [r4, #12]
 800d6b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d6ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d6be:	81a3      	strh	r3, [r4, #12]
 800d6c0:	4632      	mov	r2, r6
 800d6c2:	463b      	mov	r3, r7
 800d6c4:	4628      	mov	r0, r5
 800d6c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d6ca:	f000 b817 	b.w	800d6fc <_write_r>

0800d6ce <__sseek>:
 800d6ce:	b510      	push	{r4, lr}
 800d6d0:	460c      	mov	r4, r1
 800d6d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6d6:	f000 f885 	bl	800d7e4 <_lseek_r>
 800d6da:	1c43      	adds	r3, r0, #1
 800d6dc:	89a3      	ldrh	r3, [r4, #12]
 800d6de:	bf15      	itete	ne
 800d6e0:	6560      	strne	r0, [r4, #84]	; 0x54
 800d6e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d6e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d6ea:	81a3      	strheq	r3, [r4, #12]
 800d6ec:	bf18      	it	ne
 800d6ee:	81a3      	strhne	r3, [r4, #12]
 800d6f0:	bd10      	pop	{r4, pc}

0800d6f2 <__sclose>:
 800d6f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6f6:	f000 b831 	b.w	800d75c <_close_r>
	...

0800d6fc <_write_r>:
 800d6fc:	b538      	push	{r3, r4, r5, lr}
 800d6fe:	4d07      	ldr	r5, [pc, #28]	; (800d71c <_write_r+0x20>)
 800d700:	4604      	mov	r4, r0
 800d702:	4608      	mov	r0, r1
 800d704:	4611      	mov	r1, r2
 800d706:	2200      	movs	r2, #0
 800d708:	602a      	str	r2, [r5, #0]
 800d70a:	461a      	mov	r2, r3
 800d70c:	f7f6 f8e9 	bl	80038e2 <_write>
 800d710:	1c43      	adds	r3, r0, #1
 800d712:	d102      	bne.n	800d71a <_write_r+0x1e>
 800d714:	682b      	ldr	r3, [r5, #0]
 800d716:	b103      	cbz	r3, 800d71a <_write_r+0x1e>
 800d718:	6023      	str	r3, [r4, #0]
 800d71a:	bd38      	pop	{r3, r4, r5, pc}
 800d71c:	20000d78 	.word	0x20000d78

0800d720 <__assert_func>:
 800d720:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d722:	4614      	mov	r4, r2
 800d724:	461a      	mov	r2, r3
 800d726:	4b09      	ldr	r3, [pc, #36]	; (800d74c <__assert_func+0x2c>)
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	4605      	mov	r5, r0
 800d72c:	68d8      	ldr	r0, [r3, #12]
 800d72e:	b14c      	cbz	r4, 800d744 <__assert_func+0x24>
 800d730:	4b07      	ldr	r3, [pc, #28]	; (800d750 <__assert_func+0x30>)
 800d732:	9100      	str	r1, [sp, #0]
 800d734:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d738:	4906      	ldr	r1, [pc, #24]	; (800d754 <__assert_func+0x34>)
 800d73a:	462b      	mov	r3, r5
 800d73c:	f000 f81e 	bl	800d77c <fiprintf>
 800d740:	f000 fb02 	bl	800dd48 <abort>
 800d744:	4b04      	ldr	r3, [pc, #16]	; (800d758 <__assert_func+0x38>)
 800d746:	461c      	mov	r4, r3
 800d748:	e7f3      	b.n	800d732 <__assert_func+0x12>
 800d74a:	bf00      	nop
 800d74c:	20000010 	.word	0x20000010
 800d750:	0800e5a5 	.word	0x0800e5a5
 800d754:	0800e5b2 	.word	0x0800e5b2
 800d758:	0800e5e0 	.word	0x0800e5e0

0800d75c <_close_r>:
 800d75c:	b538      	push	{r3, r4, r5, lr}
 800d75e:	4d06      	ldr	r5, [pc, #24]	; (800d778 <_close_r+0x1c>)
 800d760:	2300      	movs	r3, #0
 800d762:	4604      	mov	r4, r0
 800d764:	4608      	mov	r0, r1
 800d766:	602b      	str	r3, [r5, #0]
 800d768:	f7f6 f8d7 	bl	800391a <_close>
 800d76c:	1c43      	adds	r3, r0, #1
 800d76e:	d102      	bne.n	800d776 <_close_r+0x1a>
 800d770:	682b      	ldr	r3, [r5, #0]
 800d772:	b103      	cbz	r3, 800d776 <_close_r+0x1a>
 800d774:	6023      	str	r3, [r4, #0]
 800d776:	bd38      	pop	{r3, r4, r5, pc}
 800d778:	20000d78 	.word	0x20000d78

0800d77c <fiprintf>:
 800d77c:	b40e      	push	{r1, r2, r3}
 800d77e:	b503      	push	{r0, r1, lr}
 800d780:	4601      	mov	r1, r0
 800d782:	ab03      	add	r3, sp, #12
 800d784:	4805      	ldr	r0, [pc, #20]	; (800d79c <fiprintf+0x20>)
 800d786:	f853 2b04 	ldr.w	r2, [r3], #4
 800d78a:	6800      	ldr	r0, [r0, #0]
 800d78c:	9301      	str	r3, [sp, #4]
 800d78e:	f000 f8cb 	bl	800d928 <_vfiprintf_r>
 800d792:	b002      	add	sp, #8
 800d794:	f85d eb04 	ldr.w	lr, [sp], #4
 800d798:	b003      	add	sp, #12
 800d79a:	4770      	bx	lr
 800d79c:	20000010 	.word	0x20000010

0800d7a0 <_fstat_r>:
 800d7a0:	b538      	push	{r3, r4, r5, lr}
 800d7a2:	4d07      	ldr	r5, [pc, #28]	; (800d7c0 <_fstat_r+0x20>)
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	4604      	mov	r4, r0
 800d7a8:	4608      	mov	r0, r1
 800d7aa:	4611      	mov	r1, r2
 800d7ac:	602b      	str	r3, [r5, #0]
 800d7ae:	f7f6 f8c0 	bl	8003932 <_fstat>
 800d7b2:	1c43      	adds	r3, r0, #1
 800d7b4:	d102      	bne.n	800d7bc <_fstat_r+0x1c>
 800d7b6:	682b      	ldr	r3, [r5, #0]
 800d7b8:	b103      	cbz	r3, 800d7bc <_fstat_r+0x1c>
 800d7ba:	6023      	str	r3, [r4, #0]
 800d7bc:	bd38      	pop	{r3, r4, r5, pc}
 800d7be:	bf00      	nop
 800d7c0:	20000d78 	.word	0x20000d78

0800d7c4 <_isatty_r>:
 800d7c4:	b538      	push	{r3, r4, r5, lr}
 800d7c6:	4d06      	ldr	r5, [pc, #24]	; (800d7e0 <_isatty_r+0x1c>)
 800d7c8:	2300      	movs	r3, #0
 800d7ca:	4604      	mov	r4, r0
 800d7cc:	4608      	mov	r0, r1
 800d7ce:	602b      	str	r3, [r5, #0]
 800d7d0:	f7f6 f8bf 	bl	8003952 <_isatty>
 800d7d4:	1c43      	adds	r3, r0, #1
 800d7d6:	d102      	bne.n	800d7de <_isatty_r+0x1a>
 800d7d8:	682b      	ldr	r3, [r5, #0]
 800d7da:	b103      	cbz	r3, 800d7de <_isatty_r+0x1a>
 800d7dc:	6023      	str	r3, [r4, #0]
 800d7de:	bd38      	pop	{r3, r4, r5, pc}
 800d7e0:	20000d78 	.word	0x20000d78

0800d7e4 <_lseek_r>:
 800d7e4:	b538      	push	{r3, r4, r5, lr}
 800d7e6:	4d07      	ldr	r5, [pc, #28]	; (800d804 <_lseek_r+0x20>)
 800d7e8:	4604      	mov	r4, r0
 800d7ea:	4608      	mov	r0, r1
 800d7ec:	4611      	mov	r1, r2
 800d7ee:	2200      	movs	r2, #0
 800d7f0:	602a      	str	r2, [r5, #0]
 800d7f2:	461a      	mov	r2, r3
 800d7f4:	f7f6 f8b8 	bl	8003968 <_lseek>
 800d7f8:	1c43      	adds	r3, r0, #1
 800d7fa:	d102      	bne.n	800d802 <_lseek_r+0x1e>
 800d7fc:	682b      	ldr	r3, [r5, #0]
 800d7fe:	b103      	cbz	r3, 800d802 <_lseek_r+0x1e>
 800d800:	6023      	str	r3, [r4, #0]
 800d802:	bd38      	pop	{r3, r4, r5, pc}
 800d804:	20000d78 	.word	0x20000d78

0800d808 <__ascii_mbtowc>:
 800d808:	b082      	sub	sp, #8
 800d80a:	b901      	cbnz	r1, 800d80e <__ascii_mbtowc+0x6>
 800d80c:	a901      	add	r1, sp, #4
 800d80e:	b142      	cbz	r2, 800d822 <__ascii_mbtowc+0x1a>
 800d810:	b14b      	cbz	r3, 800d826 <__ascii_mbtowc+0x1e>
 800d812:	7813      	ldrb	r3, [r2, #0]
 800d814:	600b      	str	r3, [r1, #0]
 800d816:	7812      	ldrb	r2, [r2, #0]
 800d818:	1e10      	subs	r0, r2, #0
 800d81a:	bf18      	it	ne
 800d81c:	2001      	movne	r0, #1
 800d81e:	b002      	add	sp, #8
 800d820:	4770      	bx	lr
 800d822:	4610      	mov	r0, r2
 800d824:	e7fb      	b.n	800d81e <__ascii_mbtowc+0x16>
 800d826:	f06f 0001 	mvn.w	r0, #1
 800d82a:	e7f8      	b.n	800d81e <__ascii_mbtowc+0x16>

0800d82c <memmove>:
 800d82c:	4288      	cmp	r0, r1
 800d82e:	b510      	push	{r4, lr}
 800d830:	eb01 0402 	add.w	r4, r1, r2
 800d834:	d902      	bls.n	800d83c <memmove+0x10>
 800d836:	4284      	cmp	r4, r0
 800d838:	4623      	mov	r3, r4
 800d83a:	d807      	bhi.n	800d84c <memmove+0x20>
 800d83c:	1e43      	subs	r3, r0, #1
 800d83e:	42a1      	cmp	r1, r4
 800d840:	d008      	beq.n	800d854 <memmove+0x28>
 800d842:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d846:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d84a:	e7f8      	b.n	800d83e <memmove+0x12>
 800d84c:	4402      	add	r2, r0
 800d84e:	4601      	mov	r1, r0
 800d850:	428a      	cmp	r2, r1
 800d852:	d100      	bne.n	800d856 <memmove+0x2a>
 800d854:	bd10      	pop	{r4, pc}
 800d856:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d85a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d85e:	e7f7      	b.n	800d850 <memmove+0x24>

0800d860 <__malloc_lock>:
 800d860:	4801      	ldr	r0, [pc, #4]	; (800d868 <__malloc_lock+0x8>)
 800d862:	f7ff b8a4 	b.w	800c9ae <__retarget_lock_acquire_recursive>
 800d866:	bf00      	nop
 800d868:	20000d6c 	.word	0x20000d6c

0800d86c <__malloc_unlock>:
 800d86c:	4801      	ldr	r0, [pc, #4]	; (800d874 <__malloc_unlock+0x8>)
 800d86e:	f7ff b89f 	b.w	800c9b0 <__retarget_lock_release_recursive>
 800d872:	bf00      	nop
 800d874:	20000d6c 	.word	0x20000d6c

0800d878 <_realloc_r>:
 800d878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d87c:	4680      	mov	r8, r0
 800d87e:	4614      	mov	r4, r2
 800d880:	460e      	mov	r6, r1
 800d882:	b921      	cbnz	r1, 800d88e <_realloc_r+0x16>
 800d884:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d888:	4611      	mov	r1, r2
 800d88a:	f7ff bd13 	b.w	800d2b4 <_malloc_r>
 800d88e:	b92a      	cbnz	r2, 800d89c <_realloc_r+0x24>
 800d890:	f7ff fca4 	bl	800d1dc <_free_r>
 800d894:	4625      	mov	r5, r4
 800d896:	4628      	mov	r0, r5
 800d898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d89c:	f000 fa5b 	bl	800dd56 <_malloc_usable_size_r>
 800d8a0:	4284      	cmp	r4, r0
 800d8a2:	4607      	mov	r7, r0
 800d8a4:	d802      	bhi.n	800d8ac <_realloc_r+0x34>
 800d8a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d8aa:	d812      	bhi.n	800d8d2 <_realloc_r+0x5a>
 800d8ac:	4621      	mov	r1, r4
 800d8ae:	4640      	mov	r0, r8
 800d8b0:	f7ff fd00 	bl	800d2b4 <_malloc_r>
 800d8b4:	4605      	mov	r5, r0
 800d8b6:	2800      	cmp	r0, #0
 800d8b8:	d0ed      	beq.n	800d896 <_realloc_r+0x1e>
 800d8ba:	42bc      	cmp	r4, r7
 800d8bc:	4622      	mov	r2, r4
 800d8be:	4631      	mov	r1, r6
 800d8c0:	bf28      	it	cs
 800d8c2:	463a      	movcs	r2, r7
 800d8c4:	f7ff f8e2 	bl	800ca8c <memcpy>
 800d8c8:	4631      	mov	r1, r6
 800d8ca:	4640      	mov	r0, r8
 800d8cc:	f7ff fc86 	bl	800d1dc <_free_r>
 800d8d0:	e7e1      	b.n	800d896 <_realloc_r+0x1e>
 800d8d2:	4635      	mov	r5, r6
 800d8d4:	e7df      	b.n	800d896 <_realloc_r+0x1e>

0800d8d6 <__sfputc_r>:
 800d8d6:	6893      	ldr	r3, [r2, #8]
 800d8d8:	3b01      	subs	r3, #1
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	b410      	push	{r4}
 800d8de:	6093      	str	r3, [r2, #8]
 800d8e0:	da08      	bge.n	800d8f4 <__sfputc_r+0x1e>
 800d8e2:	6994      	ldr	r4, [r2, #24]
 800d8e4:	42a3      	cmp	r3, r4
 800d8e6:	db01      	blt.n	800d8ec <__sfputc_r+0x16>
 800d8e8:	290a      	cmp	r1, #10
 800d8ea:	d103      	bne.n	800d8f4 <__sfputc_r+0x1e>
 800d8ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8f0:	f000 b95c 	b.w	800dbac <__swbuf_r>
 800d8f4:	6813      	ldr	r3, [r2, #0]
 800d8f6:	1c58      	adds	r0, r3, #1
 800d8f8:	6010      	str	r0, [r2, #0]
 800d8fa:	7019      	strb	r1, [r3, #0]
 800d8fc:	4608      	mov	r0, r1
 800d8fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d902:	4770      	bx	lr

0800d904 <__sfputs_r>:
 800d904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d906:	4606      	mov	r6, r0
 800d908:	460f      	mov	r7, r1
 800d90a:	4614      	mov	r4, r2
 800d90c:	18d5      	adds	r5, r2, r3
 800d90e:	42ac      	cmp	r4, r5
 800d910:	d101      	bne.n	800d916 <__sfputs_r+0x12>
 800d912:	2000      	movs	r0, #0
 800d914:	e007      	b.n	800d926 <__sfputs_r+0x22>
 800d916:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d91a:	463a      	mov	r2, r7
 800d91c:	4630      	mov	r0, r6
 800d91e:	f7ff ffda 	bl	800d8d6 <__sfputc_r>
 800d922:	1c43      	adds	r3, r0, #1
 800d924:	d1f3      	bne.n	800d90e <__sfputs_r+0xa>
 800d926:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d928 <_vfiprintf_r>:
 800d928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d92c:	460d      	mov	r5, r1
 800d92e:	b09d      	sub	sp, #116	; 0x74
 800d930:	4614      	mov	r4, r2
 800d932:	4698      	mov	r8, r3
 800d934:	4606      	mov	r6, r0
 800d936:	b118      	cbz	r0, 800d940 <_vfiprintf_r+0x18>
 800d938:	6983      	ldr	r3, [r0, #24]
 800d93a:	b90b      	cbnz	r3, 800d940 <_vfiprintf_r+0x18>
 800d93c:	f7fe ff94 	bl	800c868 <__sinit>
 800d940:	4b89      	ldr	r3, [pc, #548]	; (800db68 <_vfiprintf_r+0x240>)
 800d942:	429d      	cmp	r5, r3
 800d944:	d11b      	bne.n	800d97e <_vfiprintf_r+0x56>
 800d946:	6875      	ldr	r5, [r6, #4]
 800d948:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d94a:	07d9      	lsls	r1, r3, #31
 800d94c:	d405      	bmi.n	800d95a <_vfiprintf_r+0x32>
 800d94e:	89ab      	ldrh	r3, [r5, #12]
 800d950:	059a      	lsls	r2, r3, #22
 800d952:	d402      	bmi.n	800d95a <_vfiprintf_r+0x32>
 800d954:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d956:	f7ff f82a 	bl	800c9ae <__retarget_lock_acquire_recursive>
 800d95a:	89ab      	ldrh	r3, [r5, #12]
 800d95c:	071b      	lsls	r3, r3, #28
 800d95e:	d501      	bpl.n	800d964 <_vfiprintf_r+0x3c>
 800d960:	692b      	ldr	r3, [r5, #16]
 800d962:	b9eb      	cbnz	r3, 800d9a0 <_vfiprintf_r+0x78>
 800d964:	4629      	mov	r1, r5
 800d966:	4630      	mov	r0, r6
 800d968:	f000 f980 	bl	800dc6c <__swsetup_r>
 800d96c:	b1c0      	cbz	r0, 800d9a0 <_vfiprintf_r+0x78>
 800d96e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d970:	07dc      	lsls	r4, r3, #31
 800d972:	d50e      	bpl.n	800d992 <_vfiprintf_r+0x6a>
 800d974:	f04f 30ff 	mov.w	r0, #4294967295
 800d978:	b01d      	add	sp, #116	; 0x74
 800d97a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d97e:	4b7b      	ldr	r3, [pc, #492]	; (800db6c <_vfiprintf_r+0x244>)
 800d980:	429d      	cmp	r5, r3
 800d982:	d101      	bne.n	800d988 <_vfiprintf_r+0x60>
 800d984:	68b5      	ldr	r5, [r6, #8]
 800d986:	e7df      	b.n	800d948 <_vfiprintf_r+0x20>
 800d988:	4b79      	ldr	r3, [pc, #484]	; (800db70 <_vfiprintf_r+0x248>)
 800d98a:	429d      	cmp	r5, r3
 800d98c:	bf08      	it	eq
 800d98e:	68f5      	ldreq	r5, [r6, #12]
 800d990:	e7da      	b.n	800d948 <_vfiprintf_r+0x20>
 800d992:	89ab      	ldrh	r3, [r5, #12]
 800d994:	0598      	lsls	r0, r3, #22
 800d996:	d4ed      	bmi.n	800d974 <_vfiprintf_r+0x4c>
 800d998:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d99a:	f7ff f809 	bl	800c9b0 <__retarget_lock_release_recursive>
 800d99e:	e7e9      	b.n	800d974 <_vfiprintf_r+0x4c>
 800d9a0:	2300      	movs	r3, #0
 800d9a2:	9309      	str	r3, [sp, #36]	; 0x24
 800d9a4:	2320      	movs	r3, #32
 800d9a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d9aa:	f8cd 800c 	str.w	r8, [sp, #12]
 800d9ae:	2330      	movs	r3, #48	; 0x30
 800d9b0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800db74 <_vfiprintf_r+0x24c>
 800d9b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d9b8:	f04f 0901 	mov.w	r9, #1
 800d9bc:	4623      	mov	r3, r4
 800d9be:	469a      	mov	sl, r3
 800d9c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d9c4:	b10a      	cbz	r2, 800d9ca <_vfiprintf_r+0xa2>
 800d9c6:	2a25      	cmp	r2, #37	; 0x25
 800d9c8:	d1f9      	bne.n	800d9be <_vfiprintf_r+0x96>
 800d9ca:	ebba 0b04 	subs.w	fp, sl, r4
 800d9ce:	d00b      	beq.n	800d9e8 <_vfiprintf_r+0xc0>
 800d9d0:	465b      	mov	r3, fp
 800d9d2:	4622      	mov	r2, r4
 800d9d4:	4629      	mov	r1, r5
 800d9d6:	4630      	mov	r0, r6
 800d9d8:	f7ff ff94 	bl	800d904 <__sfputs_r>
 800d9dc:	3001      	adds	r0, #1
 800d9de:	f000 80aa 	beq.w	800db36 <_vfiprintf_r+0x20e>
 800d9e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d9e4:	445a      	add	r2, fp
 800d9e6:	9209      	str	r2, [sp, #36]	; 0x24
 800d9e8:	f89a 3000 	ldrb.w	r3, [sl]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	f000 80a2 	beq.w	800db36 <_vfiprintf_r+0x20e>
 800d9f2:	2300      	movs	r3, #0
 800d9f4:	f04f 32ff 	mov.w	r2, #4294967295
 800d9f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d9fc:	f10a 0a01 	add.w	sl, sl, #1
 800da00:	9304      	str	r3, [sp, #16]
 800da02:	9307      	str	r3, [sp, #28]
 800da04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800da08:	931a      	str	r3, [sp, #104]	; 0x68
 800da0a:	4654      	mov	r4, sl
 800da0c:	2205      	movs	r2, #5
 800da0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da12:	4858      	ldr	r0, [pc, #352]	; (800db74 <_vfiprintf_r+0x24c>)
 800da14:	f7f2 fbe4 	bl	80001e0 <memchr>
 800da18:	9a04      	ldr	r2, [sp, #16]
 800da1a:	b9d8      	cbnz	r0, 800da54 <_vfiprintf_r+0x12c>
 800da1c:	06d1      	lsls	r1, r2, #27
 800da1e:	bf44      	itt	mi
 800da20:	2320      	movmi	r3, #32
 800da22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800da26:	0713      	lsls	r3, r2, #28
 800da28:	bf44      	itt	mi
 800da2a:	232b      	movmi	r3, #43	; 0x2b
 800da2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800da30:	f89a 3000 	ldrb.w	r3, [sl]
 800da34:	2b2a      	cmp	r3, #42	; 0x2a
 800da36:	d015      	beq.n	800da64 <_vfiprintf_r+0x13c>
 800da38:	9a07      	ldr	r2, [sp, #28]
 800da3a:	4654      	mov	r4, sl
 800da3c:	2000      	movs	r0, #0
 800da3e:	f04f 0c0a 	mov.w	ip, #10
 800da42:	4621      	mov	r1, r4
 800da44:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da48:	3b30      	subs	r3, #48	; 0x30
 800da4a:	2b09      	cmp	r3, #9
 800da4c:	d94e      	bls.n	800daec <_vfiprintf_r+0x1c4>
 800da4e:	b1b0      	cbz	r0, 800da7e <_vfiprintf_r+0x156>
 800da50:	9207      	str	r2, [sp, #28]
 800da52:	e014      	b.n	800da7e <_vfiprintf_r+0x156>
 800da54:	eba0 0308 	sub.w	r3, r0, r8
 800da58:	fa09 f303 	lsl.w	r3, r9, r3
 800da5c:	4313      	orrs	r3, r2
 800da5e:	9304      	str	r3, [sp, #16]
 800da60:	46a2      	mov	sl, r4
 800da62:	e7d2      	b.n	800da0a <_vfiprintf_r+0xe2>
 800da64:	9b03      	ldr	r3, [sp, #12]
 800da66:	1d19      	adds	r1, r3, #4
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	9103      	str	r1, [sp, #12]
 800da6c:	2b00      	cmp	r3, #0
 800da6e:	bfbb      	ittet	lt
 800da70:	425b      	neglt	r3, r3
 800da72:	f042 0202 	orrlt.w	r2, r2, #2
 800da76:	9307      	strge	r3, [sp, #28]
 800da78:	9307      	strlt	r3, [sp, #28]
 800da7a:	bfb8      	it	lt
 800da7c:	9204      	strlt	r2, [sp, #16]
 800da7e:	7823      	ldrb	r3, [r4, #0]
 800da80:	2b2e      	cmp	r3, #46	; 0x2e
 800da82:	d10c      	bne.n	800da9e <_vfiprintf_r+0x176>
 800da84:	7863      	ldrb	r3, [r4, #1]
 800da86:	2b2a      	cmp	r3, #42	; 0x2a
 800da88:	d135      	bne.n	800daf6 <_vfiprintf_r+0x1ce>
 800da8a:	9b03      	ldr	r3, [sp, #12]
 800da8c:	1d1a      	adds	r2, r3, #4
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	9203      	str	r2, [sp, #12]
 800da92:	2b00      	cmp	r3, #0
 800da94:	bfb8      	it	lt
 800da96:	f04f 33ff 	movlt.w	r3, #4294967295
 800da9a:	3402      	adds	r4, #2
 800da9c:	9305      	str	r3, [sp, #20]
 800da9e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800db84 <_vfiprintf_r+0x25c>
 800daa2:	7821      	ldrb	r1, [r4, #0]
 800daa4:	2203      	movs	r2, #3
 800daa6:	4650      	mov	r0, sl
 800daa8:	f7f2 fb9a 	bl	80001e0 <memchr>
 800daac:	b140      	cbz	r0, 800dac0 <_vfiprintf_r+0x198>
 800daae:	2340      	movs	r3, #64	; 0x40
 800dab0:	eba0 000a 	sub.w	r0, r0, sl
 800dab4:	fa03 f000 	lsl.w	r0, r3, r0
 800dab8:	9b04      	ldr	r3, [sp, #16]
 800daba:	4303      	orrs	r3, r0
 800dabc:	3401      	adds	r4, #1
 800dabe:	9304      	str	r3, [sp, #16]
 800dac0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dac4:	482c      	ldr	r0, [pc, #176]	; (800db78 <_vfiprintf_r+0x250>)
 800dac6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800daca:	2206      	movs	r2, #6
 800dacc:	f7f2 fb88 	bl	80001e0 <memchr>
 800dad0:	2800      	cmp	r0, #0
 800dad2:	d03f      	beq.n	800db54 <_vfiprintf_r+0x22c>
 800dad4:	4b29      	ldr	r3, [pc, #164]	; (800db7c <_vfiprintf_r+0x254>)
 800dad6:	bb1b      	cbnz	r3, 800db20 <_vfiprintf_r+0x1f8>
 800dad8:	9b03      	ldr	r3, [sp, #12]
 800dada:	3307      	adds	r3, #7
 800dadc:	f023 0307 	bic.w	r3, r3, #7
 800dae0:	3308      	adds	r3, #8
 800dae2:	9303      	str	r3, [sp, #12]
 800dae4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dae6:	443b      	add	r3, r7
 800dae8:	9309      	str	r3, [sp, #36]	; 0x24
 800daea:	e767      	b.n	800d9bc <_vfiprintf_r+0x94>
 800daec:	fb0c 3202 	mla	r2, ip, r2, r3
 800daf0:	460c      	mov	r4, r1
 800daf2:	2001      	movs	r0, #1
 800daf4:	e7a5      	b.n	800da42 <_vfiprintf_r+0x11a>
 800daf6:	2300      	movs	r3, #0
 800daf8:	3401      	adds	r4, #1
 800dafa:	9305      	str	r3, [sp, #20]
 800dafc:	4619      	mov	r1, r3
 800dafe:	f04f 0c0a 	mov.w	ip, #10
 800db02:	4620      	mov	r0, r4
 800db04:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db08:	3a30      	subs	r2, #48	; 0x30
 800db0a:	2a09      	cmp	r2, #9
 800db0c:	d903      	bls.n	800db16 <_vfiprintf_r+0x1ee>
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d0c5      	beq.n	800da9e <_vfiprintf_r+0x176>
 800db12:	9105      	str	r1, [sp, #20]
 800db14:	e7c3      	b.n	800da9e <_vfiprintf_r+0x176>
 800db16:	fb0c 2101 	mla	r1, ip, r1, r2
 800db1a:	4604      	mov	r4, r0
 800db1c:	2301      	movs	r3, #1
 800db1e:	e7f0      	b.n	800db02 <_vfiprintf_r+0x1da>
 800db20:	ab03      	add	r3, sp, #12
 800db22:	9300      	str	r3, [sp, #0]
 800db24:	462a      	mov	r2, r5
 800db26:	4b16      	ldr	r3, [pc, #88]	; (800db80 <_vfiprintf_r+0x258>)
 800db28:	a904      	add	r1, sp, #16
 800db2a:	4630      	mov	r0, r6
 800db2c:	f7fd fa50 	bl	800afd0 <_printf_float>
 800db30:	4607      	mov	r7, r0
 800db32:	1c78      	adds	r0, r7, #1
 800db34:	d1d6      	bne.n	800dae4 <_vfiprintf_r+0x1bc>
 800db36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800db38:	07d9      	lsls	r1, r3, #31
 800db3a:	d405      	bmi.n	800db48 <_vfiprintf_r+0x220>
 800db3c:	89ab      	ldrh	r3, [r5, #12]
 800db3e:	059a      	lsls	r2, r3, #22
 800db40:	d402      	bmi.n	800db48 <_vfiprintf_r+0x220>
 800db42:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800db44:	f7fe ff34 	bl	800c9b0 <__retarget_lock_release_recursive>
 800db48:	89ab      	ldrh	r3, [r5, #12]
 800db4a:	065b      	lsls	r3, r3, #25
 800db4c:	f53f af12 	bmi.w	800d974 <_vfiprintf_r+0x4c>
 800db50:	9809      	ldr	r0, [sp, #36]	; 0x24
 800db52:	e711      	b.n	800d978 <_vfiprintf_r+0x50>
 800db54:	ab03      	add	r3, sp, #12
 800db56:	9300      	str	r3, [sp, #0]
 800db58:	462a      	mov	r2, r5
 800db5a:	4b09      	ldr	r3, [pc, #36]	; (800db80 <_vfiprintf_r+0x258>)
 800db5c:	a904      	add	r1, sp, #16
 800db5e:	4630      	mov	r0, r6
 800db60:	f7fd fcda 	bl	800b518 <_printf_i>
 800db64:	e7e4      	b.n	800db30 <_vfiprintf_r+0x208>
 800db66:	bf00      	nop
 800db68:	0800e3fc 	.word	0x0800e3fc
 800db6c:	0800e41c 	.word	0x0800e41c
 800db70:	0800e3dc 	.word	0x0800e3dc
 800db74:	0800e594 	.word	0x0800e594
 800db78:	0800e59e 	.word	0x0800e59e
 800db7c:	0800afd1 	.word	0x0800afd1
 800db80:	0800d905 	.word	0x0800d905
 800db84:	0800e59a 	.word	0x0800e59a

0800db88 <_read_r>:
 800db88:	b538      	push	{r3, r4, r5, lr}
 800db8a:	4d07      	ldr	r5, [pc, #28]	; (800dba8 <_read_r+0x20>)
 800db8c:	4604      	mov	r4, r0
 800db8e:	4608      	mov	r0, r1
 800db90:	4611      	mov	r1, r2
 800db92:	2200      	movs	r2, #0
 800db94:	602a      	str	r2, [r5, #0]
 800db96:	461a      	mov	r2, r3
 800db98:	f7f5 fe86 	bl	80038a8 <_read>
 800db9c:	1c43      	adds	r3, r0, #1
 800db9e:	d102      	bne.n	800dba6 <_read_r+0x1e>
 800dba0:	682b      	ldr	r3, [r5, #0]
 800dba2:	b103      	cbz	r3, 800dba6 <_read_r+0x1e>
 800dba4:	6023      	str	r3, [r4, #0]
 800dba6:	bd38      	pop	{r3, r4, r5, pc}
 800dba8:	20000d78 	.word	0x20000d78

0800dbac <__swbuf_r>:
 800dbac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbae:	460e      	mov	r6, r1
 800dbb0:	4614      	mov	r4, r2
 800dbb2:	4605      	mov	r5, r0
 800dbb4:	b118      	cbz	r0, 800dbbe <__swbuf_r+0x12>
 800dbb6:	6983      	ldr	r3, [r0, #24]
 800dbb8:	b90b      	cbnz	r3, 800dbbe <__swbuf_r+0x12>
 800dbba:	f7fe fe55 	bl	800c868 <__sinit>
 800dbbe:	4b21      	ldr	r3, [pc, #132]	; (800dc44 <__swbuf_r+0x98>)
 800dbc0:	429c      	cmp	r4, r3
 800dbc2:	d12b      	bne.n	800dc1c <__swbuf_r+0x70>
 800dbc4:	686c      	ldr	r4, [r5, #4]
 800dbc6:	69a3      	ldr	r3, [r4, #24]
 800dbc8:	60a3      	str	r3, [r4, #8]
 800dbca:	89a3      	ldrh	r3, [r4, #12]
 800dbcc:	071a      	lsls	r2, r3, #28
 800dbce:	d52f      	bpl.n	800dc30 <__swbuf_r+0x84>
 800dbd0:	6923      	ldr	r3, [r4, #16]
 800dbd2:	b36b      	cbz	r3, 800dc30 <__swbuf_r+0x84>
 800dbd4:	6923      	ldr	r3, [r4, #16]
 800dbd6:	6820      	ldr	r0, [r4, #0]
 800dbd8:	1ac0      	subs	r0, r0, r3
 800dbda:	6963      	ldr	r3, [r4, #20]
 800dbdc:	b2f6      	uxtb	r6, r6
 800dbde:	4283      	cmp	r3, r0
 800dbe0:	4637      	mov	r7, r6
 800dbe2:	dc04      	bgt.n	800dbee <__swbuf_r+0x42>
 800dbe4:	4621      	mov	r1, r4
 800dbe6:	4628      	mov	r0, r5
 800dbe8:	f7fe fdaa 	bl	800c740 <_fflush_r>
 800dbec:	bb30      	cbnz	r0, 800dc3c <__swbuf_r+0x90>
 800dbee:	68a3      	ldr	r3, [r4, #8]
 800dbf0:	3b01      	subs	r3, #1
 800dbf2:	60a3      	str	r3, [r4, #8]
 800dbf4:	6823      	ldr	r3, [r4, #0]
 800dbf6:	1c5a      	adds	r2, r3, #1
 800dbf8:	6022      	str	r2, [r4, #0]
 800dbfa:	701e      	strb	r6, [r3, #0]
 800dbfc:	6963      	ldr	r3, [r4, #20]
 800dbfe:	3001      	adds	r0, #1
 800dc00:	4283      	cmp	r3, r0
 800dc02:	d004      	beq.n	800dc0e <__swbuf_r+0x62>
 800dc04:	89a3      	ldrh	r3, [r4, #12]
 800dc06:	07db      	lsls	r3, r3, #31
 800dc08:	d506      	bpl.n	800dc18 <__swbuf_r+0x6c>
 800dc0a:	2e0a      	cmp	r6, #10
 800dc0c:	d104      	bne.n	800dc18 <__swbuf_r+0x6c>
 800dc0e:	4621      	mov	r1, r4
 800dc10:	4628      	mov	r0, r5
 800dc12:	f7fe fd95 	bl	800c740 <_fflush_r>
 800dc16:	b988      	cbnz	r0, 800dc3c <__swbuf_r+0x90>
 800dc18:	4638      	mov	r0, r7
 800dc1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc1c:	4b0a      	ldr	r3, [pc, #40]	; (800dc48 <__swbuf_r+0x9c>)
 800dc1e:	429c      	cmp	r4, r3
 800dc20:	d101      	bne.n	800dc26 <__swbuf_r+0x7a>
 800dc22:	68ac      	ldr	r4, [r5, #8]
 800dc24:	e7cf      	b.n	800dbc6 <__swbuf_r+0x1a>
 800dc26:	4b09      	ldr	r3, [pc, #36]	; (800dc4c <__swbuf_r+0xa0>)
 800dc28:	429c      	cmp	r4, r3
 800dc2a:	bf08      	it	eq
 800dc2c:	68ec      	ldreq	r4, [r5, #12]
 800dc2e:	e7ca      	b.n	800dbc6 <__swbuf_r+0x1a>
 800dc30:	4621      	mov	r1, r4
 800dc32:	4628      	mov	r0, r5
 800dc34:	f000 f81a 	bl	800dc6c <__swsetup_r>
 800dc38:	2800      	cmp	r0, #0
 800dc3a:	d0cb      	beq.n	800dbd4 <__swbuf_r+0x28>
 800dc3c:	f04f 37ff 	mov.w	r7, #4294967295
 800dc40:	e7ea      	b.n	800dc18 <__swbuf_r+0x6c>
 800dc42:	bf00      	nop
 800dc44:	0800e3fc 	.word	0x0800e3fc
 800dc48:	0800e41c 	.word	0x0800e41c
 800dc4c:	0800e3dc 	.word	0x0800e3dc

0800dc50 <__ascii_wctomb>:
 800dc50:	b149      	cbz	r1, 800dc66 <__ascii_wctomb+0x16>
 800dc52:	2aff      	cmp	r2, #255	; 0xff
 800dc54:	bf85      	ittet	hi
 800dc56:	238a      	movhi	r3, #138	; 0x8a
 800dc58:	6003      	strhi	r3, [r0, #0]
 800dc5a:	700a      	strbls	r2, [r1, #0]
 800dc5c:	f04f 30ff 	movhi.w	r0, #4294967295
 800dc60:	bf98      	it	ls
 800dc62:	2001      	movls	r0, #1
 800dc64:	4770      	bx	lr
 800dc66:	4608      	mov	r0, r1
 800dc68:	4770      	bx	lr
	...

0800dc6c <__swsetup_r>:
 800dc6c:	4b32      	ldr	r3, [pc, #200]	; (800dd38 <__swsetup_r+0xcc>)
 800dc6e:	b570      	push	{r4, r5, r6, lr}
 800dc70:	681d      	ldr	r5, [r3, #0]
 800dc72:	4606      	mov	r6, r0
 800dc74:	460c      	mov	r4, r1
 800dc76:	b125      	cbz	r5, 800dc82 <__swsetup_r+0x16>
 800dc78:	69ab      	ldr	r3, [r5, #24]
 800dc7a:	b913      	cbnz	r3, 800dc82 <__swsetup_r+0x16>
 800dc7c:	4628      	mov	r0, r5
 800dc7e:	f7fe fdf3 	bl	800c868 <__sinit>
 800dc82:	4b2e      	ldr	r3, [pc, #184]	; (800dd3c <__swsetup_r+0xd0>)
 800dc84:	429c      	cmp	r4, r3
 800dc86:	d10f      	bne.n	800dca8 <__swsetup_r+0x3c>
 800dc88:	686c      	ldr	r4, [r5, #4]
 800dc8a:	89a3      	ldrh	r3, [r4, #12]
 800dc8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dc90:	0719      	lsls	r1, r3, #28
 800dc92:	d42c      	bmi.n	800dcee <__swsetup_r+0x82>
 800dc94:	06dd      	lsls	r5, r3, #27
 800dc96:	d411      	bmi.n	800dcbc <__swsetup_r+0x50>
 800dc98:	2309      	movs	r3, #9
 800dc9a:	6033      	str	r3, [r6, #0]
 800dc9c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dca0:	81a3      	strh	r3, [r4, #12]
 800dca2:	f04f 30ff 	mov.w	r0, #4294967295
 800dca6:	e03e      	b.n	800dd26 <__swsetup_r+0xba>
 800dca8:	4b25      	ldr	r3, [pc, #148]	; (800dd40 <__swsetup_r+0xd4>)
 800dcaa:	429c      	cmp	r4, r3
 800dcac:	d101      	bne.n	800dcb2 <__swsetup_r+0x46>
 800dcae:	68ac      	ldr	r4, [r5, #8]
 800dcb0:	e7eb      	b.n	800dc8a <__swsetup_r+0x1e>
 800dcb2:	4b24      	ldr	r3, [pc, #144]	; (800dd44 <__swsetup_r+0xd8>)
 800dcb4:	429c      	cmp	r4, r3
 800dcb6:	bf08      	it	eq
 800dcb8:	68ec      	ldreq	r4, [r5, #12]
 800dcba:	e7e6      	b.n	800dc8a <__swsetup_r+0x1e>
 800dcbc:	0758      	lsls	r0, r3, #29
 800dcbe:	d512      	bpl.n	800dce6 <__swsetup_r+0x7a>
 800dcc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dcc2:	b141      	cbz	r1, 800dcd6 <__swsetup_r+0x6a>
 800dcc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dcc8:	4299      	cmp	r1, r3
 800dcca:	d002      	beq.n	800dcd2 <__swsetup_r+0x66>
 800dccc:	4630      	mov	r0, r6
 800dcce:	f7ff fa85 	bl	800d1dc <_free_r>
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	6363      	str	r3, [r4, #52]	; 0x34
 800dcd6:	89a3      	ldrh	r3, [r4, #12]
 800dcd8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dcdc:	81a3      	strh	r3, [r4, #12]
 800dcde:	2300      	movs	r3, #0
 800dce0:	6063      	str	r3, [r4, #4]
 800dce2:	6923      	ldr	r3, [r4, #16]
 800dce4:	6023      	str	r3, [r4, #0]
 800dce6:	89a3      	ldrh	r3, [r4, #12]
 800dce8:	f043 0308 	orr.w	r3, r3, #8
 800dcec:	81a3      	strh	r3, [r4, #12]
 800dcee:	6923      	ldr	r3, [r4, #16]
 800dcf0:	b94b      	cbnz	r3, 800dd06 <__swsetup_r+0x9a>
 800dcf2:	89a3      	ldrh	r3, [r4, #12]
 800dcf4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dcf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dcfc:	d003      	beq.n	800dd06 <__swsetup_r+0x9a>
 800dcfe:	4621      	mov	r1, r4
 800dd00:	4630      	mov	r0, r6
 800dd02:	f7fe fe7b 	bl	800c9fc <__smakebuf_r>
 800dd06:	89a0      	ldrh	r0, [r4, #12]
 800dd08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dd0c:	f010 0301 	ands.w	r3, r0, #1
 800dd10:	d00a      	beq.n	800dd28 <__swsetup_r+0xbc>
 800dd12:	2300      	movs	r3, #0
 800dd14:	60a3      	str	r3, [r4, #8]
 800dd16:	6963      	ldr	r3, [r4, #20]
 800dd18:	425b      	negs	r3, r3
 800dd1a:	61a3      	str	r3, [r4, #24]
 800dd1c:	6923      	ldr	r3, [r4, #16]
 800dd1e:	b943      	cbnz	r3, 800dd32 <__swsetup_r+0xc6>
 800dd20:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dd24:	d1ba      	bne.n	800dc9c <__swsetup_r+0x30>
 800dd26:	bd70      	pop	{r4, r5, r6, pc}
 800dd28:	0781      	lsls	r1, r0, #30
 800dd2a:	bf58      	it	pl
 800dd2c:	6963      	ldrpl	r3, [r4, #20]
 800dd2e:	60a3      	str	r3, [r4, #8]
 800dd30:	e7f4      	b.n	800dd1c <__swsetup_r+0xb0>
 800dd32:	2000      	movs	r0, #0
 800dd34:	e7f7      	b.n	800dd26 <__swsetup_r+0xba>
 800dd36:	bf00      	nop
 800dd38:	20000010 	.word	0x20000010
 800dd3c:	0800e3fc 	.word	0x0800e3fc
 800dd40:	0800e41c 	.word	0x0800e41c
 800dd44:	0800e3dc 	.word	0x0800e3dc

0800dd48 <abort>:
 800dd48:	b508      	push	{r3, lr}
 800dd4a:	2006      	movs	r0, #6
 800dd4c:	f000 f834 	bl	800ddb8 <raise>
 800dd50:	2001      	movs	r0, #1
 800dd52:	f7f5 fd9f 	bl	8003894 <_exit>

0800dd56 <_malloc_usable_size_r>:
 800dd56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd5a:	1f18      	subs	r0, r3, #4
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	bfbc      	itt	lt
 800dd60:	580b      	ldrlt	r3, [r1, r0]
 800dd62:	18c0      	addlt	r0, r0, r3
 800dd64:	4770      	bx	lr

0800dd66 <_raise_r>:
 800dd66:	291f      	cmp	r1, #31
 800dd68:	b538      	push	{r3, r4, r5, lr}
 800dd6a:	4604      	mov	r4, r0
 800dd6c:	460d      	mov	r5, r1
 800dd6e:	d904      	bls.n	800dd7a <_raise_r+0x14>
 800dd70:	2316      	movs	r3, #22
 800dd72:	6003      	str	r3, [r0, #0]
 800dd74:	f04f 30ff 	mov.w	r0, #4294967295
 800dd78:	bd38      	pop	{r3, r4, r5, pc}
 800dd7a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800dd7c:	b112      	cbz	r2, 800dd84 <_raise_r+0x1e>
 800dd7e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dd82:	b94b      	cbnz	r3, 800dd98 <_raise_r+0x32>
 800dd84:	4620      	mov	r0, r4
 800dd86:	f000 f831 	bl	800ddec <_getpid_r>
 800dd8a:	462a      	mov	r2, r5
 800dd8c:	4601      	mov	r1, r0
 800dd8e:	4620      	mov	r0, r4
 800dd90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd94:	f000 b818 	b.w	800ddc8 <_kill_r>
 800dd98:	2b01      	cmp	r3, #1
 800dd9a:	d00a      	beq.n	800ddb2 <_raise_r+0x4c>
 800dd9c:	1c59      	adds	r1, r3, #1
 800dd9e:	d103      	bne.n	800dda8 <_raise_r+0x42>
 800dda0:	2316      	movs	r3, #22
 800dda2:	6003      	str	r3, [r0, #0]
 800dda4:	2001      	movs	r0, #1
 800dda6:	e7e7      	b.n	800dd78 <_raise_r+0x12>
 800dda8:	2400      	movs	r4, #0
 800ddaa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ddae:	4628      	mov	r0, r5
 800ddb0:	4798      	blx	r3
 800ddb2:	2000      	movs	r0, #0
 800ddb4:	e7e0      	b.n	800dd78 <_raise_r+0x12>
	...

0800ddb8 <raise>:
 800ddb8:	4b02      	ldr	r3, [pc, #8]	; (800ddc4 <raise+0xc>)
 800ddba:	4601      	mov	r1, r0
 800ddbc:	6818      	ldr	r0, [r3, #0]
 800ddbe:	f7ff bfd2 	b.w	800dd66 <_raise_r>
 800ddc2:	bf00      	nop
 800ddc4:	20000010 	.word	0x20000010

0800ddc8 <_kill_r>:
 800ddc8:	b538      	push	{r3, r4, r5, lr}
 800ddca:	4d07      	ldr	r5, [pc, #28]	; (800dde8 <_kill_r+0x20>)
 800ddcc:	2300      	movs	r3, #0
 800ddce:	4604      	mov	r4, r0
 800ddd0:	4608      	mov	r0, r1
 800ddd2:	4611      	mov	r1, r2
 800ddd4:	602b      	str	r3, [r5, #0]
 800ddd6:	f7f5 fd4d 	bl	8003874 <_kill>
 800ddda:	1c43      	adds	r3, r0, #1
 800dddc:	d102      	bne.n	800dde4 <_kill_r+0x1c>
 800ddde:	682b      	ldr	r3, [r5, #0]
 800dde0:	b103      	cbz	r3, 800dde4 <_kill_r+0x1c>
 800dde2:	6023      	str	r3, [r4, #0]
 800dde4:	bd38      	pop	{r3, r4, r5, pc}
 800dde6:	bf00      	nop
 800dde8:	20000d78 	.word	0x20000d78

0800ddec <_getpid_r>:
 800ddec:	f7f5 bd3a 	b.w	8003864 <_getpid>

0800ddf0 <_init>:
 800ddf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddf2:	bf00      	nop
 800ddf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddf6:	bc08      	pop	{r3}
 800ddf8:	469e      	mov	lr, r3
 800ddfa:	4770      	bx	lr

0800ddfc <_fini>:
 800ddfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddfe:	bf00      	nop
 800de00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de02:	bc08      	pop	{r3}
 800de04:	469e      	mov	lr, r3
 800de06:	4770      	bx	lr
