#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Sun Jan 19 12:30:07 2014
# Process ID: 6304
# Log file: E:/Leo/DSPIC_final/DSPIC_final.runs/synth_1/fft.rds
# Journal file: E:/Leo/DSPIC_final/DSPIC_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source fft.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xa7a100tcsg324-1Q
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_verilog {
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/params.v
#   E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft.v
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir E:/Leo/DSPIC_final/DSPIC_final.data/wt [current_project]
# set_property parent.project_dir E:/Leo/DSPIC_final [current_project]
# synth_design -top fft -part xa7a100tcsg324-1Q
Command: synth_design -top fft -part xa7a100tcsg324-1Q

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xa7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a100t'
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 226.211 ; gain = 80.453
INFO: [Synth 8-638] synthesizing module 'fft' [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft.v:4]
INFO: [Synth 8-638] synthesizing module 'butterfly' [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v:6]
INFO: [Synth 8-638] synthesizing module 'flp32_complex_adder' [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v:3]
INFO: [Synth 8-638] synthesizing module 'flp32_add_sub' [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v:3]
INFO: [Synth 8-638] synthesizing module 'add' [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v:3]
INFO: [Synth 8-256] done synthesizing module 'add' (1#1) [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v:3]
INFO: [Synth 8-638] synthesizing module 'sub' [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v:3]
INFO: [Synth 8-256] done synthesizing module 'sub' (2#1) [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/sub.v:3]
INFO: [Synth 8-256] done synthesizing module 'flp32_add_sub' (3#1) [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_add_sub.v:3]
WARNING: [Synth 8-350] instance 'a_real' of module 'flp32_add_sub' requires 4 connections, but only 3 given [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v:7]
WARNING: [Synth 8-350] instance 'a_imag' of module 'flp32_add_sub' requires 4 connections, but only 3 given [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v:8]
INFO: [Synth 8-256] done synthesizing module 'flp32_complex_adder' (4#1) [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_adder.v:3]
INFO: [Synth 8-638] synthesizing module 'flp32_complex_subtracter' [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v:5]
WARNING: [Synth 8-350] instance 's_real' of module 'flp32_add_sub' requires 4 connections, but only 3 given [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v:9]
WARNING: [Synth 8-350] instance 's_imag' of module 'flp32_add_sub' requires 4 connections, but only 3 given [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v:10]
INFO: [Synth 8-256] done synthesizing module 'flp32_complex_subtracter' (5#1) [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/flp32_complex_subtracter.v:5]
INFO: [Synth 8-256] done synthesizing module 'butterfly' (6#1) [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/butterfly.v:6]
WARNING: [Synth 8-567] referenced signal 'butterfly_8_o1_real' should be on the sensitivity list [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft.v:21]
INFO: [Synth 8-256] done synthesizing module 'fft' (7#1) [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/fft.v:4]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[31]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[30]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[29]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[28]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[27]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[26]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[25]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[24]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[23]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[22]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[21]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[20]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[19]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[18]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[17]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[16]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[15]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[14]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[13]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[12]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[11]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[10]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[9]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[8]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[7]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[6]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[5]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[4]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[3]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[2]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[1]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[0]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[31]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[30]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[29]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[28]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[27]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[26]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[25]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[24]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[23]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[22]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[21]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[20]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[19]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[18]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[17]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[16]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[15]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[14]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[13]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[12]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[11]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[10]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[9]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[8]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[7]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[6]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[5]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[4]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[3]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[2]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[1]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[0]
WARNING: [Synth 8-3331] design fft has unconnected port finish
WARNING: [Synth 8-3331] design fft has unconnected port clk
WARNING: [Synth 8-3331] design fft has unconnected port rst
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 258.305 ; gain = 112.547
Start RTL Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 258.305 ; gain = 112.547
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 258.305 ; gain = 112.547
---------------------------------------------------------------------------------

INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'R_temp_reg' [E:/Leo/DSPIC_final/DSPIC_final.srcs/sources_1/new/add.v:23]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a100tcsg324-1Q
Loading clock regions from D:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/aartix7/xa7a100t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/aartix7/xa7a100t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2013.3/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/aartix7/xa7a100t/csg324/Package.xml
Loading io standards from D:/Xilinx/Vivado/2013.3/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2013.3/data\parts/xilinx/artix7/ConfigModes.xml
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB8 0 RAMB16 0 RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 534.090 ; gain = 388.332
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 4     
	   3 Input     24 Bit       Adders := 12    
	   2 Input      8 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 40    
	   3 Input     24 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 16    
	   2 Input     23 Bit        Muxes := 4     
	  23 Input     23 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 28    
	  23 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fft 
Detailed RTL Component Info : 
Module flp32_complex_subtracter 
Detailed RTL Component Info : 
Module butterfly 
Detailed RTL Component Info : 
Module flp32_add_sub 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
Module flp32_complex_adder 
Detailed RTL Component Info : 
Module sub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     24 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 4     
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	  23 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  23 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[22] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[21] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[20] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[19] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[18] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[17] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[16] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[15] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[14] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[13] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[12] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[11] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[10] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[9] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[8] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[7] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[6] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[5] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[4] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[3] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[2] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[1] ) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (\R_temp_reg[0] ) is unused and will be removed from module add.
WARNING: [Synth 8-3330] design fft has an empty top module
WARNING: [Synth 8-3331] design fft has unconnected port out_real[31]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[30]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[29]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[28]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[27]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[26]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[25]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[24]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[23]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[22]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[21]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[20]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[19]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[18]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[17]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[16]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[15]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[14]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[13]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[12]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[11]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[10]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[9]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[8]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[7]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[6]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[5]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[4]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[3]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[2]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[1]
WARNING: [Synth 8-3331] design fft has unconnected port out_real[0]
WARNING: [Synth 8-3331] design fft has unconnected port out_imag[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 534.090 ; gain = 388.332
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 535.102 ; gain = 389.344
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 535.102 ; gain = 389.344
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 544.750 ; gain = 398.992
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 544.750 ; gain = 398.992
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 544.750 ; gain = 398.992
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 544.750 ; gain = 398.992
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 544.750 ; gain = 398.992
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 228 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 544.750 ; gain = 398.992
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 796.293 ; gain = 614.586
# write_checkpoint fft.dcp
INFO: [Timing 38-45] Going to infer timing constraints.
INFO: [Timing 38-33] Done inferring timing constraints.
# report_utilization -file fft_utilization_synth.rpt -pb fft_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 796.293 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jan 19 12:31:04 2014...
