<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CNTV_CTL</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">CNTV_CTL, Counter-timer Virtual Timer Control</h1><p>The CNTV_CTL characteristics are:</p><h2>Purpose</h2>
        <p>Control register for the virtual timer.</p>
      <h2>Configuration</h2><p>
        The power domain of CNTV_CTL is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
      RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values. These apply only on a reset of the reset domain in which the register is implemented. The register is not affected by a reset of any other reset domain.</p>
        <p>For more information see <span class="xref">'Power and reset domains for the system level implementation of the Generic Timer' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.</p>
      <h2>Attributes</h2>
            <p>CNTV_CTL is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The CNTV_CTL bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="29"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#ISTATUS_2">ISTATUS</a></td><td class="lr" colspan="1"><a href="#IMASK_1">IMASK</a></td><td class="lr" colspan="1"><a href="#ENABLE_0">ENABLE</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="0_31">
                Bits [31:3]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="ISTATUS_2">ISTATUS, bit [2]
              </h4>
          
  <p>The status of the timer. This bit indicates whether the timer condition is met:</p>

        <table class="valuetable"><tr><th>ISTATUS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Timer condition is not met.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Timer condition is met.</p>
</td></tr></table>
              
  <p>When the value of the ENABLE bit is 1, ISTATUS indicates whether the timer condition is met. ISTATUS takes no account of the value of the IMASK bit. If the value of ISTATUS is 1 and the value of IMASK is 0 then the timer interrupt is asserted.</p>
<p>When the value of the ENABLE bit is 0, the ISTATUS field is <span class="arm-defined-word">UNKNOWN</span>.</p>
<p>For more information see <span class="xref">'Operation of the CompareValue views of the timers'</span> and <span class="xref">'Operation of the TimerValue views of the timers' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile, chapter D6</span>.</p>
<p>This bit is read-only.</p>

            <h4 id="IMASK_1">IMASK, bit [1]
              </h4>
          
  <p>Timer interrupt mask bit. Permitted values are:</p>

        <table class="valuetable"><tr><th>IMASK</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Timer interrupt is not masked by the IMASK bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Timer interrupt is masked by the IMASK bit.</p>
</td></tr></table>
              
  <p>For more information, see the description of the ISTATUS bit.</p>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="ENABLE_0">ENABLE, bit [0]
              </h4>
          
  <p>Enables the timer. Permitted values are:</p>

        <table class="valuetable"><tr><th>ENABLE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Timer disabled.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Timer enabled.</p>
</td></tr></table>
              
  <p>Setting this bit to 0 disables the timer output signal, but the timer value accessible from <a href="ext-cntv_tval.html">CNTV_TVAL</a> continues to count down.</p>
<div class="note"><span class="note-header">Note</span><p>Disabling the output signal might be a power-saving option.</p></div>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><h2>Accessing the CNTV_CTL</h2>
        <p>CNTV_CTL can be implemented in any implemented CNTBaseN frame that has virtual timer capability, and in the corresponding CNTEL0BaseN frame.</p>

      
        <p><span class="xref">'CNTCTLBase status and control fields for the CNTBaseN and CNTEL0BaseN frames' in Chapter I1 of the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span> describes the status fields that identify whether a CNTBaseN frame is implemented, and for an implemented frame:</p>

      
        <ul>
<li>Whether the CNTBaseN frame has virtual timer capability.
</li><li>Whether the corresponding CNTEL0BaseN frame is implemented.
</li><li>For an implementation that recognizes two Security states, whether the CNTBaseN frame, and any corresponding CNTEL0BaseN frame, is accessible by Non-secure accesses.
</li></ul>

      
        <p>For an implemented CNTBaseN frame that has virtual timer capability:</p>

      
        <ul>
<li>CNTV_CTL is accessible in that frame if the value of <a href="ext-cntacrn.html">CNTACR&lt;n&gt;</a>.RWVT is 1.
</li><li>Otherwise, the CNTV_CTL address in that frame is RAZ/WI.
</li></ul>

      
        <p>For an implemented CNTEL0BaseN frame:</p>

      
        <ul>
<li>CNTV_CTL is accessible in that frame if both:<ul>
<li>CNTV_CTL is accessible in the corresponding CNTBaseN frame:
</li><li>The value of <a href="ext-cntel0acr.html">CNTEL0ACR</a>.EL0VTEN is 1.
</li></ul>

</li><li>Otherwise, the CNTV_CTL address in that frame is RAZ/WI.
</li></ul>
      <h4>CNTV_CTL can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>Timer</td><td>CNTBaseN</td><td><span class="hexnumber">0x03C</span></td><td>CNTV_CTL</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>Timer</td><td>CNTEL0BaseN</td><td><span class="hexnumber">0x03C</span></td><td>CNTV_CTL</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
