<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1470x SDK: EMMC_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1470x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">EMMC_Type Struct Reference<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___b_s_p.html">BSP (Board Support Package)</a> &raquo; <a class="el" href="group___p_l_a___b_s_p___r_e_g_i_s_t_e_r_s.html">Register Description</a> &raquo; <a class="el" href="group___d_a1470x.html">DA1470x</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Device_Peripheral_peripherals</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>EMMC registers (EMMC)  
 <a href="struct_e_m_m_c___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_d_a1470x-00_8h_source.html">DA1470x-00.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a622ce8653bb73070f05cf59eedbf361d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a622ce8653bb73070f05cf59eedbf361d">EMMC_SDMASA_R_REG</a></td></tr>
<tr class="separator:a622ce8653bb73070f05cf59eedbf361d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2d01e304a549b9a526d1aabbce6d2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a0e2d01e304a549b9a526d1aabbce6d2e">EMMC_BLOCKSIZE_R_REG</a></td></tr>
<tr class="separator:a0e2d01e304a549b9a526d1aabbce6d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e5053d23cf4ce5553b39b6da295167f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a1e5053d23cf4ce5553b39b6da295167f">EMMC_BLOCKCOUNT_R_REG</a></td></tr>
<tr class="separator:a1e5053d23cf4ce5553b39b6da295167f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89bf3ab78ad83964fa3b64af92010acd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a89bf3ab78ad83964fa3b64af92010acd">EMMC_ARGUMENT_R_REG</a></td></tr>
<tr class="separator:a89bf3ab78ad83964fa3b64af92010acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea2174a50efe8a4a53b1eed1d7a3ad72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#aea2174a50efe8a4a53b1eed1d7a3ad72">EMMC_XFER_MODE_R_REG</a></td></tr>
<tr class="separator:aea2174a50efe8a4a53b1eed1d7a3ad72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50614ad36215f1ae9529f04a9ed7163e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a50614ad36215f1ae9529f04a9ed7163e">EMMC_CMD_R_REG</a></td></tr>
<tr class="separator:a50614ad36215f1ae9529f04a9ed7163e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef1bae95c8a28af279b89bb9ceb27c9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#aef1bae95c8a28af279b89bb9ceb27c9b">EMMC_RESP01_R_REG</a></td></tr>
<tr class="separator:aef1bae95c8a28af279b89bb9ceb27c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca548d937083d3eabd3a42ae828fb61e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#aca548d937083d3eabd3a42ae828fb61e">EMMC_RESP23_R_REG</a></td></tr>
<tr class="separator:aca548d937083d3eabd3a42ae828fb61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81fab385628bfd5dd049a6f370443ba5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a81fab385628bfd5dd049a6f370443ba5">EMMC_RESP45_R_REG</a></td></tr>
<tr class="separator:a81fab385628bfd5dd049a6f370443ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ee578fec8cffa21e375164bfbd55fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a92ee578fec8cffa21e375164bfbd55fa">EMMC_RESP67_R_REG</a></td></tr>
<tr class="separator:a92ee578fec8cffa21e375164bfbd55fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac002624b8fc9ff24d22f0171c95d392d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#ac002624b8fc9ff24d22f0171c95d392d">EMMC_BUF_DATA_R_REG</a></td></tr>
<tr class="separator:ac002624b8fc9ff24d22f0171c95d392d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93c6d93d815bd45b82cc41bcdab4d291"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a93c6d93d815bd45b82cc41bcdab4d291">EMMC_PSTATE_REG</a></td></tr>
<tr class="separator:a93c6d93d815bd45b82cc41bcdab4d291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecdcf7f36df527a07e6e63947aefa101"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#aecdcf7f36df527a07e6e63947aefa101">EMMC_HOST_CTRL1_R_REG</a></td></tr>
<tr class="separator:aecdcf7f36df527a07e6e63947aefa101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eace04a6a43b4d730ec7e68e5104a98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a8eace04a6a43b4d730ec7e68e5104a98">EMMC_PWR_CTRL_R_REG</a></td></tr>
<tr class="separator:a8eace04a6a43b4d730ec7e68e5104a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67449f15065b1cd0b0fd9b35190caec5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a67449f15065b1cd0b0fd9b35190caec5">EMMC_BGAP_CTRL_R_REG</a></td></tr>
<tr class="separator:a67449f15065b1cd0b0fd9b35190caec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab4416d074b7af031e4794b6b483aee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a1ab4416d074b7af031e4794b6b483aee">EMMC_WUP_CTRL_R_REG</a></td></tr>
<tr class="separator:a1ab4416d074b7af031e4794b6b483aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc77c230772c270ec7b6dc02c954df0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#aecc77c230772c270ec7b6dc02c954df0">EMMC_CLK_CTRL_R_REG</a></td></tr>
<tr class="separator:aecc77c230772c270ec7b6dc02c954df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7627fb8a9e33749317565693410037d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a7627fb8a9e33749317565693410037d5">EMMC_TOUT_CTRL_R_REG</a></td></tr>
<tr class="separator:a7627fb8a9e33749317565693410037d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d24c4111886b4d712d154055f55333"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#ae8d24c4111886b4d712d154055f55333">EMMC_SW_RST_R_REG</a></td></tr>
<tr class="separator:ae8d24c4111886b4d712d154055f55333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d6b85c7805458d9f6a05cd89a21d88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a61d6b85c7805458d9f6a05cd89a21d88">EMMC_NORMAL_INT_STAT_R_REG</a></td></tr>
<tr class="separator:a61d6b85c7805458d9f6a05cd89a21d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab71b229911ebb4c9d7d2db1cc7549b16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#ab71b229911ebb4c9d7d2db1cc7549b16">EMMC_ERROR_INT_STAT_R_REG</a></td></tr>
<tr class="separator:ab71b229911ebb4c9d7d2db1cc7549b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45cb208cd813b178acd43a123c9d4574"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a45cb208cd813b178acd43a123c9d4574">EMMC_NORMAL_INT_STAT_EN_R_REG</a></td></tr>
<tr class="separator:a45cb208cd813b178acd43a123c9d4574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad90982a88d7b916d425977256ec726"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#acad90982a88d7b916d425977256ec726">EMMC_ERROR_INT_STAT_EN_R_REG</a></td></tr>
<tr class="separator:acad90982a88d7b916d425977256ec726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6743b4ece977bef69d42db146e0e2e03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a6743b4ece977bef69d42db146e0e2e03">EMMC_NORMAL_INT_SIGNAL_EN_R_REG</a></td></tr>
<tr class="separator:a6743b4ece977bef69d42db146e0e2e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d53935f5e3b0e67d35252337b4d44e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a4d53935f5e3b0e67d35252337b4d44e0">EMMC_ERROR_INT_SIGNAL_EN_R_REG</a></td></tr>
<tr class="separator:a4d53935f5e3b0e67d35252337b4d44e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2100af53ae628553008ce7ceb236067f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a2100af53ae628553008ce7ceb236067f">EMMC_AUTO_CMD_STAT_R_REG</a></td></tr>
<tr class="separator:a2100af53ae628553008ce7ceb236067f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e6d4e3c727450cb3709874d8facd463"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a9e6d4e3c727450cb3709874d8facd463">EMMC_HOST_CTRL2_R_REG</a></td></tr>
<tr class="separator:a9e6d4e3c727450cb3709874d8facd463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b0ca94564df5697602e22efe40aa135"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a4b0ca94564df5697602e22efe40aa135">EMMC_CAPABILITIES1_R_REG</a></td></tr>
<tr class="separator:a4b0ca94564df5697602e22efe40aa135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9277529a1a2feb16f83008d301c14666"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a9277529a1a2feb16f83008d301c14666">EMMC_CAPABILITIES2_R_REG</a></td></tr>
<tr class="separator:a9277529a1a2feb16f83008d301c14666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20074c871073d1b3b493f5dd10573a56"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a20074c871073d1b3b493f5dd10573a56">EMMC_CURR_CAPABILITIES1_R_REG</a></td></tr>
<tr class="separator:a20074c871073d1b3b493f5dd10573a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d8572bf6fdba584da25cfda2b02f895"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a7d8572bf6fdba584da25cfda2b02f895">EMMC_CURR_CAPABILITIES2_R_REG</a></td></tr>
<tr class="separator:a7d8572bf6fdba584da25cfda2b02f895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a694f8f753c78d7f7cc28b4bf9a34df9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a694f8f753c78d7f7cc28b4bf9a34df9c">EMMC_FORCE_AUTO_CMD_STAT_R_REG</a></td></tr>
<tr class="separator:a694f8f753c78d7f7cc28b4bf9a34df9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7865a03089fe33bbd80068039ac9fab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#af7865a03089fe33bbd80068039ac9fab">EMMC_FORCE_ERROR_INT_STAT_R_REG</a></td></tr>
<tr class="separator:af7865a03089fe33bbd80068039ac9fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6679343eeea2b773f3e61d91ef75faed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a6679343eeea2b773f3e61d91ef75faed">EMMC_ADMA_ERR_STAT_R_REG</a></td></tr>
<tr class="separator:a6679343eeea2b773f3e61d91ef75faed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fac89af02b29c8030f481263788b48a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a5fac89af02b29c8030f481263788b48a">EMMC_ADMA_SA_LOW_R_REG</a></td></tr>
<tr class="separator:a5fac89af02b29c8030f481263788b48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2783aea8f2a168cb897de1420a6492c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#ab2783aea8f2a168cb897de1420a6492c">EMMC_PRESET_INIT_R_REG</a></td></tr>
<tr class="separator:ab2783aea8f2a168cb897de1420a6492c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29aa0dfc713b843748be5e0191b0808e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a29aa0dfc713b843748be5e0191b0808e">EMMC_PRESET_DS_R_REG</a></td></tr>
<tr class="separator:a29aa0dfc713b843748be5e0191b0808e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa012c15397fbe47393e9a0560946e69a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#aa012c15397fbe47393e9a0560946e69a">EMMC_PRESET_HS_R_REG</a></td></tr>
<tr class="separator:aa012c15397fbe47393e9a0560946e69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487a1edbc2b10a7d76264902bbb496bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a487a1edbc2b10a7d76264902bbb496bc">EMMC_PRESET_SDR12_R_REG</a></td></tr>
<tr class="separator:a487a1edbc2b10a7d76264902bbb496bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b2ed4ec33e7d294ac3e5d33846fbe2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a65b2ed4ec33e7d294ac3e5d33846fbe2">EMMC_PRESET_SDR25_R_REG</a></td></tr>
<tr class="separator:a65b2ed4ec33e7d294ac3e5d33846fbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5738c909cb7fc6a246408e424552c531"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a5738c909cb7fc6a246408e424552c531">EMMC_PRESET_SDR50_R_REG</a></td></tr>
<tr class="separator:a5738c909cb7fc6a246408e424552c531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2767790d8368d42fb206561e838df256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a2767790d8368d42fb206561e838df256">EMMC_PRESET_SDR104_R_REG</a></td></tr>
<tr class="separator:a2767790d8368d42fb206561e838df256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004c96a8d733f5c78ef9a40483527b90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a004c96a8d733f5c78ef9a40483527b90">EMMC_PRESET_DDR50_R_REG</a></td></tr>
<tr class="separator:a004c96a8d733f5c78ef9a40483527b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a652303af554bbf75ab57806f43ab5a24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a652303af554bbf75ab57806f43ab5a24">EMMC_PRESET_UHS2_R_REG</a></td></tr>
<tr class="separator:a652303af554bbf75ab57806f43ab5a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab97028a03df1a87bfaead789c2bc02ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#ab97028a03df1a87bfaead789c2bc02ad">EMMC_P_EMBEDDED_CNTRL_REG</a></td></tr>
<tr class="separator:ab97028a03df1a87bfaead789c2bc02ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a825031a22d778238392f83f69a0ffc19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a825031a22d778238392f83f69a0ffc19">EMMC_P_VENDOR_SPECIFIC_AREA_REG</a></td></tr>
<tr class="separator:a825031a22d778238392f83f69a0ffc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f403ae3faf19dcce5c1f866a9a3493"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#ac7f403ae3faf19dcce5c1f866a9a3493">EMMC_P_VNDR2_SPECIFIC_AREA_REG</a></td></tr>
<tr class="separator:ac7f403ae3faf19dcce5c1f866a9a3493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4061b07b92eeb01f291e93ecb55ba22d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a4061b07b92eeb01f291e93ecb55ba22d">EMMC_SLOT_INTR_STATUS_R_REG</a></td></tr>
<tr class="separator:a4061b07b92eeb01f291e93ecb55ba22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627c0aea35e8009edfbb5f8c440a70bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a627c0aea35e8009edfbb5f8c440a70bb">EMMC_HOST_CNTRL_VERS_R_REG</a></td></tr>
<tr class="separator:a627c0aea35e8009edfbb5f8c440a70bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47fb73e5c618c242f235826ef05673c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a47fb73e5c618c242f235826ef05673c8">EMMC_CQCAP_REG</a></td></tr>
<tr class="separator:a47fb73e5c618c242f235826ef05673c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeebd6fddecefdee8ff491aa75a03487"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#aeeebd6fddecefdee8ff491aa75a03487">EMMC_VER_ID_R_REG</a></td></tr>
<tr class="separator:aeeebd6fddecefdee8ff491aa75a03487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba161b9c86c09405ff250eb8499c0e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#aeba161b9c86c09405ff250eb8499c0e9">EMMC_VER_TYPE_R_REG</a></td></tr>
<tr class="separator:aeba161b9c86c09405ff250eb8499c0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99aeb82ae58d5fe831b7adfe83ab2a01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a99aeb82ae58d5fe831b7adfe83ab2a01">EMMC_CTRL_R_REG</a></td></tr>
<tr class="separator:a99aeb82ae58d5fe831b7adfe83ab2a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc93ecfedfadd7c4e33585b967391240"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#acc93ecfedfadd7c4e33585b967391240">EMMC_MBIU_CTRL_R_REG</a></td></tr>
<tr class="separator:acc93ecfedfadd7c4e33585b967391240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa445677d61ea938f4639d8f01851d293"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#aa445677d61ea938f4639d8f01851d293">EMMC_EMMC_CTRL_R_REG</a></td></tr>
<tr class="separator:aa445677d61ea938f4639d8f01851d293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e1bed3078dbe8c168767ab15f7964e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#ab1e1bed3078dbe8c168767ab15f7964e">EMMC_BOOT_CTRL_R_REG</a></td></tr>
<tr class="separator:ab1e1bed3078dbe8c168767ab15f7964e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a633fbc7df66528e7075a5da753d0eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a7a633fbc7df66528e7075a5da753d0eb">EMMC_AT_CTRL_R_REG</a></td></tr>
<tr class="separator:a7a633fbc7df66528e7075a5da753d0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35ff7e818478ddc36915f37f8628086d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#a35ff7e818478ddc36915f37f8628086d">EMMC_AT_STAT_R_REG</a></td></tr>
<tr class="separator:a35ff7e818478ddc36915f37f8628086d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac727d56c4262a0ab469578c7b42ffeef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_m_c___type.html#ac727d56c4262a0ab469578c7b42ffeef">EMMC_EMBEDDED_CTRL_R_REG</a></td></tr>
<tr class="separator:ac727d56c4262a0ab469578c7b42ffeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>EMMC registers (EMMC) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6679343eeea2b773f3e61d91ef75faed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6679343eeea2b773f3e61d91ef75faed">&#9670;&nbsp;</a></span>EMMC_ADMA_ERR_STAT_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t EMMC_Type::EMMC_ADMA_ERR_STAT_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000054) This register stores the ADMA state during an ADMA error. This register is applicable for an SD/eMMC/UHS-II mode. <br  />
 </p>

</div>
</div>
<a id="a5fac89af02b29c8030f481263788b48a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fac89af02b29c8030f481263788b48a">&#9670;&nbsp;</a></span>EMMC_ADMA_SA_LOW_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_ADMA_SA_LOW_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000058) This register holds the lower 32-bit system address for DMA transfer. This register is applicable for an SD/eMMC/UHS-II mode. <br  />
 </p>

</div>
</div>
<a id="a89bf3ab78ad83964fa3b64af92010acd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89bf3ab78ad83964fa3b64af92010acd">&#9670;&nbsp;</a></span>EMMC_ARGUMENT_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_ARGUMENT_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000008) This register is used to configure the SD/eMMC command argument. <br  />
 </p>

</div>
</div>
<a id="a7a633fbc7df66528e7075a5da753d0eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a633fbc7df66528e7075a5da753d0eb">&#9670;&nbsp;</a></span>EMMC_AT_CTRL_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_AT_CTRL_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000540) This register controls some aspects of tuning and auto-tuning features. Do not program this register when HOST_CTRL2_R.SAMPLE_CLK_SEL is 1. <br  />
 </p>

</div>
</div>
<a id="a35ff7e818478ddc36915f37f8628086d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35ff7e818478ddc36915f37f8628086d">&#9670;&nbsp;</a></span>EMMC_AT_STAT_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_AT_STAT_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000544) Register to read the Center, Left and Right codes used by tuning and auto-tuning engines. Center code field is also used for software managed tuning. <br  />
 </p>

</div>
</div>
<a id="a2100af53ae628553008ce7ceb236067f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2100af53ae628553008ce7ceb236067f">&#9670;&nbsp;</a></span>EMMC_AUTO_CMD_STAT_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_AUTO_CMD_STAT_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000003C) This register is used to indicate the CMD12 response error of Auto CMD12, and the CMD23 response error of Auto CMD23. The Host driver can determine the kind of Auto CMD12/CMD23 errors that can occur in this register. Auto CMD23 errors are indicated in bit 04-01. This register is valid only when Auto CMD Error is set. This register is applicable for an SD/eMMC mode. <br  />
 </p>

</div>
</div>
<a id="a67449f15065b1cd0b0fd9b35190caec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67449f15065b1cd0b0fd9b35190caec5">&#9670;&nbsp;</a></span>EMMC_BGAP_CTRL_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t EMMC_Type::EMMC_BGAP_CTRL_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000002A) This register is used by the host driver to control any operation related to Block Gap. This register is applicable for an SD/eMMC/UHS-II mode. <br  />
 </p>

</div>
</div>
<a id="a1e5053d23cf4ce5553b39b6da295167f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e5053d23cf4ce5553b39b6da295167f">&#9670;&nbsp;</a></span>EMMC_BLOCKCOUNT_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_BLOCKCOUNT_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000006) This register is used to configure the number of data blocks. This register is applicable for both SD and eMMC modes. <br  />
 </p>

</div>
</div>
<a id="a0e2d01e304a549b9a526d1aabbce6d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e2d01e304a549b9a526d1aabbce6d2e">&#9670;&nbsp;</a></span>EMMC_BLOCKSIZE_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_BLOCKSIZE_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000004) This register is used to configure an SDMA buffer boundary and the number of bytes in a data block. This register is applicable for both SD and eMMC modes. <br  />
 </p>

</div>
</div>
<a id="ab1e1bed3078dbe8c168767ab15f7964e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e1bed3078dbe8c168767ab15f7964e">&#9670;&nbsp;</a></span>EMMC_BOOT_CTRL_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_BOOT_CTRL_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000052E) This register is used to control the eMMC Boot operation. <br  />
 </p>

</div>
</div>
<a id="ac002624b8fc9ff24d22f0171c95d392d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac002624b8fc9ff24d22f0171c95d392d">&#9670;&nbsp;</a></span>EMMC_BUF_DATA_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_BUF_DATA_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000020) This register is used to access the packet buffer. This register is applicable for an SD/eMMC/UHS-II mode. <br  />
 </p>

</div>
</div>
<a id="a4b0ca94564df5697602e22efe40aa135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b0ca94564df5697602e22efe40aa135">&#9670;&nbsp;</a></span>EMMC_CAPABILITIES1_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_CAPABILITIES1_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000040) This register provides the Host Driver with information specific to the Host Controller implementation. The host controller may implement these values as fixed or loaded from the flash memory during power on initialization. Capabilities register is segregated into two 32-bit registers: CAPABILITIES1_R and CAPABILITIES2_R. The CAPABILITIES1_R register is the lower part of Capabilities register. <br  />
 </p>

</div>
</div>
<a id="a9277529a1a2feb16f83008d301c14666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9277529a1a2feb16f83008d301c14666">&#9670;&nbsp;</a></span>EMMC_CAPABILITIES2_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_CAPABILITIES2_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000044) This register provides the Host Driver with information specific to the Host Controller implementation. The host controller may implement these values as fixed or as loaded from flash memory during power on initialization. Capabilities register is segregated into two 32-bit registers, namely CAPABILITIES1_R and CAPABILITIES2_R. The CAPABILITIES2_R register is upper part of Capabilities register. <br  />
 </p>

</div>
</div>
<a id="aecc77c230772c270ec7b6dc02c954df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecc77c230772c270ec7b6dc02c954df0">&#9670;&nbsp;</a></span>EMMC_CLK_CTRL_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_CLK_CTRL_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000002C) This register controls SDCLK (card clock) in an SD/eMMC mode and RCLK in the UHS-II mode. This register is applicable for an SD/eMMC/UHS-II mode. <br  />
 </p>

</div>
</div>
<a id="a50614ad36215f1ae9529f04a9ed7163e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50614ad36215f1ae9529f04a9ed7163e">&#9670;&nbsp;</a></span>EMMC_CMD_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_CMD_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000000E) This register is used to provide the information related to a command and a response packet. This register is applicable for an SD/eMMC mode. <br  />
 </p>

</div>
</div>
<a id="a47fb73e5c618c242f235826ef05673c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47fb73e5c618c242f235826ef05673c8">&#9670;&nbsp;</a></span>EMMC_CQCAP_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_CQCAP_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000184) This register indicates the capabilities of the command queuing engine. <br  />
 </p>

</div>
</div>
<a id="a99aeb82ae58d5fe831b7adfe83ab2a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99aeb82ae58d5fe831b7adfe83ab2a01">&#9670;&nbsp;</a></span>EMMC_CTRL_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t EMMC_Type::EMMC_CTRL_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000508) This register is used to control the operation of EMMC Controller. <br  />
 </p>

</div>
</div>
<a id="a20074c871073d1b3b493f5dd10573a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20074c871073d1b3b493f5dd10573a56">&#9670;&nbsp;</a></span>EMMC_CURR_CAPABILITIES1_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_CURR_CAPABILITIES1_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000048) This register indicate the maximum current capability for each voltage, for VDD1. The value is meaningful if the Voltage Support is set in the Capabilities register. If this information is supplied by the Host System through another method, all the Maximum Current Capabilities registers are set to 0. <br  />
 </p>

</div>
</div>
<a id="a7d8572bf6fdba584da25cfda2b02f895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d8572bf6fdba584da25cfda2b02f895">&#9670;&nbsp;</a></span>EMMC_CURR_CAPABILITIES2_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_CURR_CAPABILITIES2_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000004C) This register indicates the maximum current capability for each voltage (for VDD2). The value is meaningful if Voltage Support is set in the Capabilities register. If this information is supplied by the Host System through another method, all the Maximum Current Capabilities registers are set to 0. <br  />
 </p>

</div>
</div>
<a id="ac727d56c4262a0ab469578c7b42ffeef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac727d56c4262a0ab469578c7b42ffeef">&#9670;&nbsp;</a></span>EMMC_EMBEDDED_CTRL_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_EMBEDDED_CTRL_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000F6C) This register controls the embedded device. When the Host Controller is connected to a removable device, this register is not used. <br  />
 </p>

</div>
</div>
<a id="aa445677d61ea938f4639d8f01851d293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa445677d61ea938f4639d8f01851d293">&#9670;&nbsp;</a></span>EMMC_EMMC_CTRL_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_EMMC_CTRL_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000052C) This register is used to control the eMMC operation. <br  />
 </p>

</div>
</div>
<a id="a4d53935f5e3b0e67d35252337b4d44e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d53935f5e3b0e67d35252337b4d44e0">&#9670;&nbsp;</a></span>EMMC_ERROR_INT_SIGNAL_EN_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_ERROR_INT_SIGNAL_EN_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000003A) This register is used to select the interrupt status that is notified to the Host System as an interrupt. All these status bits share the same 1-bit interrupt line. Setting any of these bits to 1 enables interrupt generation. This register is applicable for an SD/eMMC/UHS-II mode. <br  />
 </p>

</div>
</div>
<a id="acad90982a88d7b916d425977256ec726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acad90982a88d7b916d425977256ec726">&#9670;&nbsp;</a></span>EMMC_ERROR_INT_STAT_EN_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_ERROR_INT_STAT_EN_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000036) This register sets the Interrupt Status for Error Interrupt Status register (ERROR_INT_STAT_R), when ERROR_INT_STAT_EN_R is set to 1. This register is applicable for an SD/eMMC/UHS-II mode. <br  />
 </p>

</div>
</div>
<a id="ab71b229911ebb4c9d7d2db1cc7549b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab71b229911ebb4c9d7d2db1cc7549b16">&#9670;&nbsp;</a></span>EMMC_ERROR_INT_STAT_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_ERROR_INT_STAT_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000032) This register enables an interrupt when the Error Interrupt Status Enable is enabled and at least one of the statuses is set to 1. Writing to 1 clears the bit and writing to 0 retains the bit unchanged. Signals defined in this register can be enabled by the Error Interrupt Status Enable register, but not by the Error Interrupt Signal Enable register. More than one status can be cleared with a single register write. This register is applicable for an SD/eMMC/UHS-II mode. <br  />
 </p>

</div>
</div>
<a id="a694f8f753c78d7f7cc28b4bf9a34df9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a694f8f753c78d7f7cc28b4bf9a34df9c">&#9670;&nbsp;</a></span>EMMC_FORCE_AUTO_CMD_STAT_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_FORCE_AUTO_CMD_STAT_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000050) The register is not a physically implemented but is an address at which the Auto CMD Error Status register can be written. This register is applicable for an SD/eMMC mode. 1 : Sets each bit of the Auto CMD Error Status register. 0 : No effect. <br  />
 </p>

</div>
</div>
<a id="af7865a03089fe33bbd80068039ac9fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7865a03089fe33bbd80068039ac9fab">&#9670;&nbsp;</a></span>EMMC_FORCE_ERROR_INT_STAT_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_FORCE_ERROR_INT_STAT_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000052) This register is not physically implemented but is an address at which the Error Interrupt Status register can be written. The effect of a write to this address is reflected in the Error Interrupt Status register if the corresponding bit of the Error Interrupt Status Enable register is set. This register is applicable for an SD/eMMC/UHS-II mode. <br  />
 </p>

</div>
</div>
<a id="a627c0aea35e8009edfbb5f8c440a70bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a627c0aea35e8009edfbb5f8c440a70bb">&#9670;&nbsp;</a></span>EMMC_HOST_CNTRL_VERS_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_HOST_CNTRL_VERS_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000FE) This register is used to indicate the Host Controller Version number. <br  />
 </p>

</div>
</div>
<a id="aecdcf7f36df527a07e6e63947aefa101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecdcf7f36df527a07e6e63947aefa101">&#9670;&nbsp;</a></span>EMMC_HOST_CTRL1_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t EMMC_Type::EMMC_HOST_CTRL1_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000028) This register is used to control the operation of the Host Controller. This register is applicable for an SD/eMMC/UHS-II mode. <br  />
 </p>

</div>
</div>
<a id="a9e6d4e3c727450cb3709874d8facd463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e6d4e3c727450cb3709874d8facd463">&#9670;&nbsp;</a></span>EMMC_HOST_CTRL2_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_HOST_CTRL2_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000003E) This register is used to control how the Host Controller operates. This register is applicable for an SD/eMMC/UHS-II mode. <br  />
 </p>

</div>
</div>
<a id="acc93ecfedfadd7c4e33585b967391240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc93ecfedfadd7c4e33585b967391240">&#9670;&nbsp;</a></span>EMMC_MBIU_CTRL_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t EMMC_Type::EMMC_MBIU_CTRL_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000510) This register is used to select the valid burst types that the AHB Master bus interface can generate. When more than one bit is set the master selects the burst it prefers among those that are enabled in this register. <br  />
 </p>

</div>
</div>
<a id="a6743b4ece977bef69d42db146e0e2e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6743b4ece977bef69d42db146e0e2e03">&#9670;&nbsp;</a></span>EMMC_NORMAL_INT_SIGNAL_EN_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_NORMAL_INT_SIGNAL_EN_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000038) This register is used to select the interrupt status that is indicated to the Host System as the interrupt. All these status bits share the same 1-bit interrupt line. Setting any of these bits to 1, enables interrupt generation. This register is applicable for an SD/eMMC/UHS-II mode. <br  />
 </p>

</div>
</div>
<a id="a45cb208cd813b178acd43a123c9d4574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45cb208cd813b178acd43a123c9d4574">&#9670;&nbsp;</a></span>EMMC_NORMAL_INT_STAT_EN_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_NORMAL_INT_STAT_EN_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000034) This register enables the Interrupt Status for Normal Interrupt Status register (NORMAL_INT_STAT_R) when NORMAL_INT_STAT_R is set to 1. This register is applicable for an SD/eMMC/UHS-II mode. <br  />
 </p>

</div>
</div>
<a id="a61d6b85c7805458d9f6a05cd89a21d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d6b85c7805458d9f6a05cd89a21d88">&#9670;&nbsp;</a></span>EMMC_NORMAL_INT_STAT_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_NORMAL_INT_STAT_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000030) This register reflects the status of the Normal Interrupt. This register is applicable for an SD/eMMC/UHS-II mode. <br  />
 </p>

</div>
</div>
<a id="ab97028a03df1a87bfaead789c2bc02ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab97028a03df1a87bfaead789c2bc02ad">&#9670;&nbsp;</a></span>EMMC_P_EMBEDDED_CNTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_P_EMBEDDED_CNTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000E6) This register points to the location of UHS-II embedded control registers. <br  />
 </p>

</div>
</div>
<a id="a825031a22d778238392f83f69a0ffc19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a825031a22d778238392f83f69a0ffc19">&#9670;&nbsp;</a></span>EMMC_P_VENDOR_SPECIFIC_AREA_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_P_VENDOR_SPECIFIC_AREA_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000E8) This register used as a pointer for the Vendor Specific Area 1. <br  />
 </p>

</div>
</div>
<a id="ac7f403ae3faf19dcce5c1f866a9a3493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f403ae3faf19dcce5c1f866a9a3493">&#9670;&nbsp;</a></span>EMMC_P_VNDR2_SPECIFIC_AREA_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_P_VNDR2_SPECIFIC_AREA_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000EA) This register is used as a pointer for the Vendor Specific Area 2. <br  />
 </p>

</div>
</div>
<a id="a004c96a8d733f5c78ef9a40483527b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a004c96a8d733f5c78ef9a40483527b90">&#9670;&nbsp;</a></span>EMMC_PRESET_DDR50_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_PRESET_DDR50_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000006E) This register defines the Preset Value for DDR50 and High Speed DDR speed modes in the SD and eMMC modes, respectively. <br  />
 </p>

</div>
</div>
<a id="a29aa0dfc713b843748be5e0191b0808e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29aa0dfc713b843748be5e0191b0808e">&#9670;&nbsp;</a></span>EMMC_PRESET_DS_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_PRESET_DS_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000062) This register defines Preset Value for Default Speed mode in SD mode. <br  />
 </p>

</div>
</div>
<a id="aa012c15397fbe47393e9a0560946e69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa012c15397fbe47393e9a0560946e69a">&#9670;&nbsp;</a></span>EMMC_PRESET_HS_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_PRESET_HS_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000064) This register defines Preset Value for High Speed mode in SD mode. <br  />
 </p>

</div>
</div>
<a id="ab2783aea8f2a168cb897de1420a6492c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2783aea8f2a168cb897de1420a6492c">&#9670;&nbsp;</a></span>EMMC_PRESET_INIT_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_PRESET_INIT_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000060) This register defines Preset Value for Initialization in SD/eMMC mode. <br  />
 </p>

</div>
</div>
<a id="a2767790d8368d42fb206561e838df256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2767790d8368d42fb206561e838df256">&#9670;&nbsp;</a></span>EMMC_PRESET_SDR104_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_PRESET_SDR104_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000006C) This register defines Preset Value for SDR104 and HS200 speed modes in the SD and eMMC modes, respectively. <br  />
 </p>

</div>
</div>
<a id="a487a1edbc2b10a7d76264902bbb496bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a487a1edbc2b10a7d76264902bbb496bc">&#9670;&nbsp;</a></span>EMMC_PRESET_SDR12_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_PRESET_SDR12_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000066) This register defines Preset Value for SDR12 and Legacy speed mode in SD and eMMC mode respectively. <br  />
 </p>

</div>
</div>
<a id="a65b2ed4ec33e7d294ac3e5d33846fbe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65b2ed4ec33e7d294ac3e5d33846fbe2">&#9670;&nbsp;</a></span>EMMC_PRESET_SDR25_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_PRESET_SDR25_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000068) This register defines Preset Value for SDR25 and High Speed SDR speed mode in SD and eMMC mode respectively. <br  />
 </p>

</div>
</div>
<a id="a5738c909cb7fc6a246408e424552c531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5738c909cb7fc6a246408e424552c531">&#9670;&nbsp;</a></span>EMMC_PRESET_SDR50_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_PRESET_SDR50_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000006A) This register defines Preset Value for SDR50 speed mode in SD mode. <br  />
 </p>

</div>
</div>
<a id="a652303af554bbf75ab57806f43ab5a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a652303af554bbf75ab57806f43ab5a24">&#9670;&nbsp;</a></span>EMMC_PRESET_UHS2_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_PRESET_UHS2_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000074) This register is used to hold the preset value for UHS-II and HS400 speed modes in the SD and eMMC modes, respectively. <br  />
 </p>

</div>
</div>
<a id="a93c6d93d815bd45b82cc41bcdab4d291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93c6d93d815bd45b82cc41bcdab4d291">&#9670;&nbsp;</a></span>EMMC_PSTATE_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_PSTATE_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000024) This register indicates the present status of the Host Controller. This register is applicable for an SD/eMMC/UHS-II mode. <br  />
 </p>

</div>
</div>
<a id="a8eace04a6a43b4d730ec7e68e5104a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eace04a6a43b4d730ec7e68e5104a98">&#9670;&nbsp;</a></span>EMMC_PWR_CTRL_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t EMMC_Type::EMMC_PWR_CTRL_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000029) This register is used to control the bus power for the Card. This register is applicable for an SD, eMMC, and UHS-II modes. <br  />
 </p>

</div>
</div>
<a id="aef1bae95c8a28af279b89bb9ceb27c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef1bae95c8a28af279b89bb9ceb27c9b">&#9670;&nbsp;</a></span>EMMC_RESP01_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_RESP01_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000010) This register stores 39-08 bits of the Response Field for an SD/eMMC mode. The response for an SD/eMMC command can be a maximum of 128 bits. These 128 bits are segregated into four 32-bit registers: RESP01_R, RESP23_R, RESP45_R and RESP67_R. <br  />
 </p>

</div>
</div>
<a id="aca548d937083d3eabd3a42ae828fb61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca548d937083d3eabd3a42ae828fb61e">&#9670;&nbsp;</a></span>EMMC_RESP23_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_RESP23_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000014) This register stores 71-40 bits of the Response Field for an SD/eMMC mode. This register is used to store the response from the cards. The response can be a maximum of 128 bits. These 128 bits are segregated into four 32-bit registers: RESP01_R, RESP23_R, RESP45_R and RESP67_R. <br  />
 </p>

</div>
</div>
<a id="a81fab385628bfd5dd049a6f370443ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81fab385628bfd5dd049a6f370443ba5">&#9670;&nbsp;</a></span>EMMC_RESP45_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_RESP45_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000018) This register stores 103-72 bits of the Response Field for an SD/eMMC mode. The response for SD/eMMC command can be a maximum of 128 bits. These 128 bits are segregated into four 32-bit registers: RESP01_R, RESP23_R, RESP45_R and RESP67_R. <br  />
 </p>

</div>
</div>
<a id="a92ee578fec8cffa21e375164bfbd55fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ee578fec8cffa21e375164bfbd55fa">&#9670;&nbsp;</a></span>EMMC_RESP67_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_RESP67_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000001C) This register stores 135-104 bits of the Response Field for an SD/eMMC mode. The SD/eMMC response can be a maximum of 128 bis. These 128 bits are segregated into four 32-bit registers: RESP01_R, RESP23_R, RESP45_R and RESP67_R. <br  />
 </p>

</div>
</div>
<a id="a622ce8653bb73070f05cf59eedbf361d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a622ce8653bb73070f05cf59eedbf361d">&#9670;&nbsp;</a></span>EMMC_SDMASA_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_SDMASA_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x30058000) EMMC Structure <br  />
 (@ 0x00000000) This register is used to configure a 32-bit Block Count or an SDMA System Address based on the Host Version 4 Enable bit in the Host Control 2 register. This register is applicable for both SD and eMMC modes. <br  />
 </p>

</div>
</div>
<a id="a4061b07b92eeb01f291e93ecb55ba22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4061b07b92eeb01f291e93ecb55ba22d">&#9670;&nbsp;</a></span>EMMC_SLOT_INTR_STATUS_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_SLOT_INTR_STATUS_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000FC) This register indicates the Interrupt status of each slot. <br  />
 </p>

</div>
</div>
<a id="ae8d24c4111886b4d712d154055f55333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8d24c4111886b4d712d154055f55333">&#9670;&nbsp;</a></span>EMMC_SW_RST_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t EMMC_Type::EMMC_SW_RST_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000002F) This register is used to generate a reset pulse by writing 1 to each bit of this register. After completing the reset, the Host Controller clears each bit. As it takes some time to complete a software reset, the Host Driver confirms that these bits are 0. This register is applicable for an SD/eMMC/UHS-II mode. Note: See Software Reset section in the DWC_mshc Databook for additional details. <br  />
 </p>

</div>
</div>
<a id="a7627fb8a9e33749317565693410037d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7627fb8a9e33749317565693410037d5">&#9670;&nbsp;</a></span>EMMC_TOUT_CTRL_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t EMMC_Type::EMMC_TOUT_CTRL_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000002E) This register is used to set the Data Timeout Counter value for an SD/eMMC mode according to the timer clock defined by the Capabilities register, while initializig the Host Controller. <br  />
 </p>

</div>
</div>
<a id="aeeebd6fddecefdee8ff491aa75a03487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeebd6fddecefdee8ff491aa75a03487">&#9670;&nbsp;</a></span>EMMC_VER_ID_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_VER_ID_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000500) This register reflects the current release number of eMMC. <br  />
 </p>

</div>
</div>
<a id="aeba161b9c86c09405ff250eb8499c0e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeba161b9c86c09405ff250eb8499c0e9">&#9670;&nbsp;</a></span>EMMC_VER_TYPE_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t EMMC_Type::EMMC_VER_TYPE_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000504) This register reflects the current release type of eMMC. <br  />
 </p>

</div>
</div>
<a id="a1ab4416d074b7af031e4794b6b483aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab4416d074b7af031e4794b6b483aee">&#9670;&nbsp;</a></span>EMMC_WUP_CTRL_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint8_t EMMC_Type::EMMC_WUP_CTRL_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000002B) This register is mandatory for the Host Controller, but the wakeup functionality depends on the Host Controller system hardware and software. The Host Driver maintains voltage on the SD Bus by setting the SD Bus Power to 1 in the Power Control Register, while a wake-up event through the Card Interrupt is desired. <br  />
 </p>

</div>
</div>
<a id="aea2174a50efe8a4a53b1eed1d7a3ad72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea2174a50efe8a4a53b1eed1d7a3ad72">&#9670;&nbsp;</a></span>EMMC_XFER_MODE_R_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint16_t EMMC_Type::EMMC_XFER_MODE_R_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000000C) This register is used to control the operation of data transfers for an SD/eMMC mode. The Host driver sets this register before issuing a command that transfers data. <br  />
 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>sdk/bsp/include/<a class="el" href="_d_a1470x-00_8h_source.html">DA1470x-00.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Dec 9 2022 13:50:42 for SmartSnippets DA1470x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
