Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 25 16:19:39 2023
| Host         : Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.193        0.000                      0                 4478        0.041        0.000                      0                 4478        4.500        0.000                       0                  2313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.193        0.000                      0                 4478        0.041        0.000                      0                 4478        4.500        0.000                       0                  2313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[7][3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[7][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 4.961ns (50.640%)  route 4.836ns (49.360%))
  Logic Levels:           14  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.538     5.059    rs0/CLK_IBUF_BUFG
    SLICE_X34Y78         FDRE                                         r  rs0/data_hldr_reg[7][3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.478     5.537 r  rs0/data_hldr_reg[7][3][2]/Q
                         net (fo=3, routed)           0.861     6.398    rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_62_1[2]
    SLICE_X32Y78         LUT3 (Prop_lut3_I1_O)        0.330     6.728 r  rs0/genblk1[7].ds0/sum_reg[7][11]_i_52/O
                         net (fo=2, routed)           0.690     7.418    rs0/genblk1[7].ds0/sum_reg[7][11]_i_52_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.327     7.745 r  rs0/genblk1[7].ds0/sum_reg[7][11]_i_55/O
                         net (fo=1, routed)           0.000     7.745    rs0/genblk1[7].ds0/sum_reg[7][11]_i_55_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.146 r  rs0/genblk1[7].ds0/sum_reg_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.146    rs0/genblk1[7].ds0/sum_reg_reg[7][11]_i_50_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.260 r  rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.260    rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_50_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.483 r  rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_66/O[0]
                         net (fo=2, routed)           0.638     9.120    rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_66_n_7
    SLICE_X33Y79         LUT3 (Prop_lut3_I0_O)        0.325     9.445 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_36/O
                         net (fo=2, routed)           0.668    10.113    rs0/genblk1[7].ds0/sum_reg[7][15]_i_36_n_0
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.326    10.439 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_40/O
                         net (fo=1, routed)           0.000    10.439    rs0/genblk1[7].ds0/sum_reg[7][15]_i_40_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.989 r  rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.989    rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_15_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.212 r  rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_17/O[0]
                         net (fo=3, routed)           0.763    11.975    rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_17_n_7
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.299    12.274 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_12/O
                         net (fo=2, routed)           0.756    13.030    rs0/genblk1[7].ds0/sum_reg[7][15]_i_12_n_0
    SLICE_X28Y78         LUT5 (Prop_lut5_I1_O)        0.149    13.179 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_4/O
                         net (fo=2, routed)           0.460    13.639    rs0/genblk1[7].ds0/sum_reg[7][15]_i_4_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.332    13.971 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_8/O
                         net (fo=1, routed)           0.000    13.971    rs0/genblk1[7].ds0/sum_reg[7][15]_i_8_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.521 r  rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.521    rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_1_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.855 r  rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.855    rs0/sum[7]_7[17]
    SLICE_X31Y78         FDRE                                         r  rs0/sum_reg_reg[7][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.423    14.764    rs0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  rs0/sum_reg_reg[7][17]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X31Y78         FDRE (Setup_fdre_C_D)        0.062    15.049    rs0/sum_reg_reg[7][17]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -14.855    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[3][2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.845ns  (logic 4.763ns (48.379%)  route 5.082ns (51.621%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.538     5.059    rs0/CLK_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  rs0/data_hldr_reg[3][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.419     5.478 r  rs0/data_hldr_reg[3][2][3]/Q
                         net (fo=3, routed)           0.851     6.329    rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_62_2[3]
    SLICE_X49Y75         LUT3 (Prop_lut3_I2_O)        0.322     6.651 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_55/O
                         net (fo=2, routed)           0.645     7.296    rs0/genblk1[3].ds0/sum_reg[3][15]_i_55_n_0
    SLICE_X49Y76         LUT4 (Prop_lut4_I3_O)        0.332     7.628 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_59/O
                         net (fo=1, routed)           0.000     7.628    rs0/genblk1[3].ds0/sum_reg[3][15]_i_59_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.160 r  rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.160    rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_50_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.399 r  rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_66/O[2]
                         net (fo=2, routed)           0.831     9.230    rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_66_n_5
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.331     9.561 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_34/O
                         net (fo=2, routed)           0.690    10.251    rs0/genblk1[3].ds0/sum_reg[3][15]_i_34_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I3_O)        0.327    10.578 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_38/O
                         net (fo=1, routed)           0.000    10.578    rs0/genblk1[3].ds0/sum_reg[3][15]_i_38_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.979 r  rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.979    rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_15_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.202 r  rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_17/O[0]
                         net (fo=3, routed)           0.711    11.913    rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_17_n_7
    SLICE_X53Y79         LUT3 (Prop_lut3_I1_O)        0.299    12.212 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_12/O
                         net (fo=2, routed)           0.717    12.929    rs0/genblk1[3].ds0/sum_reg[3][15]_i_12_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I1_O)        0.150    13.079 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_4/O
                         net (fo=2, routed)           0.637    13.716    rs0/genblk1[3].ds0/sum_reg[3][15]_i_4_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I0_O)        0.332    14.048 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_8/O
                         net (fo=1, routed)           0.000    14.048    rs0/genblk1[3].ds0/sum_reg[3][15]_i_8_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.581 r  rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.581    rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_1_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.904 r  rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.904    rs0/sum[3]_3[17]
    SLICE_X52Y80         FDRE                                         r  rs0/sum_reg_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.431    14.772    rs0/CLK_IBUF_BUFG
    SLICE_X52Y80         FDRE                                         r  rs0/sum_reg_reg[3][17]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)        0.109    15.104    rs0/sum_reg_reg[3][17]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.904    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[3][2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[3][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.837ns  (logic 4.755ns (48.337%)  route 5.082ns (51.663%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.538     5.059    rs0/CLK_IBUF_BUFG
    SLICE_X48Y74         FDRE                                         r  rs0/data_hldr_reg[3][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.419     5.478 r  rs0/data_hldr_reg[3][2][3]/Q
                         net (fo=3, routed)           0.851     6.329    rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_62_2[3]
    SLICE_X49Y75         LUT3 (Prop_lut3_I2_O)        0.322     6.651 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_55/O
                         net (fo=2, routed)           0.645     7.296    rs0/genblk1[3].ds0/sum_reg[3][15]_i_55_n_0
    SLICE_X49Y76         LUT4 (Prop_lut4_I3_O)        0.332     7.628 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_59/O
                         net (fo=1, routed)           0.000     7.628    rs0/genblk1[3].ds0/sum_reg[3][15]_i_59_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.160 r  rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.160    rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_50_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.399 r  rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_66/O[2]
                         net (fo=2, routed)           0.831     9.230    rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_66_n_5
    SLICE_X48Y77         LUT3 (Prop_lut3_I0_O)        0.331     9.561 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_34/O
                         net (fo=2, routed)           0.690    10.251    rs0/genblk1[3].ds0/sum_reg[3][15]_i_34_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I3_O)        0.327    10.578 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_38/O
                         net (fo=1, routed)           0.000    10.578    rs0/genblk1[3].ds0/sum_reg[3][15]_i_38_n_0
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.979 r  rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.979    rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_15_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.202 r  rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_17/O[0]
                         net (fo=3, routed)           0.711    11.913    rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_17_n_7
    SLICE_X53Y79         LUT3 (Prop_lut3_I1_O)        0.299    12.212 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_12/O
                         net (fo=2, routed)           0.717    12.929    rs0/genblk1[3].ds0/sum_reg[3][15]_i_12_n_0
    SLICE_X51Y80         LUT5 (Prop_lut5_I1_O)        0.150    13.079 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_4/O
                         net (fo=2, routed)           0.637    13.716    rs0/genblk1[3].ds0/sum_reg[3][15]_i_4_n_0
    SLICE_X52Y79         LUT6 (Prop_lut6_I0_O)        0.332    14.048 r  rs0/genblk1[3].ds0/sum_reg[3][15]_i_8/O
                         net (fo=1, routed)           0.000    14.048    rs0/genblk1[3].ds0/sum_reg[3][15]_i_8_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.581 r  rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.581    rs0/genblk1[3].ds0/sum_reg_reg[3][15]_i_1_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.896 r  rs0/genblk1[3].ds0/sum_reg_reg[3][19]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.896    rs0/sum[3]_3[19]
    SLICE_X52Y80         FDRE                                         r  rs0/sum_reg_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.431    14.772    rs0/CLK_IBUF_BUFG
    SLICE_X52Y80         FDRE                                         r  rs0/sum_reg_reg[3][19]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)        0.109    15.104    rs0/sum_reg_reg[3][19]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[7][3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[7][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.776ns  (logic 4.940ns (50.534%)  route 4.836ns (49.466%))
  Logic Levels:           14  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.538     5.059    rs0/CLK_IBUF_BUFG
    SLICE_X34Y78         FDRE                                         r  rs0/data_hldr_reg[7][3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.478     5.537 r  rs0/data_hldr_reg[7][3][2]/Q
                         net (fo=3, routed)           0.861     6.398    rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_62_1[2]
    SLICE_X32Y78         LUT3 (Prop_lut3_I1_O)        0.330     6.728 r  rs0/genblk1[7].ds0/sum_reg[7][11]_i_52/O
                         net (fo=2, routed)           0.690     7.418    rs0/genblk1[7].ds0/sum_reg[7][11]_i_52_n_0
    SLICE_X32Y78         LUT4 (Prop_lut4_I3_O)        0.327     7.745 r  rs0/genblk1[7].ds0/sum_reg[7][11]_i_55/O
                         net (fo=1, routed)           0.000     7.745    rs0/genblk1[7].ds0/sum_reg[7][11]_i_55_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.146 r  rs0/genblk1[7].ds0/sum_reg_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.146    rs0/genblk1[7].ds0/sum_reg_reg[7][11]_i_50_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.260 r  rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.260    rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_50_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.483 r  rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_66/O[0]
                         net (fo=2, routed)           0.638     9.120    rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_66_n_7
    SLICE_X33Y79         LUT3 (Prop_lut3_I0_O)        0.325     9.445 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_36/O
                         net (fo=2, routed)           0.668    10.113    rs0/genblk1[7].ds0/sum_reg[7][15]_i_36_n_0
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.326    10.439 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_40/O
                         net (fo=1, routed)           0.000    10.439    rs0/genblk1[7].ds0/sum_reg[7][15]_i_40_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.989 r  rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.989    rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_15_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.212 r  rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_17/O[0]
                         net (fo=3, routed)           0.763    11.975    rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_17_n_7
    SLICE_X30Y80         LUT3 (Prop_lut3_I1_O)        0.299    12.274 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_12/O
                         net (fo=2, routed)           0.756    13.030    rs0/genblk1[7].ds0/sum_reg[7][15]_i_12_n_0
    SLICE_X28Y78         LUT5 (Prop_lut5_I1_O)        0.149    13.179 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_4/O
                         net (fo=2, routed)           0.460    13.639    rs0/genblk1[7].ds0/sum_reg[7][15]_i_4_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.332    13.971 r  rs0/genblk1[7].ds0/sum_reg[7][15]_i_8/O
                         net (fo=1, routed)           0.000    13.971    rs0/genblk1[7].ds0/sum_reg[7][15]_i_8_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.521 r  rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.521    rs0/genblk1[7].ds0/sum_reg_reg[7][15]_i_1_n_0
    SLICE_X31Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.834 r  rs0/genblk1[7].ds0/sum_reg_reg[7][19]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.834    rs0/sum[7]_7[19]
    SLICE_X31Y78         FDRE                                         r  rs0/sum_reg_reg[7][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.423    14.764    rs0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  rs0/sum_reg_reg[7][19]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X31Y78         FDRE (Setup_fdre_C_D)        0.062    15.049    rs0/sum_reg_reg[7][19]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -14.834    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[4][4][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[4][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.827ns  (logic 4.504ns (45.832%)  route 5.323ns (54.168%))
  Logic Levels:           10  (CARRY4=4 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.544     5.065    rs0/CLK_IBUF_BUFG
    SLICE_X47Y81         FDRE                                         r  rs0/data_hldr_reg[4][4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  rs0/data_hldr_reg[4][4][3]/Q
                         net (fo=3, routed)           1.026     6.510    rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_62_0[3]
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.323     6.833 r  rs0/genblk1[4].ds0/sum_reg[4][15]_i_55/O
                         net (fo=2, routed)           0.787     7.620    rs0/genblk1[4].ds0/sum_reg[4][15]_i_55_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     8.401 r  rs0/genblk1[4].ds0/sum_reg_reg[4][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.401    rs0/genblk1[4].ds0/sum_reg_reg[4][15]_i_50_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.716 r  rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_66/O[3]
                         net (fo=2, routed)           0.813     9.529    rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_66_n_4
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.332     9.861 r  rs0/genblk1[4].ds0/sum_reg[4][19]_i_49/O
                         net (fo=2, routed)           0.645    10.506    rs0/genblk1[4].ds0/sum_reg[4][19]_i_49_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.332    10.838 r  rs0/genblk1[4].ds0/sum_reg[4][19]_i_53/O
                         net (fo=1, routed)           0.000    10.838    rs0/genblk1[4].ds0/sum_reg[4][19]_i_53_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.444 r  rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_17/O[3]
                         net (fo=3, routed)           0.887    12.331    rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_17_n_4
    SLICE_X49Y86         LUT3 (Prop_lut3_I1_O)        0.306    12.637 r  rs0/genblk1[4].ds0/sum_reg[4][19]_i_19/O
                         net (fo=2, routed)           0.586    13.223    rs0/genblk1[4].ds0/sum_reg[4][19]_i_19_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I1_O)        0.150    13.373 r  rs0/genblk1[4].ds0/sum_reg[4][19]_i_4/O
                         net (fo=2, routed)           0.580    13.952    rs0/genblk1[4].ds0/sum_reg[4][19]_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.332    14.284 r  rs0/genblk1[4].ds0/sum_reg[4][19]_i_8/O
                         net (fo=1, routed)           0.000    14.284    rs0/genblk1[4].ds0/sum_reg[4][19]_i_8_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    14.892 r  rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.892    rs0/sum[4]_4[19]
    SLICE_X50Y86         FDRE                                         r  rs0/sum_reg_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.437    14.778    rs0/CLK_IBUF_BUFG
    SLICE_X50Y86         FDRE                                         r  rs0/sum_reg_reg[4][19]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y86         FDRE (Setup_fdre_C_D)        0.109    15.110    rs0/sum_reg_reg[4][19]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.892    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[6][1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[6][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.754ns  (logic 4.486ns (45.993%)  route 5.268ns (54.007%))
  Logic Levels:           12  (CARRY4=7 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.541     5.062    rs0/CLK_IBUF_BUFG
    SLICE_X37Y80         FDRE                                         r  rs0/data_hldr_reg[6][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  rs0/data_hldr_reg[6][1][1]/Q
                         net (fo=3, routed)           0.940     6.458    rs0/genblk1[6].ds0/Q[1]
    SLICE_X38Y80         LUT3 (Prop_lut3_I0_O)        0.152     6.610 r  rs0/genblk1[6].ds0/sum_reg[6][11]_i_60/O
                         net (fo=2, routed)           0.803     7.413    rs0/genblk1[6].ds0/sum_reg[6][11]_i_60_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628     8.041 r  rs0/genblk1[6].ds0/sum_reg_reg[6][11]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.041    rs0/genblk1[6].ds0/sum_reg_reg[6][11]_i_51_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.158 r  rs0/genblk1[6].ds0/sum_reg_reg[6][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.158    rs0/genblk1[6].ds0/sum_reg_reg[6][15]_i_51_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.377 r  rs0/genblk1[6].ds0/sum_reg_reg[6][19]_i_67/O[0]
                         net (fo=2, routed)           0.634     9.011    rs0/genblk1[6].ds0/sum_reg_reg[6][19]_i_67_n_7
    SLICE_X39Y81         LUT3 (Prop_lut3_I1_O)        0.321     9.332 r  rs0/genblk1[6].ds0/sum_reg[6][15]_i_36/O
                         net (fo=2, routed)           0.666     9.998    rs0/genblk1[6].ds0/sum_reg[6][15]_i_36_n_0
    SLICE_X39Y81         LUT4 (Prop_lut4_I3_O)        0.326    10.324 r  rs0/genblk1[6].ds0/sum_reg[6][15]_i_40/O
                         net (fo=1, routed)           0.000    10.324    rs0/genblk1[6].ds0/sum_reg[6][15]_i_40_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.874 r  rs0/genblk1[6].ds0/sum_reg_reg[6][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.874    rs0/genblk1[6].ds0/sum_reg_reg[6][15]_i_15_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.097 r  rs0/genblk1[6].ds0/sum_reg_reg[6][19]_i_17/O[0]
                         net (fo=3, routed)           0.870    11.967    rs0/genblk1[6].ds0/sum_reg_reg[6][19]_i_17_n_7
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.299    12.266 r  rs0/genblk1[6].ds0/sum_reg[6][15]_i_12/O
                         net (fo=2, routed)           0.831    13.097    rs0/genblk1[6].ds0/sum_reg[6][15]_i_12_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I1_O)        0.150    13.247 r  rs0/genblk1[6].ds0/sum_reg[6][15]_i_4/O
                         net (fo=2, routed)           0.524    13.771    rs0/genblk1[6].ds0/sum_reg[6][15]_i_4_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    14.482 r  rs0/genblk1[6].ds0/sum_reg_reg[6][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.482    rs0/genblk1[6].ds0/sum_reg_reg[6][15]_i_1_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.816 r  rs0/genblk1[6].ds0/sum_reg_reg[6][19]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.816    rs0/sum[6]_6[17]
    SLICE_X39Y78         FDRE                                         r  rs0/sum_reg_reg[6][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.423    14.764    rs0/CLK_IBUF_BUFG
    SLICE_X39Y78         FDRE                                         r  rs0/sum_reg_reg[6][17]/C
                         clock pessimism              0.273    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X39Y78         FDRE (Setup_fdre_C_D)        0.062    15.064    rs0/sum_reg_reg[6][17]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -14.816    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[4][4][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[4][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.785ns  (logic 4.426ns (45.230%)  route 5.359ns (54.770%))
  Logic Levels:           10  (CARRY4=5 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.544     5.065    rs0/CLK_IBUF_BUFG
    SLICE_X47Y81         FDRE                                         r  rs0/data_hldr_reg[4][4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  rs0/data_hldr_reg[4][4][3]/Q
                         net (fo=3, routed)           1.026     6.510    rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_62_0[3]
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.323     6.833 r  rs0/genblk1[4].ds0/sum_reg[4][15]_i_55/O
                         net (fo=2, routed)           0.787     7.620    rs0/genblk1[4].ds0/sum_reg[4][15]_i_55_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     8.401 r  rs0/genblk1[4].ds0/sum_reg_reg[4][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.401    rs0/genblk1[4].ds0/sum_reg_reg[4][15]_i_50_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.716 r  rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_66/O[3]
                         net (fo=2, routed)           0.813     9.529    rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_66_n_4
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.332     9.861 r  rs0/genblk1[4].ds0/sum_reg[4][19]_i_49/O
                         net (fo=2, routed)           0.645    10.506    rs0/genblk1[4].ds0/sum_reg[4][19]_i_49_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.332    10.838 r  rs0/genblk1[4].ds0/sum_reg[4][19]_i_53/O
                         net (fo=1, routed)           0.000    10.838    rs0/genblk1[4].ds0/sum_reg[4][19]_i_53_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.385 r  rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_17/O[2]
                         net (fo=3, routed)           0.652    12.038    rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_17_n_5
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.302    12.340 r  rs0/genblk1[4].ds0/sum_reg[4][15]_i_10/O
                         net (fo=2, routed)           0.779    13.118    rs0/genblk1[4].ds0/sum_reg[4][15]_i_10_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I1_O)        0.153    13.271 r  rs0/genblk1[4].ds0/sum_reg[4][15]_i_2/O
                         net (fo=2, routed)           0.657    13.928    rs0/genblk1[4].ds0/sum_reg[4][15]_i_2_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    14.527 r  rs0/genblk1[4].ds0/sum_reg_reg[4][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.527    rs0/genblk1[4].ds0/sum_reg_reg[4][15]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.850 r  rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.850    rs0/sum[4]_4[17]
    SLICE_X50Y86         FDRE                                         r  rs0/sum_reg_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.437    14.778    rs0/CLK_IBUF_BUFG
    SLICE_X50Y86         FDRE                                         r  rs0/sum_reg_reg[4][17]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y86         FDRE (Setup_fdre_C_D)        0.109    15.110    rs0/sum_reg_reg[4][17]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.850    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[6][1][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[6][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.733ns  (logic 4.465ns (45.876%)  route 5.268ns (54.124%))
  Logic Levels:           12  (CARRY4=7 LUT3=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.541     5.062    rs0/CLK_IBUF_BUFG
    SLICE_X37Y80         FDRE                                         r  rs0/data_hldr_reg[6][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  rs0/data_hldr_reg[6][1][1]/Q
                         net (fo=3, routed)           0.940     6.458    rs0/genblk1[6].ds0/Q[1]
    SLICE_X38Y80         LUT3 (Prop_lut3_I0_O)        0.152     6.610 r  rs0/genblk1[6].ds0/sum_reg[6][11]_i_60/O
                         net (fo=2, routed)           0.803     7.413    rs0/genblk1[6].ds0/sum_reg[6][11]_i_60_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.628     8.041 r  rs0/genblk1[6].ds0/sum_reg_reg[6][11]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.041    rs0/genblk1[6].ds0/sum_reg_reg[6][11]_i_51_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.158 r  rs0/genblk1[6].ds0/sum_reg_reg[6][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.158    rs0/genblk1[6].ds0/sum_reg_reg[6][15]_i_51_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.377 r  rs0/genblk1[6].ds0/sum_reg_reg[6][19]_i_67/O[0]
                         net (fo=2, routed)           0.634     9.011    rs0/genblk1[6].ds0/sum_reg_reg[6][19]_i_67_n_7
    SLICE_X39Y81         LUT3 (Prop_lut3_I1_O)        0.321     9.332 r  rs0/genblk1[6].ds0/sum_reg[6][15]_i_36/O
                         net (fo=2, routed)           0.666     9.998    rs0/genblk1[6].ds0/sum_reg[6][15]_i_36_n_0
    SLICE_X39Y81         LUT4 (Prop_lut4_I3_O)        0.326    10.324 r  rs0/genblk1[6].ds0/sum_reg[6][15]_i_40/O
                         net (fo=1, routed)           0.000    10.324    rs0/genblk1[6].ds0/sum_reg[6][15]_i_40_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.874 r  rs0/genblk1[6].ds0/sum_reg_reg[6][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.874    rs0/genblk1[6].ds0/sum_reg_reg[6][15]_i_15_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.097 r  rs0/genblk1[6].ds0/sum_reg_reg[6][19]_i_17/O[0]
                         net (fo=3, routed)           0.870    11.967    rs0/genblk1[6].ds0/sum_reg_reg[6][19]_i_17_n_7
    SLICE_X38Y79         LUT3 (Prop_lut3_I1_O)        0.299    12.266 r  rs0/genblk1[6].ds0/sum_reg[6][15]_i_12/O
                         net (fo=2, routed)           0.831    13.097    rs0/genblk1[6].ds0/sum_reg[6][15]_i_12_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I1_O)        0.150    13.247 r  rs0/genblk1[6].ds0/sum_reg[6][15]_i_4/O
                         net (fo=2, routed)           0.524    13.771    rs0/genblk1[6].ds0/sum_reg[6][15]_i_4_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    14.482 r  rs0/genblk1[6].ds0/sum_reg_reg[6][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.482    rs0/genblk1[6].ds0/sum_reg_reg[6][15]_i_1_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.795 r  rs0/genblk1[6].ds0/sum_reg_reg[6][19]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.795    rs0/sum[6]_6[19]
    SLICE_X39Y78         FDRE                                         r  rs0/sum_reg_reg[6][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.423    14.764    rs0/CLK_IBUF_BUFG
    SLICE_X39Y78         FDRE                                         r  rs0/sum_reg_reg[6][19]/C
                         clock pessimism              0.273    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X39Y78         FDRE (Setup_fdre_C_D)        0.062    15.064    rs0/sum_reg_reg[6][19]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -14.795    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[5][3][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[5][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.720ns  (logic 4.407ns (45.339%)  route 5.313ns (54.661%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.550     5.071    rs0/CLK_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  rs0/data_hldr_reg[5][3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.518     5.589 r  rs0/data_hldr_reg[5][3][6]/Q
                         net (fo=3, routed)           0.858     6.446    rs0/genblk1[5].ds0/sum_reg_reg[5][19]_i_62_1[6]
    SLICE_X39Y88         LUT3 (Prop_lut3_I1_O)        0.154     6.600 r  rs0/genblk1[5].ds0/sum_reg[5][15]_i_52/O
                         net (fo=2, routed)           0.690     7.290    rs0/genblk1[5].ds0/sum_reg[5][15]_i_52_n_0
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.327     7.617 r  rs0/genblk1[5].ds0/sum_reg[5][15]_i_56/O
                         net (fo=1, routed)           0.000     7.617    rs0/genblk1[5].ds0/sum_reg[5][15]_i_56_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.018 r  rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.018    rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_50_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.257 r  rs0/genblk1[5].ds0/sum_reg_reg[5][19]_i_66/O[2]
                         net (fo=2, routed)           0.840     9.097    rs0/genblk1[5].ds0/sum_reg_reg[5][19]_i_66_n_5
    SLICE_X40Y89         LUT3 (Prop_lut3_I0_O)        0.331     9.428 r  rs0/genblk1[5].ds0/sum_reg[5][15]_i_34/O
                         net (fo=2, routed)           0.690    10.118    rs0/genblk1[5].ds0/sum_reg[5][15]_i_34_n_0
    SLICE_X40Y89         LUT4 (Prop_lut4_I3_O)        0.327    10.445 r  rs0/genblk1[5].ds0/sum_reg[5][15]_i_38/O
                         net (fo=1, routed)           0.000    10.445    rs0/genblk1[5].ds0/sum_reg[5][15]_i_38_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.846 r  rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.846    rs0/genblk1[5].ds0/sum_reg_reg[5][15]_i_15_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.159 r  rs0/genblk1[5].ds0/sum_reg_reg[5][19]_i_17/O[3]
                         net (fo=3, routed)           1.025    12.184    rs0/genblk1[5].ds0/sum_reg_reg[5][19]_i_17_n_4
    SLICE_X48Y93         LUT3 (Prop_lut3_I1_O)        0.306    12.490 r  rs0/genblk1[5].ds0/sum_reg[5][19]_i_19/O
                         net (fo=2, routed)           0.751    13.241    rs0/genblk1[5].ds0/sum_reg[5][19]_i_19_n_0
    SLICE_X50Y91         LUT5 (Prop_lut5_I1_O)        0.153    13.394 r  rs0/genblk1[5].ds0/sum_reg[5][19]_i_4/O
                         net (fo=2, routed)           0.460    13.854    rs0/genblk1[5].ds0/sum_reg[5][19]_i_4_n_0
    SLICE_X48Y92         LUT6 (Prop_lut6_I0_O)        0.331    14.185 r  rs0/genblk1[5].ds0/sum_reg[5][19]_i_8/O
                         net (fo=1, routed)           0.000    14.185    rs0/genblk1[5].ds0/sum_reg[5][19]_i_8_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    14.791 r  rs0/genblk1[5].ds0/sum_reg_reg[5][19]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.791    rs0/sum[5]_5[19]
    SLICE_X48Y92         FDRE                                         r  rs0/sum_reg_reg[5][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.440    14.781    rs0/CLK_IBUF_BUFG
    SLICE_X48Y92         FDRE                                         r  rs0/sum_reg_reg[5][19]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X48Y92         FDRE (Setup_fdre_C_D)        0.062    15.066    rs0/sum_reg_reg[5][19]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -14.791    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 rs0/data_hldr_reg[4][4][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_reg_reg[4][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 4.440ns (45.477%)  route 5.323ns (54.523%))
  Logic Levels:           10  (CARRY4=4 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.544     5.065    rs0/CLK_IBUF_BUFG
    SLICE_X47Y81         FDRE                                         r  rs0/data_hldr_reg[4][4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y81         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  rs0/data_hldr_reg[4][4][3]/Q
                         net (fo=3, routed)           1.026     6.510    rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_62_0[3]
    SLICE_X46Y82         LUT3 (Prop_lut3_I0_O)        0.323     6.833 r  rs0/genblk1[4].ds0/sum_reg[4][15]_i_55/O
                         net (fo=2, routed)           0.787     7.620    rs0/genblk1[4].ds0/sum_reg[4][15]_i_55_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     8.401 r  rs0/genblk1[4].ds0/sum_reg_reg[4][15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.401    rs0/genblk1[4].ds0/sum_reg_reg[4][15]_i_50_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.716 r  rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_66/O[3]
                         net (fo=2, routed)           0.813     9.529    rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_66_n_4
    SLICE_X47Y84         LUT3 (Prop_lut3_I0_O)        0.332     9.861 r  rs0/genblk1[4].ds0/sum_reg[4][19]_i_49/O
                         net (fo=2, routed)           0.645    10.506    rs0/genblk1[4].ds0/sum_reg[4][19]_i_49_n_0
    SLICE_X47Y85         LUT4 (Prop_lut4_I3_O)        0.332    10.838 r  rs0/genblk1[4].ds0/sum_reg[4][19]_i_53/O
                         net (fo=1, routed)           0.000    10.838    rs0/genblk1[4].ds0/sum_reg[4][19]_i_53_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.444 r  rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_17/O[3]
                         net (fo=3, routed)           0.887    12.331    rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_17_n_4
    SLICE_X49Y86         LUT3 (Prop_lut3_I1_O)        0.306    12.637 r  rs0/genblk1[4].ds0/sum_reg[4][19]_i_19/O
                         net (fo=2, routed)           0.586    13.223    rs0/genblk1[4].ds0/sum_reg[4][19]_i_19_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I1_O)        0.150    13.373 r  rs0/genblk1[4].ds0/sum_reg[4][19]_i_4/O
                         net (fo=2, routed)           0.580    13.952    rs0/genblk1[4].ds0/sum_reg[4][19]_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I0_O)        0.332    14.284 r  rs0/genblk1[4].ds0/sum_reg[4][19]_i_8/O
                         net (fo=1, routed)           0.000    14.284    rs0/genblk1[4].ds0/sum_reg[4][19]_i_8_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    14.828 r  rs0/genblk1[4].ds0/sum_reg_reg[4][19]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.828    rs0/sum[4]_4[18]
    SLICE_X50Y86         FDRE                                         r  rs0/sum_reg_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.437    14.778    rs0/CLK_IBUF_BUFG
    SLICE_X50Y86         FDRE                                         r  rs0/sum_reg_reg[4][18]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y86         FDRE (Setup_fdre_C_D)        0.109    15.110    rs0/sum_reg_reg[4][18]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.828    
  -------------------------------------------------------------------
                         slack                                  0.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[0][13][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[0][14][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.121%)  route 0.169ns (56.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.557     1.440    rs0/CLK_IBUF_BUFG
    SLICE_X37Y64         FDRE                                         r  rs0/data_hldr_reg[0][13][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  rs0/data_hldr_reg[0][13][7]/Q
                         net (fo=3, routed)           0.169     1.737    rs0/data_hldr_reg_n_0_[0][13][7]
    SLICE_X35Y63         FDRE                                         r  rs0/data_hldr_reg[0][14][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.823     1.951    rs0/CLK_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  rs0/data_hldr_reg[0][14][7]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X35Y63         FDRE (Hold_fdre_C_D)        -0.006     1.696    rs0/data_hldr_reg[0][14][7]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[6][15][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[7][0][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.056%)  route 0.169ns (56.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.555     1.438    rs0/CLK_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  rs0/data_hldr_reg[6][15][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  rs0/data_hldr_reg[6][15][14]/Q
                         net (fo=3, routed)           0.169     1.736    rs0/data_hldr_reg_n_0_[6][15][14]
    SLICE_X35Y83         FDRE                                         r  rs0/data_hldr_reg[7][0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.822     1.949    rs0/CLK_IBUF_BUFG
    SLICE_X35Y83         FDRE                                         r  rs0/data_hldr_reg[7][0][14]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X35Y83         FDRE (Hold_fdre_C_D)        -0.007     1.693    rs0/data_hldr_reg[7][0][14]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[0][15][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[1][0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.686%)  route 0.203ns (61.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.557     1.440    rs0/CLK_IBUF_BUFG
    SLICE_X29Y64         FDRE                                         r  rs0/data_hldr_reg[0][15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  rs0/data_hldr_reg[0][15][5]/Q
                         net (fo=3, routed)           0.203     1.771    rs0/data_hldr_reg_n_0_[0][15][5]
    SLICE_X36Y63         FDRE                                         r  rs0/data_hldr_reg[1][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.824     1.952    rs0/CLK_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  rs0/data_hldr_reg[1][0][5]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.025     1.728    rs0/data_hldr_reg[1][0][5]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[0][15][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[1][0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.487%)  route 0.245ns (63.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.558     1.441    rs0/CLK_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  rs0/data_hldr_reg[0][15][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  rs0/data_hldr_reg[0][15][2]/Q
                         net (fo=3, routed)           0.245     1.828    rs0/data_hldr_reg_n_0_[0][15][2]
    SLICE_X42Y62         FDRE                                         r  rs0/data_hldr_reg[1][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.827     1.954    rs0/CLK_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  rs0/data_hldr_reg[1][0][2]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.076     1.781    rs0/data_hldr_reg[1][0][2]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[0][10][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[0][11][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.839%)  route 0.232ns (62.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.552     1.435    rs0/CLK_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  rs0/data_hldr_reg[0][10][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  rs0/data_hldr_reg[0][10][11]/Q
                         net (fo=3, routed)           0.232     1.808    rs0/data_hldr_reg_n_0_[0][10][11]
    SLICE_X38Y66         FDRE                                         r  rs0/data_hldr_reg[0][11][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.822     1.950    rs0/CLK_IBUF_BUFG
    SLICE_X38Y66         FDRE                                         r  rs0/data_hldr_reg[0][11][11]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.059     1.760    rs0/data_hldr_reg[0][11][11]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[6][15][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[7][0][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.132%)  route 0.176ns (57.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.555     1.438    rs0/CLK_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  rs0/data_hldr_reg[6][15][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  rs0/data_hldr_reg[6][15][9]/Q
                         net (fo=3, routed)           0.176     1.742    rs0/data_hldr_reg_n_0_[6][15][9]
    SLICE_X35Y83         FDRE                                         r  rs0/data_hldr_reg[7][0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.822     1.949    rs0/CLK_IBUF_BUFG
    SLICE_X35Y83         FDRE                                         r  rs0/data_hldr_reg[7][0][9]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X35Y83         FDRE (Hold_fdre_C_D)        -0.006     1.694    rs0/data_hldr_reg[7][0][9]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[0][14][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[0][15][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.911%)  route 0.221ns (61.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.557     1.440    rs0/CLK_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  rs0/data_hldr_reg[0][14][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  rs0/data_hldr_reg[0][14][2]/Q
                         net (fo=3, routed)           0.221     1.803    rs0/data_hldr_reg_n_0_[0][14][2]
    SLICE_X31Y62         FDRE                                         r  rs0/data_hldr_reg[0][15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.825     1.953    rs0/CLK_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  rs0/data_hldr_reg[0][15][2]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)         0.047     1.751    rs0/data_hldr_reg[0][15][2]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[0][14][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[0][15][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.523%)  route 0.196ns (60.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.557     1.440    rs0/CLK_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  rs0/data_hldr_reg[0][14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  rs0/data_hldr_reg[0][14][1]/Q
                         net (fo=3, routed)           0.196     1.764    rs0/data_hldr_reg_n_0_[0][14][1]
    SLICE_X31Y62         FDRE                                         r  rs0/data_hldr_reg[0][15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.825     1.953    rs0/CLK_IBUF_BUFG
    SLICE_X31Y62         FDRE                                         r  rs0/data_hldr_reg[0][15][1]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X31Y62         FDRE (Hold_fdre_C_D)        -0.008     1.696    rs0/data_hldr_reg[0][15][1]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[0][14][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[0][15][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.288%)  route 0.198ns (60.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.556     1.439    rs0/CLK_IBUF_BUFG
    SLICE_X37Y66         FDRE                                         r  rs0/data_hldr_reg[0][14][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y66         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  rs0/data_hldr_reg[0][14][8]/Q
                         net (fo=3, routed)           0.198     1.765    rs0/data_hldr_reg_n_0_[0][14][8]
    SLICE_X29Y66         FDRE                                         r  rs0/data_hldr_reg[0][15][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.824     1.951    rs0/CLK_IBUF_BUFG
    SLICE_X29Y66         FDRE                                         r  rs0/data_hldr_reg[0][15][8]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X29Y66         FDRE (Hold_fdre_C_D)        -0.007     1.695    rs0/data_hldr_reg[0][15][8]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 rs0/data_hldr_reg[0][14][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_reg[0][15][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.842%)  route 0.264ns (65.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.558     1.441    rs0/CLK_IBUF_BUFG
    SLICE_X36Y62         FDRE                                         r  rs0/data_hldr_reg[0][14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  rs0/data_hldr_reg[0][14][0]/Q
                         net (fo=3, routed)           0.264     1.846    rs0/data_hldr_reg_n_0_[0][14][0]
    SLICE_X29Y64         FDRE                                         r  rs0/data_hldr_reg[0][15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.826     1.953    rs0/CLK_IBUF_BUFG
    SLICE_X29Y64         FDRE                                         r  rs0/data_hldr_reg[0][15][0]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X29Y64         FDRE (Hold_fdre_C_D)         0.070     1.774    rs0/data_hldr_reg[0][15][0]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y64   LED_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y64   LED_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y71   LED_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y74   LED_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y65   LED_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y74   LED_reg[15]/C
Min Period        n/a     FDSE/C     n/a            1.000         10.000      9.000      SLICE_X28Y64   LED_reg[1]/C
Min Period        n/a     FDSE/C     n/a            1.000         10.000      9.000      SLICE_X28Y64   LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y64   LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y64   LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y64   LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y64   LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y71   LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y71   LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y74   LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y74   LED_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y65   LED_reg[14]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y65   LED_reg[14]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y64   LED_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y64   LED_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y64   LED_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y64   LED_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y71   LED_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y71   LED_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y74   LED_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X34Y74   LED_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y65   LED_reg[14]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y65   LED_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 get_tx/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.858ns  (logic 4.326ns (48.832%)  route 4.533ns (51.168%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.537     5.058    get_tx/CLK_IBUF_BUFG
    SLICE_X44Y73         FDRE                                         r  get_tx/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  get_tx/running_reg/Q
                         net (fo=16, routed)          0.799     6.313    get_tx/running_reg_0
    SLICE_X40Y73         LUT2 (Prop_lut2_I1_O)        0.150     6.463 r  get_tx/UART_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.734    10.197    UART_TXD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.720    13.916 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.916    UART_TXD
    A18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.511ns  (logic 3.957ns (46.487%)  route 4.555ns (53.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.545     5.066    CLK_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  LED_reg[7]/Q
                         net (fo=1, routed)           4.555    10.076    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.577 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.577    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.447ns  (logic 4.098ns (48.516%)  route 4.349ns (51.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y64         FDRE                                         r  LED_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.419     5.489 r  LED_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           4.349     9.838    LED_reg[9]_lopt_replica_1
    V13                  OBUF (Prop_obuf_I_O)         3.679    13.517 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.517    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.399ns  (logic 4.100ns (48.818%)  route 4.299ns (51.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.547     5.068    CLK_IBUF_BUFG
    SLICE_X28Y65         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.419     5.487 r  LED_reg[6]/Q
                         net (fo=1, routed)           4.299     9.786    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.681    13.467 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.467    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.299ns  (logic 3.970ns (47.842%)  route 4.329ns (52.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.547     5.068    CLK_IBUF_BUFG
    SLICE_X28Y65         FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.456     5.524 r  LED_reg[5]/Q
                         net (fo=1, routed)           4.329     9.853    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.367 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.367    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.896ns  (logic 4.092ns (51.824%)  route 3.804ns (48.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y64         FDSE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDSE (Prop_fdse_C_Q)         0.419     5.489 r  LED_reg[2]/Q
                         net (fo=1, routed)           3.804     9.293    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.673    12.966 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.966    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.871ns  (logic 4.098ns (52.059%)  route 3.774ns (47.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y64         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.419     5.489 r  LED_reg[11]/Q
                         net (fo=1, routed)           3.774     9.262    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.679    12.941 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.941    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.749ns  (logic 3.965ns (51.166%)  route 3.784ns (48.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y64         FDSE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDSE (Prop_fdse_C_Q)         0.456     5.526 r  LED_reg[3]/Q
                         net (fo=1, routed)           3.784     9.310    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.819 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.819    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.666ns  (logic 4.101ns (53.490%)  route 3.565ns (46.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y64         FDSE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDSE (Prop_fdse_C_Q)         0.419     5.489 r  LED_reg[4]/Q
                         net (fo=1, routed)           3.565     9.054    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.682    12.736 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.736    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.550ns  (logic 3.981ns (52.733%)  route 3.569ns (47.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.549     5.070    CLK_IBUF_BUFG
    SLICE_X28Y64         FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  LED_reg[10]/Q
                         net (fo=1, routed)           3.569     9.095    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.620 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.620    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.357ns (60.532%)  route 0.885ns (39.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.557     1.440    CLK_IBUF_BUFG
    SLICE_X28Y65         FDRE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  LED_reg[14]/Q
                         net (fo=1, routed)           0.885     2.466    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.683 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.683    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.372ns (61.086%)  route 0.874ns (38.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.557     1.440    CLK_IBUF_BUFG
    SLICE_X28Y64         FDSE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDSE (Prop_fdse_C_Q)         0.141     1.581 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.874     2.455    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.686 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.686    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.372ns (60.643%)  route 0.891ns (39.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.547     1.430    CLK_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  LED_reg[13]/Q
                         net (fo=1, routed)           0.891     2.485    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.693 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.693    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.360ns (58.466%)  route 0.966ns (41.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.551     1.434    CLK_IBUF_BUFG
    SLICE_X28Y71         FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  LED_reg[12]/Q
                         net (fo=1, routed)           0.966     2.541    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.761 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.761    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.423ns (57.698%)  route 1.044ns (42.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.547     1.430    CLK_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.148     1.578 r  LED_reg[15]/Q
                         net (fo=1, routed)           1.044     2.622    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.275     3.897 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.897    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.350ns (52.724%)  route 1.211ns (47.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.557     1.440    CLK_IBUF_BUFG
    SLICE_X28Y64         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  LED_reg[9]/Q
                         net (fo=1, routed)           1.211     2.792    LED_OBUF[8]
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.001 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.001    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.367ns (53.120%)  route 1.207ns (46.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.557     1.440    CLK_IBUF_BUFG
    SLICE_X28Y64         FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  LED_reg[10]/Q
                         net (fo=1, routed)           1.207     2.788    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.014 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.014    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.587ns  (logic 1.391ns (53.754%)  route 1.196ns (46.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.557     1.440    CLK_IBUF_BUFG
    SLICE_X28Y64         FDSE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDSE (Prop_fdse_C_Q)         0.128     1.568 r  LED_reg[4]/Q
                         net (fo=1, routed)           1.196     2.765    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.263     4.027 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.027    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.351ns (50.998%)  route 1.298ns (49.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.557     1.440    CLK_IBUF_BUFG
    SLICE_X28Y64         FDSE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDSE (Prop_fdse_C_Q)         0.141     1.581 r  LED_reg[3]/Q
                         net (fo=1, routed)           1.298     2.879    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.090 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.090    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.715ns  (logic 1.383ns (50.943%)  route 1.332ns (49.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.557     1.440    CLK_IBUF_BUFG
    SLICE_X28Y64         FDSE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDSE (Prop_fdse_C_Q)         0.128     1.568 r  LED_reg[2]/Q
                         net (fo=1, routed)           1.332     2.900    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.255     4.155 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.155    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





