
ESC_Pinus_XMC1302_V1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005354  10001000  10001000  00001000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  10006354  10006354  00006354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       0000018c  10006364  10006364  00006364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .VENEER_Code  00000138  2000000c  100064f0  0000800c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .GUARD_Band   0000000c  20000144  00000000  00000144  2**0
                  ALLOC
  5 Stack         00000800  20000150  00000000  00000150  2**0
                  ALLOC
  6 .bss          0000004c  20000950  20000950  00010950  2**2
                  ALLOC
  7 .data         0000001c  200009a0  10006628  000089a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .debug_aranges 000005a0  00000000  00000000  000089c0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00008c18  00000000  00000000  00008f60  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000017f3  00000000  00000000  00011b78  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00010c19  00000000  00000000  0001336b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000fdc  00000000  00000000  00023f84  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0003bd40  00000000  00000000  00024f60  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000012ee  00000000  00000000  00060ca0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000388  00000000  00000000  00061f90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .build_attributes 000008fa  00000000  00000000  00062318  2**0
                  CONTENTS, READONLY
 17 .debug_macro  0000d471  00000000  00000000  00062c12  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

10001000 <__Xmc1300_interrupt_vector_cortex_m>:
10001000:	50 09 00 20 19 10 00 10 d5 10 00 10 d7 10 00 10     P.. ............
10001010:	00 04 00 00 00 00 00 00                             ........

10001018 <__Xmc1300_reset_cortex_m>:
__Xmc1300_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR R0,=__Xmc1300_stack
10001018:	4802      	ldr	r0, [pc, #8]	; (10001024 <__Xmc1300_reset_cortex_m+0xc>)
    MOV SP,R0
1000101a:	4685      	mov	sp, r0

    /* Launch custom pre-program loading startup procedure */
    LDR R0,=hardware_init_hook
1000101c:	4802      	ldr	r0, [pc, #8]	; (10001028 <__Xmc1300_reset_cortex_m+0x10>)
    BLX R0
1000101e:	4780      	blx	r0

    /* Branch to the program loader */
    B       __Xmc1300_Program_Loader 
10001020:	e012      	b.n	10001048 <__Xmc1300_Program_Loader>
10001022:	0000      	.short	0x0000
__Xmc1300_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR R0,=__Xmc1300_stack
10001024:	20000950 	.word	0x20000950
    MOV SP,R0

    /* Launch custom pre-program loading startup procedure */
    LDR R0,=hardware_init_hook
10001028:	100010d1 	.word	0x100010d1

1000102c <__COPY_FLASH2RAM>:
   to C land is given */
   .section .Xmc1300.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   /* Is there anything to be copied? */
   CMP R2,#0
1000102c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
1000102e:	d00a      	beq.n	10001046 <SKIPCOPY>
   
   /* For bytecount less than 4, at least 1 word must be copied */
   CMP R2,#4
10001030:	2a04      	cmp	r2, #4
   BCS STARTCOPY
10001032:	d200      	bcs.n	10001036 <STARTCOPY>
   
   /* Byte count < 4 ; so bump it up */
   MOVS R2,#4
10001034:	2204      	movs	r2, #4

10001036 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSRS R2,R2,#2 /* Divide by 4 to obtain word count */
10001036:	0892      	lsrs	r2, r2, #2

10001038 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
10001038:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
1000103a:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
1000103c:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
1000103e:	d002      	beq.n	10001046 <SKIPCOPY>
   ADDS R0,#4
10001040:	3004      	adds	r0, #4
   ADDS R1,#4
10001042:	3104      	adds	r1, #4
   B COPYLOOP
10001044:	e7f8      	b.n	10001038 <COPYLOOP>

10001046 <SKIPCOPY>:
    
SKIPCOPY:
   BX LR
10001046:	4770      	bx	lr

10001048 <__Xmc1300_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =DataLoadAddr
10001048:	4811      	ldr	r0, [pc, #68]	; (10001090 <SKIPCLEAR+0x14>)
   LDR R1, =__Xmc1300_sData
1000104a:	4912      	ldr	r1, [pc, #72]	; (10001094 <SKIPCLEAR+0x18>)
   LDR R2, =__Xmc1300_Data_Size
1000104c:	4a12      	ldr	r2, [pc, #72]	; (10001098 <SKIPCLEAR+0x1c>)
   BL __COPY_FLASH2RAM
1000104e:	f7ff ffed 	bl	1000102c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
10001052:	4812      	ldr	r0, [pc, #72]	; (1000109c <SKIPCLEAR+0x20>)
   LDR R1, =__ram_code_start
10001054:	4912      	ldr	r1, [pc, #72]	; (100010a0 <SKIPCLEAR+0x24>)
   LDR R2, =__ram_code_size
10001056:	4a13      	ldr	r2, [pc, #76]	; (100010a4 <SKIPCLEAR+0x28>)
   BL __COPY_FLASH2RAM
10001058:	f7ff ffe8 	bl	1000102c <__COPY_FLASH2RAM>

   /* VENEER COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =VeneerLoadAddr
1000105c:	4812      	ldr	r0, [pc, #72]	; (100010a8 <SKIPCLEAR+0x2c>)
   LDR R1, =VeneerStart
1000105e:	4913      	ldr	r1, [pc, #76]	; (100010ac <SKIPCLEAR+0x30>)
   LDR R2, =VeneerSize
10001060:	4a13      	ldr	r2, [pc, #76]	; (100010b0 <SKIPCLEAR+0x34>)
   BL __COPY_FLASH2RAM
10001062:	f7ff ffe3 	bl	1000102c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc1300_sBSS     /* Start of BSS */
10001066:	4813      	ldr	r0, [pc, #76]	; (100010b4 <SKIPCLEAR+0x38>)
   LDR R1, =__Xmc1300_BSS_Size /* BSS size in bytes */
10001068:	4913      	ldr	r1, [pc, #76]	; (100010b8 <SKIPCLEAR+0x3c>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
1000106a:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
1000106c:	d006      	beq.n	1000107c <SKIPCLEAR>

1000106e <STARTCLEAR>:

STARTCLEAR:
   LSRS R1,R1,#2            /* BSS size in words */
1000106e:	0889      	lsrs	r1, r1, #2
   
   MOVS R2,#0
10001070:	2200      	movs	r2, #0

10001072 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
10001072:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
10001074:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
10001076:	d001      	beq.n	1000107c <SKIPCLEAR>
   ADDS R0,#4
10001078:	3004      	adds	r0, #4
   B CLEARLOOP
1000107a:	e7fa      	b.n	10001072 <CLEARLOOP>

1000107c <SKIPCLEAR>:
    
SKIPCLEAR:

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR R0,=__Xmc1300_stack 
1000107c:	480f      	ldr	r0, [pc, #60]	; (100010bc <SKIPCLEAR+0x40>)
   MOV SP,R0
1000107e:	4685      	mov	sp, r0

   /* Perform System Initialization */   
   LDR R0,=SystemInit
10001080:	480f      	ldr	r0, [pc, #60]	; (100010c0 <SKIPCLEAR+0x44>)
   BLX R0
10001082:	4780      	blx	r0

   /* Launch custom post-program loading startup procedure */
   LDR R0,=software_init_hook
10001084:	480f      	ldr	r0, [pc, #60]	; (100010c4 <SKIPCLEAR+0x48>)
   BLX R0
10001086:	4780      	blx	r0

   MOVS R0,#0
10001088:	2000      	movs	r0, #0
   MOVS R1,#0
1000108a:	2100      	movs	r1, #0
   LDR R2, =main
1000108c:	4a0e      	ldr	r2, [pc, #56]	; (100010c8 <SKIPCLEAR+0x4c>)
   MOV PC,R2
1000108e:	4697      	mov	pc, r2
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =DataLoadAddr
10001090:	10006628 	.word	0x10006628
   LDR R1, =__Xmc1300_sData
10001094:	200009a0 	.word	0x200009a0
   LDR R2, =__Xmc1300_Data_Size
10001098:	0000001c 	.word	0x0000001c
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
1000109c:	10006644 	.word	0x10006644
   LDR R1, =__ram_code_start
100010a0:	200009bc 	.word	0x200009bc
   LDR R2, =__ram_code_size
100010a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* VENEER COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =VeneerLoadAddr
100010a8:	100064f0 	.word	0x100064f0
   LDR R1, =VeneerStart
100010ac:	2000000c 	.word	0x2000000c
   LDR R2, =VeneerSize
100010b0:	00000138 	.word	0x00000138
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc1300_sBSS     /* Start of BSS */
100010b4:	20000950 	.word	0x20000950
   LDR R1, =__Xmc1300_BSS_Size /* BSS size in bytes */
100010b8:	0000004c 	.word	0x0000004c
   B CLEARLOOP
    
SKIPCLEAR:

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR R0,=__Xmc1300_stack 
100010bc:	20000950 	.word	0x20000950
   MOV SP,R0

   /* Perform System Initialization */   
   LDR R0,=SystemInit
100010c0:	10001119 	.word	0x10001119
   BLX R0

   /* Launch custom post-program loading startup procedure */
   LDR R0,=software_init_hook
100010c4:	100010cd 	.word	0x100010cd
   BLX R0

   MOVS R0,#0
   MOVS R1,#0
   LDR R2, =main
100010c8:	1000200d 	.word	0x1000200d

100010cc <software_init_hook>:
   has not been started.
 */
     .weak software_init_hook
     .type software_init_hook, %function
software_init_hook:
     NOP
100010cc:	46c0      	nop			; (mov r8, r8)
     BX LR
100010ce:	4770      	bx	lr

100010d0 <hardware_init_hook>:
     .size software_init_hook, . - software_init_hook

     .weak hardware_init_hook
     .type hardware_init_hook, %function
hardware_init_hook:
     NOP
100010d0:	46c0      	nop			; (mov r8, r8)
     BX LR
100010d2:	4770      	bx	lr

100010d4 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb 
    .text

    Insert_ExceptionHandler NMI_Handler
100010d4:	e7fe      	b.n	100010d4 <NMI_Handler>

100010d6 <HardFault_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler HardFault_Handler
100010d6:	e7fe      	b.n	100010d6 <HardFault_Handler>

100010d8 <SVC_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler SVC_Handler
100010d8:	e7fe      	b.n	100010d8 <SVC_Handler>

100010da <PendSV_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler PendSV_Handler
100010da:	e7fe      	b.n	100010da <PendSV_Handler>

100010dc <SysTick_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler SysTick_Handler
100010dc:	e7fe      	b.n	100010dc <SysTick_Handler>

100010de <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
    Insert_ExceptionHandler SCU_0_IRQHandler
100010de:	e7fe      	b.n	100010de <SCU_0_IRQHandler>

100010e0 <SCU_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler SCU_1_IRQHandler
100010e0:	e7fe      	b.n	100010e0 <SCU_1_IRQHandler>

100010e2 <SCU_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler SCU_2_IRQHandler
100010e2:	e7fe      	b.n	100010e2 <SCU_2_IRQHandler>

100010e4 <ERU0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_0_IRQHandler
100010e4:	e7fe      	b.n	100010e4 <ERU0_0_IRQHandler>

100010e6 <ERU0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_1_IRQHandler
100010e6:	e7fe      	b.n	100010e6 <ERU0_1_IRQHandler>

100010e8 <ERU0_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_2_IRQHandler
100010e8:	e7fe      	b.n	100010e8 <ERU0_2_IRQHandler>

100010ea <ERU0_3_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_3_IRQHandler
100010ea:	e7fe      	b.n	100010ea <ERU0_3_IRQHandler>

100010ec <MATH0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler MATH0_0_IRQHandler
100010ec:	e7fe      	b.n	100010ec <MATH0_0_IRQHandler>

100010ee <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_C0_0_IRQHandler
100010ee:	e7fe      	b.n	100010ee <VADC0_C0_0_IRQHandler>

100010f0 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_C0_1_IRQHandler
100010f0:	e7fe      	b.n	100010f0 <VADC0_C0_1_IRQHandler>

100010f2 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_G0_0_IRQHandler
100010f2:	e7fe      	b.n	100010f2 <VADC0_G0_0_IRQHandler>
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_G0_1_IRQHandler
100010f4:	e7fe      	b.n	100010f4 <VADC0_G0_0_IRQHandler+0x2>

100010f6 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_G1_0_IRQHandler
100010f6:	e7fe      	b.n	100010f6 <VADC0_G1_0_IRQHandler>
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_G1_1_IRQHandler
100010f8:	e7fe      	b.n	100010f8 <VADC0_G1_0_IRQHandler+0x2>
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_0_IRQHandler
100010fa:	e7fe      	b.n	100010fa <VADC0_G1_0_IRQHandler+0x4>
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_1_IRQHandler
100010fc:	e7fe      	b.n	100010fc <VADC0_G1_0_IRQHandler+0x6>

100010fe <CCU40_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_2_IRQHandler
100010fe:	e7fe      	b.n	100010fe <CCU40_2_IRQHandler>

10001100 <CCU40_3_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_3_IRQHandler
10001100:	e7fe      	b.n	10001100 <CCU40_3_IRQHandler>

10001102 <CCU80_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU80_0_IRQHandler
10001102:	e7fe      	b.n	10001102 <CCU80_0_IRQHandler>

10001104 <CCU80_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU80_1_IRQHandler
10001104:	e7fe      	b.n	10001104 <CCU80_1_IRQHandler>

10001106 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler POSIF0_0_IRQHandler
10001106:	e7fe      	b.n	10001106 <POSIF0_0_IRQHandler>

10001108 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler POSIF0_1_IRQHandler
10001108:	e7fe      	b.n	10001108 <POSIF0_1_IRQHandler>

1000110a <USIC0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_0_IRQHandler
1000110a:	e7fe      	b.n	1000110a <USIC0_0_IRQHandler>

1000110c <USIC0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_1_IRQHandler
1000110c:	e7fe      	b.n	1000110c <USIC0_1_IRQHandler>

1000110e <USIC0_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_2_IRQHandler
1000110e:	e7fe      	b.n	1000110e <USIC0_2_IRQHandler>

10001110 <USIC0_3_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_3_IRQHandler
10001110:	e7fe      	b.n	10001110 <USIC0_3_IRQHandler>

10001112 <USIC0_4_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_4_IRQHandler
10001112:	e7fe      	b.n	10001112 <USIC0_4_IRQHandler>

10001114 <USIC0_5_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_5_IRQHandler
10001114:	e7fe      	b.n	10001114 <USIC0_5_IRQHandler>

10001116 <BCCU0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler BCCU0_0_IRQHandler
10001116:	e7fe      	b.n	10001116 <BCCU0_0_IRQHandler>

10001118 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{    
10001118:	b580      	push	{r7, lr}
1000111a:	af00      	add	r7, sp, #0
   * while((SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk));
   * SCU_GENERAL->PASSWD = 0x000000C3UL; // enable bit protection
   * SystemCoreClockUpdate();
   *
   */
  SystemCoreClockUpdate();
1000111c:	f000 f802 	bl	10001124 <SystemCoreClockUpdate>
}
10001120:	46bd      	mov	sp, r7
10001122:	bd80      	pop	{r7, pc}

10001124 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
10001124:	b580      	push	{r7, lr}
10001126:	b082      	sub	sp, #8
10001128:	af00      	add	r7, sp, #0
  uint32_t IDIV, FDIV;

  IDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
1000112a:	4b11      	ldr	r3, [pc, #68]	; (10001170 <SystemCoreClockUpdate+0x4c>)
1000112c:	681a      	ldr	r2, [r3, #0]
1000112e:	23ff      	movs	r3, #255	; 0xff
10001130:	021b      	lsls	r3, r3, #8
10001132:	4013      	ands	r3, r2
10001134:	0a1b      	lsrs	r3, r3, #8
10001136:	607b      	str	r3, [r7, #4]
  FDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_FDIV_Msk) >> SCU_CLK_CLKCR_FDIV_Pos;
10001138:	4b0d      	ldr	r3, [pc, #52]	; (10001170 <SystemCoreClockUpdate+0x4c>)
1000113a:	681a      	ldr	r2, [r3, #0]
1000113c:	23ff      	movs	r3, #255	; 0xff
1000113e:	4013      	ands	r3, r2
10001140:	603b      	str	r3, [r7, #0]
  
  if(IDIV)
10001142:	687b      	ldr	r3, [r7, #4]
10001144:	2b00      	cmp	r3, #0
10001146:	d00c      	beq.n	10001162 <SystemCoreClockUpdate+0x3e>
  {
    /* Fractional divider is enabled and used */
    SystemCoreClock = ((MCLK_MHZ << 7) / ((IDIV << 8) + FDIV)) << 1;
10001148:	687b      	ldr	r3, [r7, #4]
1000114a:	021a      	lsls	r2, r3, #8
1000114c:	683b      	ldr	r3, [r7, #0]
1000114e:	18d3      	adds	r3, r2, r3
10001150:	4808      	ldr	r0, [pc, #32]	; (10001174 <SystemCoreClockUpdate+0x50>)
10001152:	1c19      	adds	r1, r3, #0
10001154:	f002 fff8 	bl	10004148 <__aeabi_uidiv>
10001158:	1c03      	adds	r3, r0, #0
1000115a:	005a      	lsls	r2, r3, #1
1000115c:	4b06      	ldr	r3, [pc, #24]	; (10001178 <SystemCoreClockUpdate+0x54>)
1000115e:	601a      	str	r2, [r3, #0]
10001160:	e002      	b.n	10001168 <SystemCoreClockUpdate+0x44>
  }
  else
  {
    /* Fractional divider bypassed. Simply divide DCO_DCLK by 2 */
    SystemCoreClock = MCLK_MHZ;
10001162:	4b05      	ldr	r3, [pc, #20]	; (10001178 <SystemCoreClockUpdate+0x54>)
10001164:	4a05      	ldr	r2, [pc, #20]	; (1000117c <SystemCoreClockUpdate+0x58>)
10001166:	601a      	str	r2, [r3, #0]
  }
}
10001168:	46bd      	mov	sp, r7
1000116a:	b002      	add	sp, #8
1000116c:	bd80      	pop	{r7, pc}
1000116e:	46c0      	nop			; (mov r8, r8)
10001170:	40010300 	.word	0x40010300
10001174:	f4240000 	.word	0xf4240000
10001178:	20000998 	.word	0x20000998
1000117c:	01e84800 	.word	0x01e84800

10001180 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10001180:	b580      	push	{r7, lr}
10001182:	b082      	sub	sp, #8
10001184:	af00      	add	r7, sp, #0
10001186:	1c02      	adds	r2, r0, #0
10001188:	1dfb      	adds	r3, r7, #7
1000118a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000118c:	4b06      	ldr	r3, [pc, #24]	; (100011a8 <NVIC_EnableIRQ+0x28>)
1000118e:	1dfa      	adds	r2, r7, #7
10001190:	7812      	ldrb	r2, [r2, #0]
10001192:	1c11      	adds	r1, r2, #0
10001194:	221f      	movs	r2, #31
10001196:	400a      	ands	r2, r1
10001198:	2101      	movs	r1, #1
1000119a:	1c08      	adds	r0, r1, #0
1000119c:	4090      	lsls	r0, r2
1000119e:	1c02      	adds	r2, r0, #0
100011a0:	601a      	str	r2, [r3, #0]
}
100011a2:	46bd      	mov	sp, r7
100011a4:	b002      	add	sp, #8
100011a6:	bd80      	pop	{r7, pc}
100011a8:	e000e100 	.word	0xe000e100

100011ac <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
100011ac:	b5b0      	push	{r4, r5, r7, lr}
100011ae:	b082      	sub	sp, #8
100011b0:	af00      	add	r7, sp, #0
100011b2:	1c02      	adds	r2, r0, #0
100011b4:	6039      	str	r1, [r7, #0]
100011b6:	1dfb      	adds	r3, r7, #7
100011b8:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
100011ba:	1dfb      	adds	r3, r7, #7
100011bc:	781b      	ldrb	r3, [r3, #0]
100011be:	2b7f      	cmp	r3, #127	; 0x7f
100011c0:	d932      	bls.n	10001228 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
100011c2:	4930      	ldr	r1, [pc, #192]	; (10001284 <NVIC_SetPriority+0xd8>)
100011c4:	1dfb      	adds	r3, r7, #7
100011c6:	781b      	ldrb	r3, [r3, #0]
100011c8:	1c1a      	adds	r2, r3, #0
100011ca:	230f      	movs	r3, #15
100011cc:	4013      	ands	r3, r2
100011ce:	3b08      	subs	r3, #8
100011d0:	0898      	lsrs	r0, r3, #2
100011d2:	4a2c      	ldr	r2, [pc, #176]	; (10001284 <NVIC_SetPriority+0xd8>)
100011d4:	1dfb      	adds	r3, r7, #7
100011d6:	781b      	ldrb	r3, [r3, #0]
100011d8:	1c1c      	adds	r4, r3, #0
100011da:	230f      	movs	r3, #15
100011dc:	4023      	ands	r3, r4
100011de:	3b08      	subs	r3, #8
100011e0:	089b      	lsrs	r3, r3, #2
100011e2:	3306      	adds	r3, #6
100011e4:	009b      	lsls	r3, r3, #2
100011e6:	18d3      	adds	r3, r2, r3
100011e8:	685b      	ldr	r3, [r3, #4]
100011ea:	1dfa      	adds	r2, r7, #7
100011ec:	7812      	ldrb	r2, [r2, #0]
100011ee:	1c14      	adds	r4, r2, #0
100011f0:	2203      	movs	r2, #3
100011f2:	4022      	ands	r2, r4
100011f4:	00d2      	lsls	r2, r2, #3
100011f6:	24ff      	movs	r4, #255	; 0xff
100011f8:	1c25      	adds	r5, r4, #0
100011fa:	4095      	lsls	r5, r2
100011fc:	1c2a      	adds	r2, r5, #0
100011fe:	43d2      	mvns	r2, r2
10001200:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10001202:	683b      	ldr	r3, [r7, #0]
10001204:	019c      	lsls	r4, r3, #6
10001206:	23ff      	movs	r3, #255	; 0xff
10001208:	401c      	ands	r4, r3
1000120a:	1dfb      	adds	r3, r7, #7
1000120c:	781b      	ldrb	r3, [r3, #0]
1000120e:	1c1d      	adds	r5, r3, #0
10001210:	2303      	movs	r3, #3
10001212:	402b      	ands	r3, r5
10001214:	00db      	lsls	r3, r3, #3
10001216:	1c25      	adds	r5, r4, #0
10001218:	409d      	lsls	r5, r3
1000121a:	1c2b      	adds	r3, r5, #0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
1000121c:	431a      	orrs	r2, r3
1000121e:	1d83      	adds	r3, r0, #6
10001220:	009b      	lsls	r3, r3, #2
10001222:	18cb      	adds	r3, r1, r3
10001224:	605a      	str	r2, [r3, #4]
10001226:	e029      	b.n	1000127c <NVIC_SetPriority+0xd0>
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001228:	4b17      	ldr	r3, [pc, #92]	; (10001288 <NVIC_SetPriority+0xdc>)
1000122a:	1dfa      	adds	r2, r7, #7
1000122c:	7812      	ldrb	r2, [r2, #0]
1000122e:	b252      	sxtb	r2, r2
10001230:	0892      	lsrs	r2, r2, #2
10001232:	4915      	ldr	r1, [pc, #84]	; (10001288 <NVIC_SetPriority+0xdc>)
10001234:	1df8      	adds	r0, r7, #7
10001236:	7800      	ldrb	r0, [r0, #0]
10001238:	b240      	sxtb	r0, r0
1000123a:	0880      	lsrs	r0, r0, #2
1000123c:	30c0      	adds	r0, #192	; 0xc0
1000123e:	0080      	lsls	r0, r0, #2
10001240:	5841      	ldr	r1, [r0, r1]
10001242:	1df8      	adds	r0, r7, #7
10001244:	7800      	ldrb	r0, [r0, #0]
10001246:	1c04      	adds	r4, r0, #0
10001248:	2003      	movs	r0, #3
1000124a:	4020      	ands	r0, r4
1000124c:	00c0      	lsls	r0, r0, #3
1000124e:	24ff      	movs	r4, #255	; 0xff
10001250:	1c25      	adds	r5, r4, #0
10001252:	4085      	lsls	r5, r0
10001254:	1c28      	adds	r0, r5, #0
10001256:	43c0      	mvns	r0, r0
10001258:	4008      	ands	r0, r1
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
1000125a:	6839      	ldr	r1, [r7, #0]
1000125c:	018c      	lsls	r4, r1, #6
1000125e:	21ff      	movs	r1, #255	; 0xff
10001260:	400c      	ands	r4, r1
10001262:	1df9      	adds	r1, r7, #7
10001264:	7809      	ldrb	r1, [r1, #0]
10001266:	1c0d      	adds	r5, r1, #0
10001268:	2103      	movs	r1, #3
1000126a:	4029      	ands	r1, r5
1000126c:	00c9      	lsls	r1, r1, #3
1000126e:	1c25      	adds	r5, r4, #0
10001270:	408d      	lsls	r5, r1
10001272:	1c29      	adds	r1, r5, #0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001274:	4301      	orrs	r1, r0
10001276:	32c0      	adds	r2, #192	; 0xc0
10001278:	0092      	lsls	r2, r2, #2
1000127a:	50d1      	str	r1, [r2, r3]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
1000127c:	46bd      	mov	sp, r7
1000127e:	b002      	add	sp, #8
10001280:	bdb0      	pop	{r4, r5, r7, pc}
10001282:	46c0      	nop			; (mov r8, r8)
10001284:	e000ed00 	.word	0xe000ed00
10001288:	e000e100 	.word	0xe000e100

1000128c <InitADC>:
#include "ADC.h"

volatile uint16_t ADCReference=0;

void InitADC()
{
1000128c:	b580      	push	{r7, lr}
1000128e:	af00      	add	r7, sp, #0
	//Converter is permanently on
	VADC_G0->ARBCFG |= 0x83UL;
10001290:	4a8f      	ldr	r2, [pc, #572]	; (100014d0 <InitADC+0x244>)
10001292:	498f      	ldr	r1, [pc, #572]	; (100014d0 <InitADC+0x244>)
10001294:	2380      	movs	r3, #128	; 0x80
10001296:	58cb      	ldr	r3, [r1, r3]
10001298:	2183      	movs	r1, #131	; 0x83
1000129a:	4319      	orrs	r1, r3
1000129c:	2380      	movs	r3, #128	; 0x80
1000129e:	50d1      	str	r1, [r2, r3]
	VADC_G1->ARBCFG |= 0x83UL;
100012a0:	4a8c      	ldr	r2, [pc, #560]	; (100014d4 <InitADC+0x248>)
100012a2:	498c      	ldr	r1, [pc, #560]	; (100014d4 <InitADC+0x248>)
100012a4:	2380      	movs	r3, #128	; 0x80
100012a6:	58cb      	ldr	r3, [r1, r3]
100012a8:	2183      	movs	r1, #131	; 0x83
100012aa:	4319      	orrs	r1, r3
100012ac:	2380      	movs	r3, #128	; 0x80
100012ae:	50d1      	str	r1, [r2, r3]

	//Start-Up Calibration
	VADC->GLOBCFG |= 1UL << 31;
100012b0:	4a89      	ldr	r2, [pc, #548]	; (100014d8 <InitADC+0x24c>)
100012b2:	4989      	ldr	r1, [pc, #548]	; (100014d8 <InitADC+0x24c>)
100012b4:	2380      	movs	r3, #128	; 0x80
100012b6:	58cb      	ldr	r3, [r1, r3]
100012b8:	2180      	movs	r1, #128	; 0x80
100012ba:	0609      	lsls	r1, r1, #24
100012bc:	4319      	orrs	r1, r3
100012be:	2380      	movs	r3, #128	; 0x80
100012c0:	50d1      	str	r1, [r2, r3]
	VADC->GLOBCFG |= 1UL << 31;
100012c2:	4a85      	ldr	r2, [pc, #532]	; (100014d8 <InitADC+0x24c>)
100012c4:	4984      	ldr	r1, [pc, #528]	; (100014d8 <InitADC+0x24c>)
100012c6:	2380      	movs	r3, #128	; 0x80
100012c8:	58cb      	ldr	r3, [r1, r3]
100012ca:	2180      	movs	r1, #128	; 0x80
100012cc:	0609      	lsls	r1, r1, #24
100012ce:	4319      	orrs	r1, r3
100012d0:	2380      	movs	r3, #128	; 0x80
100012d2:	50d1      	str	r1, [r2, r3]
	while(VADC_G0->ARBCFG & (1UL<<28) || VADC_G1->ARBCFG & (1UL<<28));
100012d4:	46c0      	nop			; (mov r8, r8)
100012d6:	4a7e      	ldr	r2, [pc, #504]	; (100014d0 <InitADC+0x244>)
100012d8:	2380      	movs	r3, #128	; 0x80
100012da:	58d2      	ldr	r2, [r2, r3]
100012dc:	2380      	movs	r3, #128	; 0x80
100012de:	055b      	lsls	r3, r3, #21
100012e0:	4013      	ands	r3, r2
100012e2:	d1f8      	bne.n	100012d6 <InitADC+0x4a>
100012e4:	4a7b      	ldr	r2, [pc, #492]	; (100014d4 <InitADC+0x248>)
100012e6:	2380      	movs	r3, #128	; 0x80
100012e8:	58d2      	ldr	r2, [r2, r3]
100012ea:	2380      	movs	r3, #128	; 0x80
100012ec:	055b      	lsls	r3, r3, #21
100012ee:	4013      	ands	r3, r2
100012f0:	d1f1      	bne.n	100012d6 <InitADC+0x4a>

	//Priority Channel
	VADC_G0->CHASS |= 0x07UL;
100012f2:	4a77      	ldr	r2, [pc, #476]	; (100014d0 <InitADC+0x244>)
100012f4:	4976      	ldr	r1, [pc, #472]	; (100014d0 <InitADC+0x244>)
100012f6:	2388      	movs	r3, #136	; 0x88
100012f8:	58cb      	ldr	r3, [r1, r3]
100012fa:	2107      	movs	r1, #7
100012fc:	4319      	orrs	r1, r3
100012fe:	2388      	movs	r3, #136	; 0x88
10001300:	50d1      	str	r1, [r2, r3]
	VADC_G1->CHASS |= 0x02UL;
10001302:	4a74      	ldr	r2, [pc, #464]	; (100014d4 <InitADC+0x248>)
10001304:	4973      	ldr	r1, [pc, #460]	; (100014d4 <InitADC+0x248>)
10001306:	2388      	movs	r3, #136	; 0x88
10001308:	58cb      	ldr	r3, [r1, r3]
1000130a:	2102      	movs	r1, #2
1000130c:	4319      	orrs	r1, r3
1000130e:	2388      	movs	r3, #136	; 0x88
10001310:	50d1      	str	r1, [r2, r3]

	//Input class
	VADC_G0->CHCTR[0] |= 0x341UL;
10001312:	4a6f      	ldr	r2, [pc, #444]	; (100014d0 <InitADC+0x244>)
10001314:	496e      	ldr	r1, [pc, #440]	; (100014d0 <InitADC+0x244>)
10001316:	2380      	movs	r3, #128	; 0x80
10001318:	009b      	lsls	r3, r3, #2
1000131a:	58cb      	ldr	r3, [r1, r3]
1000131c:	496f      	ldr	r1, [pc, #444]	; (100014dc <InitADC+0x250>)
1000131e:	4319      	orrs	r1, r3
10001320:	2380      	movs	r3, #128	; 0x80
10001322:	009b      	lsls	r3, r3, #2
10001324:	50d1      	str	r1, [r2, r3]
	VADC_G0->CHCTR[1] |= 0x341UL;
10001326:	4a6a      	ldr	r2, [pc, #424]	; (100014d0 <InitADC+0x244>)
10001328:	4969      	ldr	r1, [pc, #420]	; (100014d0 <InitADC+0x244>)
1000132a:	2381      	movs	r3, #129	; 0x81
1000132c:	009b      	lsls	r3, r3, #2
1000132e:	58cb      	ldr	r3, [r1, r3]
10001330:	496a      	ldr	r1, [pc, #424]	; (100014dc <InitADC+0x250>)
10001332:	4319      	orrs	r1, r3
10001334:	2381      	movs	r3, #129	; 0x81
10001336:	009b      	lsls	r3, r3, #2
10001338:	50d1      	str	r1, [r2, r3]
	VADC_G0->CHCTR[2] |= 0x341UL;
1000133a:	4a65      	ldr	r2, [pc, #404]	; (100014d0 <InitADC+0x244>)
1000133c:	4964      	ldr	r1, [pc, #400]	; (100014d0 <InitADC+0x244>)
1000133e:	2382      	movs	r3, #130	; 0x82
10001340:	009b      	lsls	r3, r3, #2
10001342:	58cb      	ldr	r3, [r1, r3]
10001344:	4965      	ldr	r1, [pc, #404]	; (100014dc <InitADC+0x250>)
10001346:	4319      	orrs	r1, r3
10001348:	2382      	movs	r3, #130	; 0x82
1000134a:	009b      	lsls	r3, r3, #2
1000134c:	50d1      	str	r1, [r2, r3]
	VADC_G0->RCR[0] |= 1UL <<31;
1000134e:	4a60      	ldr	r2, [pc, #384]	; (100014d0 <InitADC+0x244>)
10001350:	495f      	ldr	r1, [pc, #380]	; (100014d0 <InitADC+0x244>)
10001352:	23a0      	movs	r3, #160	; 0xa0
10001354:	009b      	lsls	r3, r3, #2
10001356:	58cb      	ldr	r3, [r1, r3]
10001358:	2180      	movs	r1, #128	; 0x80
1000135a:	0609      	lsls	r1, r1, #24
1000135c:	4319      	orrs	r1, r3
1000135e:	23a0      	movs	r3, #160	; 0xa0
10001360:	009b      	lsls	r3, r3, #2
10001362:	50d1      	str	r1, [r2, r3]

	VADC_G1->CHCTR[1] |= 1UL;
10001364:	4a5b      	ldr	r2, [pc, #364]	; (100014d4 <InitADC+0x248>)
10001366:	495b      	ldr	r1, [pc, #364]	; (100014d4 <InitADC+0x248>)
10001368:	2381      	movs	r3, #129	; 0x81
1000136a:	009b      	lsls	r3, r3, #2
1000136c:	58cb      	ldr	r3, [r1, r3]
1000136e:	2101      	movs	r1, #1
10001370:	4319      	orrs	r1, r3
10001372:	2381      	movs	r3, #129	; 0x81
10001374:	009b      	lsls	r3, r3, #2
10001376:	50d1      	str	r1, [r2, r3]
	VADC_G1->CHCTR[1] |= 1UL << 16;
10001378:	4a56      	ldr	r2, [pc, #344]	; (100014d4 <InitADC+0x248>)
1000137a:	4956      	ldr	r1, [pc, #344]	; (100014d4 <InitADC+0x248>)
1000137c:	2381      	movs	r3, #129	; 0x81
1000137e:	009b      	lsls	r3, r3, #2
10001380:	58cb      	ldr	r3, [r1, r3]
10001382:	2180      	movs	r1, #128	; 0x80
10001384:	0249      	lsls	r1, r1, #9
10001386:	4319      	orrs	r1, r3
10001388:	2381      	movs	r3, #129	; 0x81
1000138a:	009b      	lsls	r3, r3, #2
1000138c:	50d1      	str	r1, [r2, r3]
	VADC_G1->RCR[1] |= 1UL <<31;
1000138e:	4a51      	ldr	r2, [pc, #324]	; (100014d4 <InitADC+0x248>)
10001390:	4950      	ldr	r1, [pc, #320]	; (100014d4 <InitADC+0x248>)
10001392:	23a1      	movs	r3, #161	; 0xa1
10001394:	009b      	lsls	r3, r3, #2
10001396:	58cb      	ldr	r3, [r1, r3]
10001398:	2180      	movs	r1, #128	; 0x80
1000139a:	0609      	lsls	r1, r1, #24
1000139c:	4319      	orrs	r1, r3
1000139e:	23a1      	movs	r3, #161	; 0xa1
100013a0:	009b      	lsls	r3, r3, #2
100013a2:	50d1      	str	r1, [r2, r3]

	//External Trigger
	VADC_G0->ASCTRL |= 0xC800UL;
100013a4:	4a4a      	ldr	r2, [pc, #296]	; (100014d0 <InitADC+0x244>)
100013a6:	494a      	ldr	r1, [pc, #296]	; (100014d0 <InitADC+0x244>)
100013a8:	2390      	movs	r3, #144	; 0x90
100013aa:	005b      	lsls	r3, r3, #1
100013ac:	58cb      	ldr	r3, [r1, r3]
100013ae:	21c8      	movs	r1, #200	; 0xc8
100013b0:	0209      	lsls	r1, r1, #8
100013b2:	4319      	orrs	r1, r3
100013b4:	2390      	movs	r3, #144	; 0x90
100013b6:	005b      	lsls	r3, r3, #1
100013b8:	50d1      	str	r1, [r2, r3]
	VADC_G1->ASCTRL |= 0xC800UL;
100013ba:	4a46      	ldr	r2, [pc, #280]	; (100014d4 <InitADC+0x248>)
100013bc:	4945      	ldr	r1, [pc, #276]	; (100014d4 <InitADC+0x248>)
100013be:	2390      	movs	r3, #144	; 0x90
100013c0:	005b      	lsls	r3, r3, #1
100013c2:	58cb      	ldr	r3, [r1, r3]
100013c4:	21c8      	movs	r1, #200	; 0xc8
100013c6:	0209      	lsls	r1, r1, #8
100013c8:	4319      	orrs	r1, r3
100013ca:	2390      	movs	r3, #144	; 0x90
100013cc:	005b      	lsls	r3, r3, #1
100013ce:	50d1      	str	r1, [r2, r3]

	//Gating mode
	VADC_G0->ASMR |= 0x05UL;
100013d0:	4a3f      	ldr	r2, [pc, #252]	; (100014d0 <InitADC+0x244>)
100013d2:	493f      	ldr	r1, [pc, #252]	; (100014d0 <InitADC+0x244>)
100013d4:	2392      	movs	r3, #146	; 0x92
100013d6:	005b      	lsls	r3, r3, #1
100013d8:	58cb      	ldr	r3, [r1, r3]
100013da:	2105      	movs	r1, #5
100013dc:	4319      	orrs	r1, r3
100013de:	2392      	movs	r3, #146	; 0x92
100013e0:	005b      	lsls	r3, r3, #1
100013e2:	50d1      	str	r1, [r2, r3]
	VADC_G1->ASMR |= 0x05UL;
100013e4:	4a3b      	ldr	r2, [pc, #236]	; (100014d4 <InitADC+0x248>)
100013e6:	493b      	ldr	r1, [pc, #236]	; (100014d4 <InitADC+0x248>)
100013e8:	2392      	movs	r3, #146	; 0x92
100013ea:	005b      	lsls	r3, r3, #1
100013ec:	58cb      	ldr	r3, [r1, r3]
100013ee:	2105      	movs	r1, #5
100013f0:	4319      	orrs	r1, r3
100013f2:	2392      	movs	r3, #146	; 0x92
100013f4:	005b      	lsls	r3, r3, #1
100013f6:	50d1      	str	r1, [r2, r3]

	//Channel Select
	VADC_G0->ASSEL = 0x04UL;
100013f8:	4a35      	ldr	r2, [pc, #212]	; (100014d0 <InitADC+0x244>)
100013fa:	2394      	movs	r3, #148	; 0x94
100013fc:	005b      	lsls	r3, r3, #1
100013fe:	2104      	movs	r1, #4
10001400:	50d1      	str	r1, [r2, r3]
	VADC_G1->ASSEL = 0x02UL;
10001402:	4a34      	ldr	r2, [pc, #208]	; (100014d4 <InitADC+0x248>)
10001404:	2394      	movs	r3, #148	; 0x94
10001406:	005b      	lsls	r3, r3, #1
10001408:	2102      	movs	r1, #2
1000140a:	50d1      	str	r1, [r2, r3]

	//Enable Arbitration slot
	VADC_G0->ARBPR |= 0x01UL << 25;
1000140c:	4a30      	ldr	r2, [pc, #192]	; (100014d0 <InitADC+0x244>)
1000140e:	4930      	ldr	r1, [pc, #192]	; (100014d0 <InitADC+0x244>)
10001410:	2384      	movs	r3, #132	; 0x84
10001412:	58cb      	ldr	r3, [r1, r3]
10001414:	2180      	movs	r1, #128	; 0x80
10001416:	0489      	lsls	r1, r1, #18
10001418:	4319      	orrs	r1, r3
1000141a:	2384      	movs	r3, #132	; 0x84
1000141c:	50d1      	str	r1, [r2, r3]
	VADC_G1->ARBPR |= 0x01UL << 25;
1000141e:	4a2d      	ldr	r2, [pc, #180]	; (100014d4 <InitADC+0x248>)
10001420:	492c      	ldr	r1, [pc, #176]	; (100014d4 <InitADC+0x248>)
10001422:	2384      	movs	r3, #132	; 0x84
10001424:	58cb      	ldr	r3, [r1, r3]
10001426:	2180      	movs	r1, #128	; 0x80
10001428:	0489      	lsls	r1, r1, #18
1000142a:	4319      	orrs	r1, r3
1000142c:	2384      	movs	r3, #132	; 0x84
1000142e:	50d1      	str	r1, [r2, r3]

	//Service Request Software Activation Trigger
	VADC_G0->SRACT |= 0x02UL;
10001430:	4a27      	ldr	r2, [pc, #156]	; (100014d0 <InitADC+0x244>)
10001432:	4927      	ldr	r1, [pc, #156]	; (100014d0 <InitADC+0x244>)
10001434:	23e4      	movs	r3, #228	; 0xe4
10001436:	005b      	lsls	r3, r3, #1
10001438:	58cb      	ldr	r3, [r1, r3]
1000143a:	2102      	movs	r1, #2
1000143c:	4319      	orrs	r1, r3
1000143e:	23e4      	movs	r3, #228	; 0xe4
10001440:	005b      	lsls	r3, r3, #1
10001442:	50d1      	str	r1, [r2, r3]
	VADC_G0->REVNP0 |= 1UL << 0;
10001444:	4a22      	ldr	r2, [pc, #136]	; (100014d0 <InitADC+0x244>)
10001446:	4922      	ldr	r1, [pc, #136]	; (100014d0 <InitADC+0x244>)
10001448:	23d8      	movs	r3, #216	; 0xd8
1000144a:	005b      	lsls	r3, r3, #1
1000144c:	58cb      	ldr	r3, [r1, r3]
1000144e:	2101      	movs	r1, #1
10001450:	4319      	orrs	r1, r3
10001452:	23d8      	movs	r3, #216	; 0xd8
10001454:	005b      	lsls	r3, r3, #1
10001456:	50d1      	str	r1, [r2, r3]
	NVIC_SetPriority((IRQn_Type)18, 0);
10001458:	2012      	movs	r0, #18
1000145a:	2100      	movs	r1, #0
1000145c:	f7ff fea6 	bl	100011ac <NVIC_SetPriority>
	NVIC_EnableIRQ((IRQn_Type)18);
10001460:	2012      	movs	r0, #18
10001462:	f7ff fe8d 	bl	10001180 <NVIC_EnableIRQ>
	VADC_G1->SRACT |= 0x02UL;
10001466:	4a1b      	ldr	r2, [pc, #108]	; (100014d4 <InitADC+0x248>)
10001468:	491a      	ldr	r1, [pc, #104]	; (100014d4 <InitADC+0x248>)
1000146a:	23e4      	movs	r3, #228	; 0xe4
1000146c:	005b      	lsls	r3, r3, #1
1000146e:	58cb      	ldr	r3, [r1, r3]
10001470:	2102      	movs	r1, #2
10001472:	4319      	orrs	r1, r3
10001474:	23e4      	movs	r3, #228	; 0xe4
10001476:	005b      	lsls	r3, r3, #1
10001478:	50d1      	str	r1, [r2, r3]
	VADC_G1->REVNP0 |= 1UL << 4;
1000147a:	4a16      	ldr	r2, [pc, #88]	; (100014d4 <InitADC+0x248>)
1000147c:	4915      	ldr	r1, [pc, #84]	; (100014d4 <InitADC+0x248>)
1000147e:	23d8      	movs	r3, #216	; 0xd8
10001480:	005b      	lsls	r3, r3, #1
10001482:	58cb      	ldr	r3, [r1, r3]
10001484:	2110      	movs	r1, #16
10001486:	4319      	orrs	r1, r3
10001488:	23d8      	movs	r3, #216	; 0xd8
1000148a:	005b      	lsls	r3, r3, #1
1000148c:	50d1      	str	r1, [r2, r3]
	NVIC_SetPriority((IRQn_Type)20, 2);
1000148e:	2014      	movs	r0, #20
10001490:	2102      	movs	r1, #2
10001492:	f7ff fe8b 	bl	100011ac <NVIC_SetPriority>
	NVIC_EnableIRQ((IRQn_Type)20);
10001496:	2014      	movs	r0, #20
10001498:	f7ff fe72 	bl	10001180 <NVIC_EnableIRQ>

	//IO enable
	PORT2->PDISC &= (~((uint32_t)0x1U << 6));		//Pin 2.6
1000149c:	4b10      	ldr	r3, [pc, #64]	; (100014e0 <InitADC+0x254>)
1000149e:	4a10      	ldr	r2, [pc, #64]	; (100014e0 <InitADC+0x254>)
100014a0:	6e12      	ldr	r2, [r2, #96]	; 0x60
100014a2:	2140      	movs	r1, #64	; 0x40
100014a4:	438a      	bics	r2, r1
100014a6:	661a      	str	r2, [r3, #96]	; 0x60
	PORT2->PDISC &= (~((uint32_t)0x1U << 8));		//Pin 2.8
100014a8:	4b0d      	ldr	r3, [pc, #52]	; (100014e0 <InitADC+0x254>)
100014aa:	4a0d      	ldr	r2, [pc, #52]	; (100014e0 <InitADC+0x254>)
100014ac:	6e11      	ldr	r1, [r2, #96]	; 0x60
100014ae:	4a0d      	ldr	r2, [pc, #52]	; (100014e4 <InitADC+0x258>)
100014b0:	400a      	ands	r2, r1
100014b2:	661a      	str	r2, [r3, #96]	; 0x60
	PORT2->PDISC &= (~((uint32_t)0x1U << 9));		//Pin 2.9
100014b4:	4b0a      	ldr	r3, [pc, #40]	; (100014e0 <InitADC+0x254>)
100014b6:	4a0a      	ldr	r2, [pc, #40]	; (100014e0 <InitADC+0x254>)
100014b8:	6e11      	ldr	r1, [r2, #96]	; 0x60
100014ba:	4a0b      	ldr	r2, [pc, #44]	; (100014e8 <InitADC+0x25c>)
100014bc:	400a      	ands	r2, r1
100014be:	661a      	str	r2, [r3, #96]	; 0x60

	PORT2->PDISC &= (~((uint32_t)0x1U << 7));		//Pin 2.7
100014c0:	4b07      	ldr	r3, [pc, #28]	; (100014e0 <InitADC+0x254>)
100014c2:	4a07      	ldr	r2, [pc, #28]	; (100014e0 <InitADC+0x254>)
100014c4:	6e12      	ldr	r2, [r2, #96]	; 0x60
100014c6:	2180      	movs	r1, #128	; 0x80
100014c8:	438a      	bics	r2, r1
100014ca:	661a      	str	r2, [r3, #96]	; 0x60
}
100014cc:	46bd      	mov	sp, r7
100014ce:	bd80      	pop	{r7, pc}
100014d0:	48030400 	.word	0x48030400
100014d4:	48030800 	.word	0x48030800
100014d8:	48030000 	.word	0x48030000
100014dc:	00000341 	.word	0x00000341
100014e0:	40040200 	.word	0x40040200
100014e4:	fffffeff 	.word	0xfffffeff
100014e8:	fffffdff 	.word	0xfffffdff

100014ec <VADC0_G0_1_IRQHandler>:

void ZeroCrossing_ISR()
{
100014ec:	b580      	push	{r7, lr}
100014ee:	af00      	add	r7, sp, #0
	if(VADC_G0->RES[0] & (1UL << 31))
100014f0:	4a23      	ldr	r2, [pc, #140]	; (10001580 <VADC0_G0_1_IRQHandler+0x94>)
100014f2:	23c0      	movs	r3, #192	; 0xc0
100014f4:	009b      	lsls	r3, r3, #2
100014f6:	58d3      	ldr	r3, [r2, r3]
100014f8:	2b00      	cmp	r3, #0
100014fa:	da3e      	bge.n	1000157a <VADC0_G0_1_IRQHandler+0x8e>
	{
		if((GetPhaseState() % 2 == 0 && ((uint16_t) VADC_G0->RES[0]) < ADCReference) ||
100014fc:	f000 fb38 	bl	10001b70 <GetPhaseState>
10001500:	1c03      	adds	r3, r0, #0
10001502:	1c1a      	adds	r2, r3, #0
10001504:	2301      	movs	r3, #1
10001506:	4013      	ands	r3, r2
10001508:	b2db      	uxtb	r3, r3
1000150a:	2b00      	cmp	r3, #0
1000150c:	d109      	bne.n	10001522 <VADC0_G0_1_IRQHandler+0x36>
1000150e:	4a1c      	ldr	r2, [pc, #112]	; (10001580 <VADC0_G0_1_IRQHandler+0x94>)
10001510:	23c0      	movs	r3, #192	; 0xc0
10001512:	009b      	lsls	r3, r3, #2
10001514:	58d3      	ldr	r3, [r2, r3]
10001516:	b29a      	uxth	r2, r3
10001518:	4b1a      	ldr	r3, [pc, #104]	; (10001584 <VADC0_G0_1_IRQHandler+0x98>)
1000151a:	881b      	ldrh	r3, [r3, #0]
1000151c:	b29b      	uxth	r3, r3
1000151e:	429a      	cmp	r2, r3
10001520:	d312      	bcc.n	10001548 <VADC0_G0_1_IRQHandler+0x5c>
		   (GetPhaseState() % 2 != 0 && ((uint16_t) VADC_G0->RES[0]) > ADCReference))
10001522:	f000 fb25 	bl	10001b70 <GetPhaseState>
10001526:	1c03      	adds	r3, r0, #0
10001528:	1c1a      	adds	r2, r3, #0
1000152a:	2301      	movs	r3, #1
1000152c:	4013      	ands	r3, r2
1000152e:	b2db      	uxtb	r3, r3

void ZeroCrossing_ISR()
{
	if(VADC_G0->RES[0] & (1UL << 31))
	{
		if((GetPhaseState() % 2 == 0 && ((uint16_t) VADC_G0->RES[0]) < ADCReference) ||
10001530:	2b00      	cmp	r3, #0
10001532:	d022      	beq.n	1000157a <VADC0_G0_1_IRQHandler+0x8e>
		   (GetPhaseState() % 2 != 0 && ((uint16_t) VADC_G0->RES[0]) > ADCReference))
10001534:	4a12      	ldr	r2, [pc, #72]	; (10001580 <VADC0_G0_1_IRQHandler+0x94>)
10001536:	23c0      	movs	r3, #192	; 0xc0
10001538:	009b      	lsls	r3, r3, #2
1000153a:	58d3      	ldr	r3, [r2, r3]
1000153c:	b29a      	uxth	r2, r3
1000153e:	4b11      	ldr	r3, [pc, #68]	; (10001584 <VADC0_G0_1_IRQHandler+0x98>)
10001540:	881b      	ldrh	r3, [r3, #0]
10001542:	b29b      	uxth	r3, r3
10001544:	429a      	cmp	r2, r3
10001546:	d918      	bls.n	1000157a <VADC0_G0_1_IRQHandler+0x8e>
		{
			CCU40_CC40->TCCLR|=0x02;
10001548:	4b0f      	ldr	r3, [pc, #60]	; (10001588 <VADC0_G0_1_IRQHandler+0x9c>)
1000154a:	4a0f      	ldr	r2, [pc, #60]	; (10001588 <VADC0_G0_1_IRQHandler+0x9c>)
1000154c:	6912      	ldr	r2, [r2, #16]
1000154e:	2102      	movs	r1, #2
10001550:	430a      	orrs	r2, r1
10001552:	611a      	str	r2, [r3, #16]
			CCU80_CC83->INTE &= ~(1UL<<4);
10001554:	4a0d      	ldr	r2, [pc, #52]	; (1000158c <VADC0_G0_1_IRQHandler+0xa0>)
10001556:	490d      	ldr	r1, [pc, #52]	; (1000158c <VADC0_G0_1_IRQHandler+0xa0>)
10001558:	23a4      	movs	r3, #164	; 0xa4
1000155a:	58cb      	ldr	r3, [r1, r3]
1000155c:	2110      	movs	r1, #16
1000155e:	1c18      	adds	r0, r3, #0
10001560:	4388      	bics	r0, r1
10001562:	1c01      	adds	r1, r0, #0
10001564:	23a4      	movs	r3, #164	; 0xa4
10001566:	50d1      	str	r1, [r2, r3]
			IO004_TogglePin(IO004_Handle0);
10001568:	4b09      	ldr	r3, [pc, #36]	; (10001590 <VADC0_G0_1_IRQHandler+0xa4>)
1000156a:	685b      	ldr	r3, [r3, #4]
1000156c:	4a08      	ldr	r2, [pc, #32]	; (10001590 <VADC0_G0_1_IRQHandler+0xa4>)
1000156e:	7852      	ldrb	r2, [r2, #1]
10001570:	4908      	ldr	r1, [pc, #32]	; (10001594 <VADC0_G0_1_IRQHandler+0xa8>)
10001572:	1c08      	adds	r0, r1, #0
10001574:	4090      	lsls	r0, r2
10001576:	1c02      	adds	r2, r0, #0
10001578:	605a      	str	r2, [r3, #4]
		}
	}
}
1000157a:	46bd      	mov	sp, r7
1000157c:	bd80      	pop	{r7, pc}
1000157e:	46c0      	nop			; (mov r8, r8)
10001580:	48030400 	.word	0x48030400
10001584:	20000950 	.word	0x20000950
10001588:	48040100 	.word	0x48040100
1000158c:	50000400 	.word	0x50000400
10001590:	100063b4 	.word	0x100063b4
10001594:	00010001 	.word	0x00010001

10001598 <VADC0_G1_1_IRQHandler>:

void ReferenceResult_ISR()
{
10001598:	b580      	push	{r7, lr}
1000159a:	af00      	add	r7, sp, #0
	if(VADC_G1->RES[1] & (1UL << 31))
1000159c:	4a07      	ldr	r2, [pc, #28]	; (100015bc <VADC0_G1_1_IRQHandler+0x24>)
1000159e:	23c1      	movs	r3, #193	; 0xc1
100015a0:	009b      	lsls	r3, r3, #2
100015a2:	58d3      	ldr	r3, [r2, r3]
100015a4:	2b00      	cmp	r3, #0
100015a6:	da06      	bge.n	100015b6 <VADC0_G1_1_IRQHandler+0x1e>
		ADCReference = VADC_G1->RES[1];
100015a8:	4a04      	ldr	r2, [pc, #16]	; (100015bc <VADC0_G1_1_IRQHandler+0x24>)
100015aa:	23c1      	movs	r3, #193	; 0xc1
100015ac:	009b      	lsls	r3, r3, #2
100015ae:	58d3      	ldr	r3, [r2, r3]
100015b0:	b29a      	uxth	r2, r3
100015b2:	4b03      	ldr	r3, [pc, #12]	; (100015c0 <VADC0_G1_1_IRQHandler+0x28>)
100015b4:	801a      	strh	r2, [r3, #0]
}
100015b6:	46bd      	mov	sp, r7
100015b8:	bd80      	pop	{r7, pc}
100015ba:	46c0      	nop			; (mov r8, r8)
100015bc:	48030800 	.word	0x48030800
100015c0:	20000950 	.word	0x20000950

100015c4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
100015c4:	b580      	push	{r7, lr}
100015c6:	b082      	sub	sp, #8
100015c8:	af00      	add	r7, sp, #0
100015ca:	1c02      	adds	r2, r0, #0
100015cc:	1dfb      	adds	r3, r7, #7
100015ce:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
100015d0:	4b06      	ldr	r3, [pc, #24]	; (100015ec <NVIC_EnableIRQ+0x28>)
100015d2:	1dfa      	adds	r2, r7, #7
100015d4:	7812      	ldrb	r2, [r2, #0]
100015d6:	1c11      	adds	r1, r2, #0
100015d8:	221f      	movs	r2, #31
100015da:	400a      	ands	r2, r1
100015dc:	2101      	movs	r1, #1
100015de:	1c08      	adds	r0, r1, #0
100015e0:	4090      	lsls	r0, r2
100015e2:	1c02      	adds	r2, r0, #0
100015e4:	601a      	str	r2, [r3, #0]
}
100015e6:	46bd      	mov	sp, r7
100015e8:	b002      	add	sp, #8
100015ea:	bd80      	pop	{r7, pc}
100015ec:	e000e100 	.word	0xe000e100

100015f0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
100015f0:	b5b0      	push	{r4, r5, r7, lr}
100015f2:	b082      	sub	sp, #8
100015f4:	af00      	add	r7, sp, #0
100015f6:	1c02      	adds	r2, r0, #0
100015f8:	6039      	str	r1, [r7, #0]
100015fa:	1dfb      	adds	r3, r7, #7
100015fc:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
100015fe:	1dfb      	adds	r3, r7, #7
10001600:	781b      	ldrb	r3, [r3, #0]
10001602:	2b7f      	cmp	r3, #127	; 0x7f
10001604:	d932      	bls.n	1000166c <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001606:	4930      	ldr	r1, [pc, #192]	; (100016c8 <NVIC_SetPriority+0xd8>)
10001608:	1dfb      	adds	r3, r7, #7
1000160a:	781b      	ldrb	r3, [r3, #0]
1000160c:	1c1a      	adds	r2, r3, #0
1000160e:	230f      	movs	r3, #15
10001610:	4013      	ands	r3, r2
10001612:	3b08      	subs	r3, #8
10001614:	0898      	lsrs	r0, r3, #2
10001616:	4a2c      	ldr	r2, [pc, #176]	; (100016c8 <NVIC_SetPriority+0xd8>)
10001618:	1dfb      	adds	r3, r7, #7
1000161a:	781b      	ldrb	r3, [r3, #0]
1000161c:	1c1c      	adds	r4, r3, #0
1000161e:	230f      	movs	r3, #15
10001620:	4023      	ands	r3, r4
10001622:	3b08      	subs	r3, #8
10001624:	089b      	lsrs	r3, r3, #2
10001626:	3306      	adds	r3, #6
10001628:	009b      	lsls	r3, r3, #2
1000162a:	18d3      	adds	r3, r2, r3
1000162c:	685b      	ldr	r3, [r3, #4]
1000162e:	1dfa      	adds	r2, r7, #7
10001630:	7812      	ldrb	r2, [r2, #0]
10001632:	1c14      	adds	r4, r2, #0
10001634:	2203      	movs	r2, #3
10001636:	4022      	ands	r2, r4
10001638:	00d2      	lsls	r2, r2, #3
1000163a:	24ff      	movs	r4, #255	; 0xff
1000163c:	1c25      	adds	r5, r4, #0
1000163e:	4095      	lsls	r5, r2
10001640:	1c2a      	adds	r2, r5, #0
10001642:	43d2      	mvns	r2, r2
10001644:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10001646:	683b      	ldr	r3, [r7, #0]
10001648:	019c      	lsls	r4, r3, #6
1000164a:	23ff      	movs	r3, #255	; 0xff
1000164c:	401c      	ands	r4, r3
1000164e:	1dfb      	adds	r3, r7, #7
10001650:	781b      	ldrb	r3, [r3, #0]
10001652:	1c1d      	adds	r5, r3, #0
10001654:	2303      	movs	r3, #3
10001656:	402b      	ands	r3, r5
10001658:	00db      	lsls	r3, r3, #3
1000165a:	1c25      	adds	r5, r4, #0
1000165c:	409d      	lsls	r5, r3
1000165e:	1c2b      	adds	r3, r5, #0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001660:	431a      	orrs	r2, r3
10001662:	1d83      	adds	r3, r0, #6
10001664:	009b      	lsls	r3, r3, #2
10001666:	18cb      	adds	r3, r1, r3
10001668:	605a      	str	r2, [r3, #4]
1000166a:	e029      	b.n	100016c0 <NVIC_SetPriority+0xd0>
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
1000166c:	4b17      	ldr	r3, [pc, #92]	; (100016cc <NVIC_SetPriority+0xdc>)
1000166e:	1dfa      	adds	r2, r7, #7
10001670:	7812      	ldrb	r2, [r2, #0]
10001672:	b252      	sxtb	r2, r2
10001674:	0892      	lsrs	r2, r2, #2
10001676:	4915      	ldr	r1, [pc, #84]	; (100016cc <NVIC_SetPriority+0xdc>)
10001678:	1df8      	adds	r0, r7, #7
1000167a:	7800      	ldrb	r0, [r0, #0]
1000167c:	b240      	sxtb	r0, r0
1000167e:	0880      	lsrs	r0, r0, #2
10001680:	30c0      	adds	r0, #192	; 0xc0
10001682:	0080      	lsls	r0, r0, #2
10001684:	5841      	ldr	r1, [r0, r1]
10001686:	1df8      	adds	r0, r7, #7
10001688:	7800      	ldrb	r0, [r0, #0]
1000168a:	1c04      	adds	r4, r0, #0
1000168c:	2003      	movs	r0, #3
1000168e:	4020      	ands	r0, r4
10001690:	00c0      	lsls	r0, r0, #3
10001692:	24ff      	movs	r4, #255	; 0xff
10001694:	1c25      	adds	r5, r4, #0
10001696:	4085      	lsls	r5, r0
10001698:	1c28      	adds	r0, r5, #0
1000169a:	43c0      	mvns	r0, r0
1000169c:	4008      	ands	r0, r1
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
1000169e:	6839      	ldr	r1, [r7, #0]
100016a0:	018c      	lsls	r4, r1, #6
100016a2:	21ff      	movs	r1, #255	; 0xff
100016a4:	400c      	ands	r4, r1
100016a6:	1df9      	adds	r1, r7, #7
100016a8:	7809      	ldrb	r1, [r1, #0]
100016aa:	1c0d      	adds	r5, r1, #0
100016ac:	2103      	movs	r1, #3
100016ae:	4029      	ands	r1, r5
100016b0:	00c9      	lsls	r1, r1, #3
100016b2:	1c25      	adds	r5, r4, #0
100016b4:	408d      	lsls	r5, r1
100016b6:	1c29      	adds	r1, r5, #0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
100016b8:	4301      	orrs	r1, r0
100016ba:	32c0      	adds	r2, #192	; 0xc0
100016bc:	0092      	lsls	r2, r2, #2
100016be:	50d1      	str	r1, [r2, r3]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
100016c0:	46bd      	mov	sp, r7
100016c2:	b002      	add	sp, #8
100016c4:	bdb0      	pop	{r4, r5, r7, pc}
100016c6:	46c0      	nop			; (mov r8, r8)
100016c8:	e000ed00 	.word	0xe000ed00
100016cc:	e000e100 	.word	0xe000e100

100016d0 <InitBlockCommutation>:

volatile int8_t PhaseState=0;
volatile enum MotorState motorState = Stopped;

void InitBlockCommutation()
{
100016d0:	b598      	push	{r3, r4, r7, lr}
100016d2:	af00      	add	r7, sp, #0
	//Set Period and Compare for all slices
	InnerPWMPeriod=((uint32_t)(1000000000.0f/(InnerPWMFreq*31.25)))-(uint32_t)1;
100016d4:	4b90      	ldr	r3, [pc, #576]	; (10001918 <InitBlockCommutation+0x248>)
100016d6:	681b      	ldr	r3, [r3, #0]
100016d8:	1c18      	adds	r0, r3, #0
100016da:	f004 fc6d 	bl	10005fb8 <__aeabi_f2d>
100016de:	1c03      	adds	r3, r0, #0
100016e0:	1c0c      	adds	r4, r1, #0
100016e2:	1c18      	adds	r0, r3, #0
100016e4:	1c21      	adds	r1, r4, #0
100016e6:	4b89      	ldr	r3, [pc, #548]	; (1000190c <InitBlockCommutation+0x23c>)
100016e8:	4a87      	ldr	r2, [pc, #540]	; (10001908 <InitBlockCommutation+0x238>)
100016ea:	f003 fe3d 	bl	10005368 <__aeabi_dmul>
100016ee:	1c03      	adds	r3, r0, #0
100016f0:	1c0c      	adds	r4, r1, #0
100016f2:	4887      	ldr	r0, [pc, #540]	; (10001910 <InitBlockCommutation+0x240>)
100016f4:	4987      	ldr	r1, [pc, #540]	; (10001914 <InitBlockCommutation+0x244>)
100016f6:	1c1a      	adds	r2, r3, #0
100016f8:	1c23      	adds	r3, r4, #0
100016fa:	f003 fb59 	bl	10004db0 <__aeabi_ddiv>
100016fe:	1c03      	adds	r3, r0, #0
10001700:	1c0c      	adds	r4, r1, #0
10001702:	1c18      	adds	r0, r3, #0
10001704:	1c21      	adds	r1, r4, #0
10001706:	f002 fdc3 	bl	10004290 <__aeabi_d2uiz>
1000170a:	1c03      	adds	r3, r0, #0
1000170c:	1e5a      	subs	r2, r3, #1
1000170e:	4b83      	ldr	r3, [pc, #524]	; (1000191c <InitBlockCommutation+0x24c>)
10001710:	601a      	str	r2, [r3, #0]
	InnerPWMCompare=InnerPWMPeriod*CurrentDutyCycleStart;
10001712:	4b82      	ldr	r3, [pc, #520]	; (1000191c <InitBlockCommutation+0x24c>)
10001714:	681b      	ldr	r3, [r3, #0]
10001716:	1c18      	adds	r0, r3, #0
10001718:	f003 faf6 	bl	10004d08 <__aeabi_ui2f>
1000171c:	1c02      	adds	r2, r0, #0
1000171e:	4b80      	ldr	r3, [pc, #512]	; (10001920 <InitBlockCommutation+0x250>)
10001720:	681b      	ldr	r3, [r3, #0]
10001722:	1c10      	adds	r0, r2, #0
10001724:	1c19      	adds	r1, r3, #0
10001726:	f002 ffc5 	bl	100046b4 <__aeabi_fmul>
1000172a:	1c03      	adds	r3, r0, #0
1000172c:	1c18      	adds	r0, r3, #0
1000172e:	f002 fd95 	bl	1000425c <__aeabi_f2uiz>
10001732:	1c02      	adds	r2, r0, #0
10001734:	4b7b      	ldr	r3, [pc, #492]	; (10001924 <InitBlockCommutation+0x254>)
10001736:	601a      	str	r2, [r3, #0]
	CCU80_CC80->PRS = CCU80_CC81->PRS = CCU80_CC82->PRS = CCU80_CC83->PRS = InnerPWMPeriod;
10001738:	4b7b      	ldr	r3, [pc, #492]	; (10001928 <InitBlockCommutation+0x258>)
1000173a:	497c      	ldr	r1, [pc, #496]	; (1000192c <InitBlockCommutation+0x25c>)
1000173c:	487c      	ldr	r0, [pc, #496]	; (10001930 <InitBlockCommutation+0x260>)
1000173e:	4c7d      	ldr	r4, [pc, #500]	; (10001934 <InitBlockCommutation+0x264>)
10001740:	4a76      	ldr	r2, [pc, #472]	; (1000191c <InitBlockCommutation+0x24c>)
10001742:	6812      	ldr	r2, [r2, #0]
10001744:	6362      	str	r2, [r4, #52]	; 0x34
10001746:	6342      	str	r2, [r0, #52]	; 0x34
10001748:	634a      	str	r2, [r1, #52]	; 0x34
1000174a:	635a      	str	r2, [r3, #52]	; 0x34
	CCU80_CC80->CR1S = InnerPWMCompare;
1000174c:	4b76      	ldr	r3, [pc, #472]	; (10001928 <InitBlockCommutation+0x258>)
1000174e:	4a75      	ldr	r2, [pc, #468]	; (10001924 <InitBlockCommutation+0x254>)
10001750:	6812      	ldr	r2, [r2, #0]
10001752:	63da      	str	r2, [r3, #60]	; 0x3c
	CCU80_CC80->CR2S = InnerPWMPeriod+1;
10001754:	4b74      	ldr	r3, [pc, #464]	; (10001928 <InitBlockCommutation+0x258>)
10001756:	4a71      	ldr	r2, [pc, #452]	; (1000191c <InitBlockCommutation+0x24c>)
10001758:	6812      	ldr	r2, [r2, #0]
1000175a:	3201      	adds	r2, #1
1000175c:	645a      	str	r2, [r3, #68]	; 0x44
	CCU80_CC81->CR1S = 0;
1000175e:	4b73      	ldr	r3, [pc, #460]	; (1000192c <InitBlockCommutation+0x25c>)
10001760:	2200      	movs	r2, #0
10001762:	63da      	str	r2, [r3, #60]	; 0x3c
	CCU80_CC81->CR2S = 0;
10001764:	4b71      	ldr	r3, [pc, #452]	; (1000192c <InitBlockCommutation+0x25c>)
10001766:	2200      	movs	r2, #0
10001768:	645a      	str	r2, [r3, #68]	; 0x44
	CCU80_CC82->CR1S = 0;
1000176a:	4b71      	ldr	r3, [pc, #452]	; (10001930 <InitBlockCommutation+0x260>)
1000176c:	2200      	movs	r2, #0
1000176e:	63da      	str	r2, [r3, #60]	; 0x3c
	CCU80_CC82->CR2S = InnerPWMPeriod+1;
10001770:	4b6f      	ldr	r3, [pc, #444]	; (10001930 <InitBlockCommutation+0x260>)
10001772:	4a6a      	ldr	r2, [pc, #424]	; (1000191c <InitBlockCommutation+0x24c>)
10001774:	6812      	ldr	r2, [r2, #0]
10001776:	3201      	adds	r2, #1
10001778:	645a      	str	r2, [r3, #68]	; 0x44
	CCU80_CC83->CR1S = InnerPWMCompare>>1;
1000177a:	4b6e      	ldr	r3, [pc, #440]	; (10001934 <InitBlockCommutation+0x264>)
1000177c:	4a69      	ldr	r2, [pc, #420]	; (10001924 <InitBlockCommutation+0x254>)
1000177e:	6812      	ldr	r2, [r2, #0]
10001780:	0852      	lsrs	r2, r2, #1
10001782:	63da      	str	r2, [r3, #60]	; 0x3c
	CCU80_CC83->CR2S = InnerPWMCompare>>1;
10001784:	4b6b      	ldr	r3, [pc, #428]	; (10001934 <InitBlockCommutation+0x264>)
10001786:	4a67      	ldr	r2, [pc, #412]	; (10001924 <InitBlockCommutation+0x254>)
10001788:	6812      	ldr	r2, [r2, #0]
1000178a:	0852      	lsrs	r2, r2, #1
1000178c:	645a      	str	r2, [r3, #68]	; 0x44
	CCU80->GCSS |= 0x1111UL;
1000178e:	23a0      	movs	r3, #160	; 0xa0
10001790:	05db      	lsls	r3, r3, #23
10001792:	22a0      	movs	r2, #160	; 0xa0
10001794:	05d2      	lsls	r2, r2, #23
10001796:	6912      	ldr	r2, [r2, #16]
10001798:	4967      	ldr	r1, [pc, #412]	; (10001938 <InitBlockCommutation+0x268>)
1000179a:	430a      	orrs	r2, r1
1000179c:	611a      	str	r2, [r3, #16]

	//Synchronos start
	CCU80_CC80->INS |= 0x10007UL;
1000179e:	4b62      	ldr	r3, [pc, #392]	; (10001928 <InitBlockCommutation+0x258>)
100017a0:	4a61      	ldr	r2, [pc, #388]	; (10001928 <InitBlockCommutation+0x258>)
100017a2:	6812      	ldr	r2, [r2, #0]
100017a4:	4965      	ldr	r1, [pc, #404]	; (1000193c <InitBlockCommutation+0x26c>)
100017a6:	430a      	orrs	r2, r1
100017a8:	601a      	str	r2, [r3, #0]
	CCU80_CC80->CMC |= 0x1UL;
100017aa:	4b5f      	ldr	r3, [pc, #380]	; (10001928 <InitBlockCommutation+0x258>)
100017ac:	4a5e      	ldr	r2, [pc, #376]	; (10001928 <InitBlockCommutation+0x258>)
100017ae:	6852      	ldr	r2, [r2, #4]
100017b0:	2101      	movs	r1, #1
100017b2:	430a      	orrs	r2, r1
100017b4:	605a      	str	r2, [r3, #4]
	CCU80_CC81->INS |= 0x10007UL;
100017b6:	4b5d      	ldr	r3, [pc, #372]	; (1000192c <InitBlockCommutation+0x25c>)
100017b8:	4a5c      	ldr	r2, [pc, #368]	; (1000192c <InitBlockCommutation+0x25c>)
100017ba:	6812      	ldr	r2, [r2, #0]
100017bc:	495f      	ldr	r1, [pc, #380]	; (1000193c <InitBlockCommutation+0x26c>)
100017be:	430a      	orrs	r2, r1
100017c0:	601a      	str	r2, [r3, #0]
	CCU80_CC81->CMC |= 0x1UL;
100017c2:	4b5a      	ldr	r3, [pc, #360]	; (1000192c <InitBlockCommutation+0x25c>)
100017c4:	4a59      	ldr	r2, [pc, #356]	; (1000192c <InitBlockCommutation+0x25c>)
100017c6:	6852      	ldr	r2, [r2, #4]
100017c8:	2101      	movs	r1, #1
100017ca:	430a      	orrs	r2, r1
100017cc:	605a      	str	r2, [r3, #4]
	CCU80_CC82->INS |= 0x10007UL;
100017ce:	4b58      	ldr	r3, [pc, #352]	; (10001930 <InitBlockCommutation+0x260>)
100017d0:	4a57      	ldr	r2, [pc, #348]	; (10001930 <InitBlockCommutation+0x260>)
100017d2:	6812      	ldr	r2, [r2, #0]
100017d4:	4959      	ldr	r1, [pc, #356]	; (1000193c <InitBlockCommutation+0x26c>)
100017d6:	430a      	orrs	r2, r1
100017d8:	601a      	str	r2, [r3, #0]
	CCU80_CC82->CMC |= 0x1UL;
100017da:	4b55      	ldr	r3, [pc, #340]	; (10001930 <InitBlockCommutation+0x260>)
100017dc:	4a54      	ldr	r2, [pc, #336]	; (10001930 <InitBlockCommutation+0x260>)
100017de:	6852      	ldr	r2, [r2, #4]
100017e0:	2101      	movs	r1, #1
100017e2:	430a      	orrs	r2, r1
100017e4:	605a      	str	r2, [r3, #4]
	CCU80_CC83->INS |= 0x10007UL;
100017e6:	4b53      	ldr	r3, [pc, #332]	; (10001934 <InitBlockCommutation+0x264>)
100017e8:	4a52      	ldr	r2, [pc, #328]	; (10001934 <InitBlockCommutation+0x264>)
100017ea:	6812      	ldr	r2, [r2, #0]
100017ec:	4953      	ldr	r1, [pc, #332]	; (1000193c <InitBlockCommutation+0x26c>)
100017ee:	430a      	orrs	r2, r1
100017f0:	601a      	str	r2, [r3, #0]
	CCU80_CC83->CMC |= 0x1UL;
100017f2:	4b50      	ldr	r3, [pc, #320]	; (10001934 <InitBlockCommutation+0x264>)
100017f4:	4a4f      	ldr	r2, [pc, #316]	; (10001934 <InitBlockCommutation+0x264>)
100017f6:	6852      	ldr	r2, [r2, #4]
100017f8:	2101      	movs	r1, #1
100017fa:	430a      	orrs	r2, r1
100017fc:	605a      	str	r2, [r3, #4]

	//Enable slices
	CCU80->GIDLC |= 0xFUL;
100017fe:	23a0      	movs	r3, #160	; 0xa0
10001800:	05db      	lsls	r3, r3, #23
10001802:	22a0      	movs	r2, #160	; 0xa0
10001804:	05d2      	lsls	r2, r2, #23
10001806:	68d2      	ldr	r2, [r2, #12]
10001808:	210f      	movs	r1, #15
1000180a:	430a      	orrs	r2, r1
1000180c:	60da      	str	r2, [r3, #12]

	//CCU8 Channel Selection
	CCU80_CC80->CHC |= 0x1E;
1000180e:	4b46      	ldr	r3, [pc, #280]	; (10001928 <InitBlockCommutation+0x258>)
10001810:	4a45      	ldr	r2, [pc, #276]	; (10001928 <InitBlockCommutation+0x258>)
10001812:	6c92      	ldr	r2, [r2, #72]	; 0x48
10001814:	211e      	movs	r1, #30
10001816:	430a      	orrs	r2, r1
10001818:	649a      	str	r2, [r3, #72]	; 0x48
	CCU80_CC81->CHC |= 0x1E;
1000181a:	4b44      	ldr	r3, [pc, #272]	; (1000192c <InitBlockCommutation+0x25c>)
1000181c:	4a43      	ldr	r2, [pc, #268]	; (1000192c <InitBlockCommutation+0x25c>)
1000181e:	6c92      	ldr	r2, [r2, #72]	; 0x48
10001820:	211e      	movs	r1, #30
10001822:	430a      	orrs	r2, r1
10001824:	649a      	str	r2, [r3, #72]	; 0x48
	CCU80_CC82->CHC |= 0x1E;
10001826:	4b42      	ldr	r3, [pc, #264]	; (10001930 <InitBlockCommutation+0x260>)
10001828:	4a41      	ldr	r2, [pc, #260]	; (10001930 <InitBlockCommutation+0x260>)
1000182a:	6c92      	ldr	r2, [r2, #72]	; 0x48
1000182c:	211e      	movs	r1, #30
1000182e:	430a      	orrs	r2, r1
10001830:	649a      	str	r2, [r3, #72]	; 0x48

	//IO CCU8
	PORT0->IOCR0  |= 0x15UL << 3;		//P0.0  UH
10001832:	4b43      	ldr	r3, [pc, #268]	; (10001940 <InitBlockCommutation+0x270>)
10001834:	4a42      	ldr	r2, [pc, #264]	; (10001940 <InitBlockCommutation+0x270>)
10001836:	6912      	ldr	r2, [r2, #16]
10001838:	21a8      	movs	r1, #168	; 0xa8
1000183a:	430a      	orrs	r2, r1
1000183c:	611a      	str	r2, [r3, #16]
	PORT0->IOCR0  |= 0x15UL << 27;		//P0.3  UL
1000183e:	4b40      	ldr	r3, [pc, #256]	; (10001940 <InitBlockCommutation+0x270>)
10001840:	4a3f      	ldr	r2, [pc, #252]	; (10001940 <InitBlockCommutation+0x270>)
10001842:	6912      	ldr	r2, [r2, #16]
10001844:	21a8      	movs	r1, #168	; 0xa8
10001846:	0609      	lsls	r1, r1, #24
10001848:	430a      	orrs	r2, r1
1000184a:	611a      	str	r2, [r3, #16]
	PORT0->IOCR4  |= 0x15UL << 27;		//P0.7  VH
1000184c:	4b3c      	ldr	r3, [pc, #240]	; (10001940 <InitBlockCommutation+0x270>)
1000184e:	4a3c      	ldr	r2, [pc, #240]	; (10001940 <InitBlockCommutation+0x270>)
10001850:	6952      	ldr	r2, [r2, #20]
10001852:	21a8      	movs	r1, #168	; 0xa8
10001854:	0609      	lsls	r1, r1, #24
10001856:	430a      	orrs	r2, r1
10001858:	615a      	str	r2, [r3, #20]
	PORT0->IOCR4  |= 0x15UL << 3;		//P0.4  VL
1000185a:	4b39      	ldr	r3, [pc, #228]	; (10001940 <InitBlockCommutation+0x270>)
1000185c:	4a38      	ldr	r2, [pc, #224]	; (10001940 <InitBlockCommutation+0x270>)
1000185e:	6952      	ldr	r2, [r2, #20]
10001860:	21a8      	movs	r1, #168	; 0xa8
10001862:	430a      	orrs	r2, r1
10001864:	615a      	str	r2, [r3, #20]
	//The startup software (SSW) will change the PC8 value to input pull-up device active, 00010b.
	PORT0->IOCR8 = 0x00UL;
10001866:	4b36      	ldr	r3, [pc, #216]	; (10001940 <InitBlockCommutation+0x270>)
10001868:	2200      	movs	r2, #0
1000186a:	619a      	str	r2, [r3, #24]
	PORT0->IOCR8  |= 0x15UL << 3;		//P0.8  WH
1000186c:	4b34      	ldr	r3, [pc, #208]	; (10001940 <InitBlockCommutation+0x270>)
1000186e:	4a34      	ldr	r2, [pc, #208]	; (10001940 <InitBlockCommutation+0x270>)
10001870:	6992      	ldr	r2, [r2, #24]
10001872:	21a8      	movs	r1, #168	; 0xa8
10001874:	430a      	orrs	r2, r1
10001876:	619a      	str	r2, [r3, #24]
	PORT0->IOCR8  |= 0x15UL << 27;		//P0.11 WL
10001878:	4b31      	ldr	r3, [pc, #196]	; (10001940 <InitBlockCommutation+0x270>)
1000187a:	4a31      	ldr	r2, [pc, #196]	; (10001940 <InitBlockCommutation+0x270>)
1000187c:	6992      	ldr	r2, [r2, #24]
1000187e:	21a8      	movs	r1, #168	; 0xa8
10001880:	0609      	lsls	r1, r1, #24
10001882:	430a      	orrs	r2, r1
10001884:	619a      	str	r2, [r3, #24]

	//Blockcommutation
	CCU40_CC40->PSC |= 0x07;
10001886:	4b2f      	ldr	r3, [pc, #188]	; (10001944 <InitBlockCommutation+0x274>)
10001888:	4a2e      	ldr	r2, [pc, #184]	; (10001944 <InitBlockCommutation+0x274>)
1000188a:	6a52      	ldr	r2, [r2, #36]	; 0x24
1000188c:	2107      	movs	r1, #7
1000188e:	430a      	orrs	r2, r1
10001890:	625a      	str	r2, [r3, #36]	; 0x24
	CCU40_CC40->PRS = 0xFFFF;
10001892:	4b2c      	ldr	r3, [pc, #176]	; (10001944 <InitBlockCommutation+0x274>)
10001894:	4a2c      	ldr	r2, [pc, #176]	; (10001948 <InitBlockCommutation+0x278>)
10001896:	635a      	str	r2, [r3, #52]	; 0x34
	CCU40_CC40->CRS = 0;
10001898:	4b2a      	ldr	r3, [pc, #168]	; (10001944 <InitBlockCommutation+0x274>)
1000189a:	2200      	movs	r2, #0
1000189c:	63da      	str	r2, [r3, #60]	; 0x3c
	CCU40->GCSS |= (0x01UL << 0);
1000189e:	4b2b      	ldr	r3, [pc, #172]	; (1000194c <InitBlockCommutation+0x27c>)
100018a0:	4a2a      	ldr	r2, [pc, #168]	; (1000194c <InitBlockCommutation+0x27c>)
100018a2:	6912      	ldr	r2, [r2, #16]
100018a4:	2101      	movs	r1, #1
100018a6:	430a      	orrs	r2, r1
100018a8:	611a      	str	r2, [r3, #16]

	//Interrupt Compare Match Slice 0
	CCU40_CC40->INTE |= 0x04UL;
100018aa:	4a26      	ldr	r2, [pc, #152]	; (10001944 <InitBlockCommutation+0x274>)
100018ac:	4925      	ldr	r1, [pc, #148]	; (10001944 <InitBlockCommutation+0x274>)
100018ae:	23a4      	movs	r3, #164	; 0xa4
100018b0:	58cb      	ldr	r3, [r1, r3]
100018b2:	2104      	movs	r1, #4
100018b4:	4319      	orrs	r1, r3
100018b6:	23a4      	movs	r3, #164	; 0xa4
100018b8:	50d1      	str	r1, [r2, r3]
	NVIC_SetPriority((IRQn_Type)21, 0);
100018ba:	2015      	movs	r0, #21
100018bc:	2100      	movs	r1, #0
100018be:	f7ff fe97 	bl	100015f0 <NVIC_SetPriority>
	NVIC_EnableIRQ((IRQn_Type)21);
100018c2:	2015      	movs	r0, #21
100018c4:	f7ff fe7e 	bl	100015c4 <NVIC_EnableIRQ>

	//Enable slice
	CCU40->GIDLC |= 0x01UL;
100018c8:	4b20      	ldr	r3, [pc, #128]	; (1000194c <InitBlockCommutation+0x27c>)
100018ca:	4a20      	ldr	r2, [pc, #128]	; (1000194c <InitBlockCommutation+0x27c>)
100018cc:	68d2      	ldr	r2, [r2, #12]
100018ce:	2101      	movs	r1, #1
100018d0:	430a      	orrs	r2, r1
100018d2:	60da      	str	r2, [r3, #12]

	//ADC Trigger
	CCU80_CC83->SRS |= 2UL<<4;
100018d4:	4a17      	ldr	r2, [pc, #92]	; (10001934 <InitBlockCommutation+0x264>)
100018d6:	4917      	ldr	r1, [pc, #92]	; (10001934 <InitBlockCommutation+0x264>)
100018d8:	23a8      	movs	r3, #168	; 0xa8
100018da:	58cb      	ldr	r3, [r1, r3]
100018dc:	2120      	movs	r1, #32
100018de:	4319      	orrs	r1, r3
100018e0:	23a8      	movs	r3, #168	; 0xa8
100018e2:	50d1      	str	r1, [r2, r3]
	CCU80_CC83->SRS |= 1UL<<2;
100018e4:	4a13      	ldr	r2, [pc, #76]	; (10001934 <InitBlockCommutation+0x264>)
100018e6:	4913      	ldr	r1, [pc, #76]	; (10001934 <InitBlockCommutation+0x264>)
100018e8:	23a8      	movs	r3, #168	; 0xa8
100018ea:	58cb      	ldr	r3, [r1, r3]
100018ec:	2104      	movs	r1, #4
100018ee:	4319      	orrs	r1, r3
100018f0:	23a8      	movs	r3, #168	; 0xa8
100018f2:	50d1      	str	r1, [r2, r3]
	CCU80_CC83->INTE |= 1UL<<2;
100018f4:	4a0f      	ldr	r2, [pc, #60]	; (10001934 <InitBlockCommutation+0x264>)
100018f6:	490f      	ldr	r1, [pc, #60]	; (10001934 <InitBlockCommutation+0x264>)
100018f8:	23a4      	movs	r3, #164	; 0xa4
100018fa:	58cb      	ldr	r3, [r1, r3]
100018fc:	2104      	movs	r1, #4
100018fe:	4319      	orrs	r1, r3
10001900:	23a4      	movs	r3, #164	; 0xa4
10001902:	50d1      	str	r1, [r2, r3]
}
10001904:	46bd      	mov	sp, r7
10001906:	bd98      	pop	{r3, r4, r7, pc}
10001908:	00000000 	.word	0x00000000
1000190c:	403f4000 	.word	0x403f4000
10001910:	00000000 	.word	0x00000000
10001914:	41cdcd65 	.word	0x41cdcd65
10001918:	200009a0 	.word	0x200009a0
1000191c:	20000954 	.word	0x20000954
10001920:	200009a4 	.word	0x200009a4
10001924:	20000958 	.word	0x20000958
10001928:	50000100 	.word	0x50000100
1000192c:	50000200 	.word	0x50000200
10001930:	50000300 	.word	0x50000300
10001934:	50000400 	.word	0x50000400
10001938:	00001111 	.word	0x00001111
1000193c:	00010007 	.word	0x00010007
10001940:	40040000 	.word	0x40040000
10001944:	48040100 	.word	0x48040100
10001948:	0000ffff 	.word	0x0000ffff
1000194c:	48040000 	.word	0x48040000

10001950 <CCU40_0_IRQHandler>:

void BlockCommutation_ISR()
{
10001950:	b580      	push	{r7, lr}
10001952:	af00      	add	r7, sp, #0
	if (motorState == Running)
10001954:	4b7b      	ldr	r3, [pc, #492]	; (10001b44 <CCU40_0_IRQHandler+0x1f4>)
10001956:	781b      	ldrb	r3, [r3, #0]
10001958:	b2db      	uxtb	r3, r3
1000195a:	2b02      	cmp	r3, #2
1000195c:	d000      	beq.n	10001960 <CCU40_0_IRQHandler+0x10>
1000195e:	e0eb      	b.n	10001b38 <CCU40_0_IRQHandler+0x1e8>
	{
		PhaseState++;
10001960:	4b79      	ldr	r3, [pc, #484]	; (10001b48 <CCU40_0_IRQHandler+0x1f8>)
10001962:	781b      	ldrb	r3, [r3, #0]
10001964:	b2db      	uxtb	r3, r3
10001966:	3301      	adds	r3, #1
10001968:	b2da      	uxtb	r2, r3
1000196a:	4b77      	ldr	r3, [pc, #476]	; (10001b48 <CCU40_0_IRQHandler+0x1f8>)
1000196c:	701a      	strb	r2, [r3, #0]

		if (PhaseState > 5)
1000196e:	4b76      	ldr	r3, [pc, #472]	; (10001b48 <CCU40_0_IRQHandler+0x1f8>)
10001970:	781b      	ldrb	r3, [r3, #0]
10001972:	b2db      	uxtb	r3, r3
10001974:	b25b      	sxtb	r3, r3
10001976:	2b05      	cmp	r3, #5
10001978:	dd02      	ble.n	10001980 <CCU40_0_IRQHandler+0x30>
			PhaseState = 0;
1000197a:	4b73      	ldr	r3, [pc, #460]	; (10001b48 <CCU40_0_IRQHandler+0x1f8>)
1000197c:	2200      	movs	r2, #0
1000197e:	701a      	strb	r2, [r3, #0]

		switch (PhaseState)
10001980:	4b71      	ldr	r3, [pc, #452]	; (10001b48 <CCU40_0_IRQHandler+0x1f8>)
10001982:	781b      	ldrb	r3, [r3, #0]
10001984:	b2db      	uxtb	r3, r3
10001986:	b25b      	sxtb	r3, r3
10001988:	2b05      	cmp	r3, #5
1000198a:	d900      	bls.n	1000198e <CCU40_0_IRQHandler+0x3e>
1000198c:	e0b2      	b.n	10001af4 <CCU40_0_IRQHandler+0x1a4>
1000198e:	009a      	lsls	r2, r3, #2
10001990:	4b6e      	ldr	r3, [pc, #440]	; (10001b4c <CCU40_0_IRQHandler+0x1fc>)
10001992:	18d3      	adds	r3, r2, r3
10001994:	681b      	ldr	r3, [r3, #0]
10001996:	469f      	mov	pc, r3
		{
			case 0:
				VADC_G0->ASSEL = 0x04UL;
10001998:	4a6d      	ldr	r2, [pc, #436]	; (10001b50 <CCU40_0_IRQHandler+0x200>)
1000199a:	2394      	movs	r3, #148	; 0x94
1000199c:	005b      	lsls	r3, r3, #1
1000199e:	2104      	movs	r1, #4
100019a0:	50d1      	str	r1, [r2, r3]
				CCU80_CC80->CR1S = InnerPWMCompare;
100019a2:	4b6c      	ldr	r3, [pc, #432]	; (10001b54 <CCU40_0_IRQHandler+0x204>)
100019a4:	4a6c      	ldr	r2, [pc, #432]	; (10001b58 <CCU40_0_IRQHandler+0x208>)
100019a6:	6812      	ldr	r2, [r2, #0]
100019a8:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC80->CR2S = InnerPWMPeriod+1;
100019aa:	4b6a      	ldr	r3, [pc, #424]	; (10001b54 <CCU40_0_IRQHandler+0x204>)
100019ac:	4a6b      	ldr	r2, [pc, #428]	; (10001b5c <CCU40_0_IRQHandler+0x20c>)
100019ae:	6812      	ldr	r2, [r2, #0]
100019b0:	3201      	adds	r2, #1
100019b2:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC81->CR1S = 0;
100019b4:	4b6a      	ldr	r3, [pc, #424]	; (10001b60 <CCU40_0_IRQHandler+0x210>)
100019b6:	2200      	movs	r2, #0
100019b8:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC81->CR2S = 0;
100019ba:	4b69      	ldr	r3, [pc, #420]	; (10001b60 <CCU40_0_IRQHandler+0x210>)
100019bc:	2200      	movs	r2, #0
100019be:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC82->CR1S = 0;
100019c0:	4b68      	ldr	r3, [pc, #416]	; (10001b64 <CCU40_0_IRQHandler+0x214>)
100019c2:	2200      	movs	r2, #0
100019c4:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC82->CR2S = InnerPWMPeriod+1;
100019c6:	4b67      	ldr	r3, [pc, #412]	; (10001b64 <CCU40_0_IRQHandler+0x214>)
100019c8:	4a64      	ldr	r2, [pc, #400]	; (10001b5c <CCU40_0_IRQHandler+0x20c>)
100019ca:	6812      	ldr	r2, [r2, #0]
100019cc:	3201      	adds	r2, #1
100019ce:	645a      	str	r2, [r3, #68]	; 0x44
				break;
100019d0:	e090      	b.n	10001af4 <CCU40_0_IRQHandler+0x1a4>
			case 1:
				VADC_G0->ASSEL = 0x02UL;
100019d2:	4a5f      	ldr	r2, [pc, #380]	; (10001b50 <CCU40_0_IRQHandler+0x200>)
100019d4:	2394      	movs	r3, #148	; 0x94
100019d6:	005b      	lsls	r3, r3, #1
100019d8:	2102      	movs	r1, #2
100019da:	50d1      	str	r1, [r2, r3]
				CCU80_CC80->CR1S = InnerPWMCompare;
100019dc:	4b5d      	ldr	r3, [pc, #372]	; (10001b54 <CCU40_0_IRQHandler+0x204>)
100019de:	4a5e      	ldr	r2, [pc, #376]	; (10001b58 <CCU40_0_IRQHandler+0x208>)
100019e0:	6812      	ldr	r2, [r2, #0]
100019e2:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC80->CR2S = InnerPWMPeriod+1;
100019e4:	4b5b      	ldr	r3, [pc, #364]	; (10001b54 <CCU40_0_IRQHandler+0x204>)
100019e6:	4a5d      	ldr	r2, [pc, #372]	; (10001b5c <CCU40_0_IRQHandler+0x20c>)
100019e8:	6812      	ldr	r2, [r2, #0]
100019ea:	3201      	adds	r2, #1
100019ec:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC81->CR1S = 0;
100019ee:	4b5c      	ldr	r3, [pc, #368]	; (10001b60 <CCU40_0_IRQHandler+0x210>)
100019f0:	2200      	movs	r2, #0
100019f2:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC81->CR2S = InnerPWMPeriod+1;
100019f4:	4b5a      	ldr	r3, [pc, #360]	; (10001b60 <CCU40_0_IRQHandler+0x210>)
100019f6:	4a59      	ldr	r2, [pc, #356]	; (10001b5c <CCU40_0_IRQHandler+0x20c>)
100019f8:	6812      	ldr	r2, [r2, #0]
100019fa:	3201      	adds	r2, #1
100019fc:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC82->CR1S = 0;
100019fe:	4b59      	ldr	r3, [pc, #356]	; (10001b64 <CCU40_0_IRQHandler+0x214>)
10001a00:	2200      	movs	r2, #0
10001a02:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC82->CR2S = 0;
10001a04:	4b57      	ldr	r3, [pc, #348]	; (10001b64 <CCU40_0_IRQHandler+0x214>)
10001a06:	2200      	movs	r2, #0
10001a08:	645a      	str	r2, [r3, #68]	; 0x44
				break;
10001a0a:	e073      	b.n	10001af4 <CCU40_0_IRQHandler+0x1a4>
			case 2:
				VADC_G0->ASSEL = 0x01UL;
10001a0c:	4a50      	ldr	r2, [pc, #320]	; (10001b50 <CCU40_0_IRQHandler+0x200>)
10001a0e:	2394      	movs	r3, #148	; 0x94
10001a10:	005b      	lsls	r3, r3, #1
10001a12:	2101      	movs	r1, #1
10001a14:	50d1      	str	r1, [r2, r3]
				CCU80_CC80->CR1S = 0;
10001a16:	4b4f      	ldr	r3, [pc, #316]	; (10001b54 <CCU40_0_IRQHandler+0x204>)
10001a18:	2200      	movs	r2, #0
10001a1a:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC80->CR2S = InnerPWMPeriod+1;
10001a1c:	4b4d      	ldr	r3, [pc, #308]	; (10001b54 <CCU40_0_IRQHandler+0x204>)
10001a1e:	4a4f      	ldr	r2, [pc, #316]	; (10001b5c <CCU40_0_IRQHandler+0x20c>)
10001a20:	6812      	ldr	r2, [r2, #0]
10001a22:	3201      	adds	r2, #1
10001a24:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC81->CR1S = InnerPWMCompare;
10001a26:	4b4e      	ldr	r3, [pc, #312]	; (10001b60 <CCU40_0_IRQHandler+0x210>)
10001a28:	4a4b      	ldr	r2, [pc, #300]	; (10001b58 <CCU40_0_IRQHandler+0x208>)
10001a2a:	6812      	ldr	r2, [r2, #0]
10001a2c:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC81->CR2S = InnerPWMPeriod+1;
10001a2e:	4b4c      	ldr	r3, [pc, #304]	; (10001b60 <CCU40_0_IRQHandler+0x210>)
10001a30:	4a4a      	ldr	r2, [pc, #296]	; (10001b5c <CCU40_0_IRQHandler+0x20c>)
10001a32:	6812      	ldr	r2, [r2, #0]
10001a34:	3201      	adds	r2, #1
10001a36:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC82->CR1S = 0;
10001a38:	4b4a      	ldr	r3, [pc, #296]	; (10001b64 <CCU40_0_IRQHandler+0x214>)
10001a3a:	2200      	movs	r2, #0
10001a3c:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC82->CR2S = 0;
10001a3e:	4b49      	ldr	r3, [pc, #292]	; (10001b64 <CCU40_0_IRQHandler+0x214>)
10001a40:	2200      	movs	r2, #0
10001a42:	645a      	str	r2, [r3, #68]	; 0x44
				break;
10001a44:	e056      	b.n	10001af4 <CCU40_0_IRQHandler+0x1a4>
			case 3:
				VADC_G0->ASSEL = 0x04UL;
10001a46:	4a42      	ldr	r2, [pc, #264]	; (10001b50 <CCU40_0_IRQHandler+0x200>)
10001a48:	2394      	movs	r3, #148	; 0x94
10001a4a:	005b      	lsls	r3, r3, #1
10001a4c:	2104      	movs	r1, #4
10001a4e:	50d1      	str	r1, [r2, r3]
				CCU80_CC80->CR1S = 0;
10001a50:	4b40      	ldr	r3, [pc, #256]	; (10001b54 <CCU40_0_IRQHandler+0x204>)
10001a52:	2200      	movs	r2, #0
10001a54:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC80->CR2S = 0;
10001a56:	4b3f      	ldr	r3, [pc, #252]	; (10001b54 <CCU40_0_IRQHandler+0x204>)
10001a58:	2200      	movs	r2, #0
10001a5a:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC81->CR1S = InnerPWMCompare;
10001a5c:	4b40      	ldr	r3, [pc, #256]	; (10001b60 <CCU40_0_IRQHandler+0x210>)
10001a5e:	4a3e      	ldr	r2, [pc, #248]	; (10001b58 <CCU40_0_IRQHandler+0x208>)
10001a60:	6812      	ldr	r2, [r2, #0]
10001a62:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC81->CR2S = InnerPWMPeriod+1;
10001a64:	4b3e      	ldr	r3, [pc, #248]	; (10001b60 <CCU40_0_IRQHandler+0x210>)
10001a66:	4a3d      	ldr	r2, [pc, #244]	; (10001b5c <CCU40_0_IRQHandler+0x20c>)
10001a68:	6812      	ldr	r2, [r2, #0]
10001a6a:	3201      	adds	r2, #1
10001a6c:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC82->CR1S = 0;
10001a6e:	4b3d      	ldr	r3, [pc, #244]	; (10001b64 <CCU40_0_IRQHandler+0x214>)
10001a70:	2200      	movs	r2, #0
10001a72:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC82->CR2S = InnerPWMPeriod+1;
10001a74:	4b3b      	ldr	r3, [pc, #236]	; (10001b64 <CCU40_0_IRQHandler+0x214>)
10001a76:	4a39      	ldr	r2, [pc, #228]	; (10001b5c <CCU40_0_IRQHandler+0x20c>)
10001a78:	6812      	ldr	r2, [r2, #0]
10001a7a:	3201      	adds	r2, #1
10001a7c:	645a      	str	r2, [r3, #68]	; 0x44
				break;
10001a7e:	e039      	b.n	10001af4 <CCU40_0_IRQHandler+0x1a4>
			case 4:
				VADC_G0->ASSEL = 0x02UL;
10001a80:	4a33      	ldr	r2, [pc, #204]	; (10001b50 <CCU40_0_IRQHandler+0x200>)
10001a82:	2394      	movs	r3, #148	; 0x94
10001a84:	005b      	lsls	r3, r3, #1
10001a86:	2102      	movs	r1, #2
10001a88:	50d1      	str	r1, [r2, r3]
				CCU80_CC80->CR1S = 0;
10001a8a:	4b32      	ldr	r3, [pc, #200]	; (10001b54 <CCU40_0_IRQHandler+0x204>)
10001a8c:	2200      	movs	r2, #0
10001a8e:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC80->CR2S = 0;
10001a90:	4b30      	ldr	r3, [pc, #192]	; (10001b54 <CCU40_0_IRQHandler+0x204>)
10001a92:	2200      	movs	r2, #0
10001a94:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC81->CR1S = 0;
10001a96:	4b32      	ldr	r3, [pc, #200]	; (10001b60 <CCU40_0_IRQHandler+0x210>)
10001a98:	2200      	movs	r2, #0
10001a9a:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC81->CR2S = InnerPWMPeriod+1;
10001a9c:	4b30      	ldr	r3, [pc, #192]	; (10001b60 <CCU40_0_IRQHandler+0x210>)
10001a9e:	4a2f      	ldr	r2, [pc, #188]	; (10001b5c <CCU40_0_IRQHandler+0x20c>)
10001aa0:	6812      	ldr	r2, [r2, #0]
10001aa2:	3201      	adds	r2, #1
10001aa4:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC82->CR1S = InnerPWMCompare;
10001aa6:	4b2f      	ldr	r3, [pc, #188]	; (10001b64 <CCU40_0_IRQHandler+0x214>)
10001aa8:	4a2b      	ldr	r2, [pc, #172]	; (10001b58 <CCU40_0_IRQHandler+0x208>)
10001aaa:	6812      	ldr	r2, [r2, #0]
10001aac:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC82->CR2S = InnerPWMPeriod+1;
10001aae:	4b2d      	ldr	r3, [pc, #180]	; (10001b64 <CCU40_0_IRQHandler+0x214>)
10001ab0:	4a2a      	ldr	r2, [pc, #168]	; (10001b5c <CCU40_0_IRQHandler+0x20c>)
10001ab2:	6812      	ldr	r2, [r2, #0]
10001ab4:	3201      	adds	r2, #1
10001ab6:	645a      	str	r2, [r3, #68]	; 0x44
				break;
10001ab8:	e01c      	b.n	10001af4 <CCU40_0_IRQHandler+0x1a4>
			case 5:
				VADC_G0->ASSEL = 0x01UL;
10001aba:	4a25      	ldr	r2, [pc, #148]	; (10001b50 <CCU40_0_IRQHandler+0x200>)
10001abc:	2394      	movs	r3, #148	; 0x94
10001abe:	005b      	lsls	r3, r3, #1
10001ac0:	2101      	movs	r1, #1
10001ac2:	50d1      	str	r1, [r2, r3]
				CCU80_CC80->CR1S = 0;
10001ac4:	4b23      	ldr	r3, [pc, #140]	; (10001b54 <CCU40_0_IRQHandler+0x204>)
10001ac6:	2200      	movs	r2, #0
10001ac8:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC80->CR2S = InnerPWMPeriod+1;
10001aca:	4b22      	ldr	r3, [pc, #136]	; (10001b54 <CCU40_0_IRQHandler+0x204>)
10001acc:	4a23      	ldr	r2, [pc, #140]	; (10001b5c <CCU40_0_IRQHandler+0x20c>)
10001ace:	6812      	ldr	r2, [r2, #0]
10001ad0:	3201      	adds	r2, #1
10001ad2:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC81->CR1S = 0;
10001ad4:	4b22      	ldr	r3, [pc, #136]	; (10001b60 <CCU40_0_IRQHandler+0x210>)
10001ad6:	2200      	movs	r2, #0
10001ad8:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC81->CR2S = 0;
10001ada:	4b21      	ldr	r3, [pc, #132]	; (10001b60 <CCU40_0_IRQHandler+0x210>)
10001adc:	2200      	movs	r2, #0
10001ade:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC82->CR1S = InnerPWMCompare;
10001ae0:	4b20      	ldr	r3, [pc, #128]	; (10001b64 <CCU40_0_IRQHandler+0x214>)
10001ae2:	4a1d      	ldr	r2, [pc, #116]	; (10001b58 <CCU40_0_IRQHandler+0x208>)
10001ae4:	6812      	ldr	r2, [r2, #0]
10001ae6:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC82->CR2S = InnerPWMPeriod+1;
10001ae8:	4b1e      	ldr	r3, [pc, #120]	; (10001b64 <CCU40_0_IRQHandler+0x214>)
10001aea:	4a1c      	ldr	r2, [pc, #112]	; (10001b5c <CCU40_0_IRQHandler+0x20c>)
10001aec:	6812      	ldr	r2, [r2, #0]
10001aee:	3201      	adds	r2, #1
10001af0:	645a      	str	r2, [r3, #68]	; 0x44
				break;
10001af2:	46c0      	nop			; (mov r8, r8)
		}
		CCU80_CC83->CR1S = InnerPWMCompare>>1;
10001af4:	4b1c      	ldr	r3, [pc, #112]	; (10001b68 <CCU40_0_IRQHandler+0x218>)
10001af6:	4a18      	ldr	r2, [pc, #96]	; (10001b58 <CCU40_0_IRQHandler+0x208>)
10001af8:	6812      	ldr	r2, [r2, #0]
10001afa:	0852      	lsrs	r2, r2, #1
10001afc:	63da      	str	r2, [r3, #60]	; 0x3c
		CCU80_CC83->CR2S = InnerPWMCompare>>1;
10001afe:	4b1a      	ldr	r3, [pc, #104]	; (10001b68 <CCU40_0_IRQHandler+0x218>)
10001b00:	4a15      	ldr	r2, [pc, #84]	; (10001b58 <CCU40_0_IRQHandler+0x208>)
10001b02:	6812      	ldr	r2, [r2, #0]
10001b04:	0852      	lsrs	r2, r2, #1
10001b06:	645a      	str	r2, [r3, #68]	; 0x44
		CCU80->GCSS |= 0x1111;
10001b08:	23a0      	movs	r3, #160	; 0xa0
10001b0a:	05db      	lsls	r3, r3, #23
10001b0c:	22a0      	movs	r2, #160	; 0xa0
10001b0e:	05d2      	lsls	r2, r2, #23
10001b10:	6912      	ldr	r2, [r2, #16]
10001b12:	4916      	ldr	r1, [pc, #88]	; (10001b6c <CCU40_0_IRQHandler+0x21c>)
10001b14:	430a      	orrs	r2, r1
10001b16:	611a      	str	r2, [r3, #16]

		// --- all shadow registers set?
		while ((CCU80->GCST & 0x1111) != 0);
10001b18:	46c0      	nop			; (mov r8, r8)
10001b1a:	23a0      	movs	r3, #160	; 0xa0
10001b1c:	05db      	lsls	r3, r3, #23
10001b1e:	699a      	ldr	r2, [r3, #24]
10001b20:	4b12      	ldr	r3, [pc, #72]	; (10001b6c <CCU40_0_IRQHandler+0x21c>)
10001b22:	4013      	ands	r3, r2
10001b24:	d1f9      	bne.n	10001b1a <CCU40_0_IRQHandler+0x1ca>

		CCU80_CC83->INTE |= 1UL<<4;
10001b26:	4a10      	ldr	r2, [pc, #64]	; (10001b68 <CCU40_0_IRQHandler+0x218>)
10001b28:	490f      	ldr	r1, [pc, #60]	; (10001b68 <CCU40_0_IRQHandler+0x218>)
10001b2a:	23a4      	movs	r3, #164	; 0xa4
10001b2c:	58cb      	ldr	r3, [r1, r3]
10001b2e:	2110      	movs	r1, #16
10001b30:	4319      	orrs	r1, r3
10001b32:	23a4      	movs	r3, #164	; 0xa4
10001b34:	50d1      	str	r1, [r2, r3]
10001b36:	e002      	b.n	10001b3e <CCU40_0_IRQHandler+0x1ee>
	}
	else
		motorState=Running;
10001b38:	4b02      	ldr	r3, [pc, #8]	; (10001b44 <CCU40_0_IRQHandler+0x1f4>)
10001b3a:	2202      	movs	r2, #2
10001b3c:	701a      	strb	r2, [r3, #0]
}
10001b3e:	46bd      	mov	sp, r7
10001b40:	bd80      	pop	{r7, pc}
10001b42:	46c0      	nop			; (mov r8, r8)
10001b44:	2000095d 	.word	0x2000095d
10001b48:	2000095c 	.word	0x2000095c
10001b4c:	10006364 	.word	0x10006364
10001b50:	48030400 	.word	0x48030400
10001b54:	50000100 	.word	0x50000100
10001b58:	20000958 	.word	0x20000958
10001b5c:	20000954 	.word	0x20000954
10001b60:	50000200 	.word	0x50000200
10001b64:	50000300 	.word	0x50000300
10001b68:	50000400 	.word	0x50000400
10001b6c:	00001111 	.word	0x00001111

10001b70 <GetPhaseState>:

uint8_t GetPhaseState()
{
10001b70:	b580      	push	{r7, lr}
10001b72:	af00      	add	r7, sp, #0
	return PhaseState;
10001b74:	4b03      	ldr	r3, [pc, #12]	; (10001b84 <GetPhaseState+0x14>)
10001b76:	781b      	ldrb	r3, [r3, #0]
10001b78:	b2db      	uxtb	r3, r3
10001b7a:	b2db      	uxtb	r3, r3
}
10001b7c:	1c18      	adds	r0, r3, #0
10001b7e:	46bd      	mov	sp, r7
10001b80:	bd80      	pop	{r7, pc}
10001b82:	46c0      	nop			; (mov r8, r8)
10001b84:	2000095c 	.word	0x2000095c

10001b88 <StartMotor>:

void StartMotor()
{
10001b88:	b580      	push	{r7, lr}
10001b8a:	af00      	add	r7, sp, #0
	//Start slices
	SCU_GENERAL->CCUCON |= 0x100UL;
10001b8c:	4b0b      	ldr	r3, [pc, #44]	; (10001bbc <StartMotor+0x34>)
10001b8e:	4a0b      	ldr	r2, [pc, #44]	; (10001bbc <StartMotor+0x34>)
10001b90:	6b12      	ldr	r2, [r2, #48]	; 0x30
10001b92:	2180      	movs	r1, #128	; 0x80
10001b94:	0049      	lsls	r1, r1, #1
10001b96:	430a      	orrs	r2, r1
10001b98:	631a      	str	r2, [r3, #48]	; 0x30
	SCU_GENERAL->CCUCON &= ~(0x100UL);
10001b9a:	4b08      	ldr	r3, [pc, #32]	; (10001bbc <StartMotor+0x34>)
10001b9c:	4a07      	ldr	r2, [pc, #28]	; (10001bbc <StartMotor+0x34>)
10001b9e:	6b11      	ldr	r1, [r2, #48]	; 0x30
10001ba0:	4a07      	ldr	r2, [pc, #28]	; (10001bc0 <StartMotor+0x38>)
10001ba2:	400a      	ands	r2, r1
10001ba4:	631a      	str	r2, [r3, #48]	; 0x30

	//Start slices
	CCU40_CC40->TCSET |= 0x01UL;
10001ba6:	4b07      	ldr	r3, [pc, #28]	; (10001bc4 <StartMotor+0x3c>)
10001ba8:	4a06      	ldr	r2, [pc, #24]	; (10001bc4 <StartMotor+0x3c>)
10001baa:	68d2      	ldr	r2, [r2, #12]
10001bac:	2101      	movs	r1, #1
10001bae:	430a      	orrs	r2, r1
10001bb0:	60da      	str	r2, [r3, #12]

	motorState=Starting;
10001bb2:	4b05      	ldr	r3, [pc, #20]	; (10001bc8 <StartMotor+0x40>)
10001bb4:	2201      	movs	r2, #1
10001bb6:	701a      	strb	r2, [r3, #0]
}
10001bb8:	46bd      	mov	sp, r7
10001bba:	bd80      	pop	{r7, pc}
10001bbc:	40010000 	.word	0x40010000
10001bc0:	fffffeff 	.word	0xfffffeff
10001bc4:	48040100 	.word	0x48040100
10001bc8:	2000095d 	.word	0x2000095d

10001bcc <StopMotor>:

void StopMotor()
{
10001bcc:	b580      	push	{r7, lr}
10001bce:	af00      	add	r7, sp, #0
	InnerPWMCompare=InnerPWMPeriod*CurrentDutyCycleStart;
10001bd0:	4b1a      	ldr	r3, [pc, #104]	; (10001c3c <StopMotor+0x70>)
10001bd2:	681b      	ldr	r3, [r3, #0]
10001bd4:	1c18      	adds	r0, r3, #0
10001bd6:	f003 f897 	bl	10004d08 <__aeabi_ui2f>
10001bda:	1c02      	adds	r2, r0, #0
10001bdc:	4b18      	ldr	r3, [pc, #96]	; (10001c40 <StopMotor+0x74>)
10001bde:	681b      	ldr	r3, [r3, #0]
10001be0:	1c10      	adds	r0, r2, #0
10001be2:	1c19      	adds	r1, r3, #0
10001be4:	f002 fd66 	bl	100046b4 <__aeabi_fmul>
10001be8:	1c03      	adds	r3, r0, #0
10001bea:	1c18      	adds	r0, r3, #0
10001bec:	f002 fb36 	bl	1000425c <__aeabi_f2uiz>
10001bf0:	1c02      	adds	r2, r0, #0
10001bf2:	4b14      	ldr	r3, [pc, #80]	; (10001c44 <StopMotor+0x78>)
10001bf4:	601a      	str	r2, [r3, #0]

	//Stop slices CCU4
	CCU40_CC40->TCCLR |= 3UL;
10001bf6:	4b14      	ldr	r3, [pc, #80]	; (10001c48 <StopMotor+0x7c>)
10001bf8:	4a13      	ldr	r2, [pc, #76]	; (10001c48 <StopMotor+0x7c>)
10001bfa:	6912      	ldr	r2, [r2, #16]
10001bfc:	2103      	movs	r1, #3
10001bfe:	430a      	orrs	r2, r1
10001c00:	611a      	str	r2, [r3, #16]

	//Stop slices CCU8
	CCU80_CC80->TCCLR |= 3UL;
10001c02:	4b12      	ldr	r3, [pc, #72]	; (10001c4c <StopMotor+0x80>)
10001c04:	4a11      	ldr	r2, [pc, #68]	; (10001c4c <StopMotor+0x80>)
10001c06:	6912      	ldr	r2, [r2, #16]
10001c08:	2103      	movs	r1, #3
10001c0a:	430a      	orrs	r2, r1
10001c0c:	611a      	str	r2, [r3, #16]
	CCU80_CC81->TCCLR |= 3UL;
10001c0e:	4b10      	ldr	r3, [pc, #64]	; (10001c50 <StopMotor+0x84>)
10001c10:	4a0f      	ldr	r2, [pc, #60]	; (10001c50 <StopMotor+0x84>)
10001c12:	6912      	ldr	r2, [r2, #16]
10001c14:	2103      	movs	r1, #3
10001c16:	430a      	orrs	r2, r1
10001c18:	611a      	str	r2, [r3, #16]
	CCU80_CC82->TCCLR |= 3UL;
10001c1a:	4b0e      	ldr	r3, [pc, #56]	; (10001c54 <StopMotor+0x88>)
10001c1c:	4a0d      	ldr	r2, [pc, #52]	; (10001c54 <StopMotor+0x88>)
10001c1e:	6912      	ldr	r2, [r2, #16]
10001c20:	2103      	movs	r1, #3
10001c22:	430a      	orrs	r2, r1
10001c24:	611a      	str	r2, [r3, #16]
	CCU80_CC83->TCCLR |= 3UL;
10001c26:	4b0c      	ldr	r3, [pc, #48]	; (10001c58 <StopMotor+0x8c>)
10001c28:	4a0b      	ldr	r2, [pc, #44]	; (10001c58 <StopMotor+0x8c>)
10001c2a:	6912      	ldr	r2, [r2, #16]
10001c2c:	2103      	movs	r1, #3
10001c2e:	430a      	orrs	r2, r1
10001c30:	611a      	str	r2, [r3, #16]

	motorState=Stopped;
10001c32:	4b0a      	ldr	r3, [pc, #40]	; (10001c5c <StopMotor+0x90>)
10001c34:	2200      	movs	r2, #0
10001c36:	701a      	strb	r2, [r3, #0]
}
10001c38:	46bd      	mov	sp, r7
10001c3a:	bd80      	pop	{r7, pc}
10001c3c:	20000954 	.word	0x20000954
10001c40:	200009a4 	.word	0x200009a4
10001c44:	20000958 	.word	0x20000958
10001c48:	48040100 	.word	0x48040100
10001c4c:	50000100 	.word	0x50000100
10001c50:	50000200 	.word	0x50000200
10001c54:	50000300 	.word	0x50000300
10001c58:	50000400 	.word	0x50000400
10001c5c:	2000095d 	.word	0x2000095d

10001c60 <SetReferenceCurrent>:

void SetReferenceCurrent(uint16_t ref)
{
10001c60:	b580      	push	{r7, lr}
10001c62:	b082      	sub	sp, #8
10001c64:	af00      	add	r7, sp, #0
10001c66:	1c02      	adds	r2, r0, #0
10001c68:	1dbb      	adds	r3, r7, #6
10001c6a:	801a      	strh	r2, [r3, #0]
	if (motorState == Stopped && ref > 130)
10001c6c:	4b11      	ldr	r3, [pc, #68]	; (10001cb4 <SetReferenceCurrent+0x54>)
10001c6e:	781b      	ldrb	r3, [r3, #0]
10001c70:	b2db      	uxtb	r3, r3
10001c72:	2b00      	cmp	r3, #0
10001c74:	d106      	bne.n	10001c84 <SetReferenceCurrent+0x24>
10001c76:	1dbb      	adds	r3, r7, #6
10001c78:	881b      	ldrh	r3, [r3, #0]
10001c7a:	2b82      	cmp	r3, #130	; 0x82
10001c7c:	d902      	bls.n	10001c84 <SetReferenceCurrent+0x24>
		StartMotor();
10001c7e:	f7ff ff83 	bl	10001b88 <StartMotor>
10001c82:	e00a      	b.n	10001c9a <SetReferenceCurrent+0x3a>
	else if(motorState != Stopped && ref <= 130)
10001c84:	4b0b      	ldr	r3, [pc, #44]	; (10001cb4 <SetReferenceCurrent+0x54>)
10001c86:	781b      	ldrb	r3, [r3, #0]
10001c88:	b2db      	uxtb	r3, r3
10001c8a:	2b00      	cmp	r3, #0
10001c8c:	d005      	beq.n	10001c9a <SetReferenceCurrent+0x3a>
10001c8e:	1dbb      	adds	r3, r7, #6
10001c90:	881b      	ldrh	r3, [r3, #0]
10001c92:	2b82      	cmp	r3, #130	; 0x82
10001c94:	d801      	bhi.n	10001c9a <SetReferenceCurrent+0x3a>
		StopMotor();
10001c96:	f7ff ff99 	bl	10001bcc <StopMotor>

	if (motorState == Running)
10001c9a:	4b06      	ldr	r3, [pc, #24]	; (10001cb4 <SetReferenceCurrent+0x54>)
10001c9c:	781b      	ldrb	r3, [r3, #0]
10001c9e:	b2db      	uxtb	r3, r3
10001ca0:	2b02      	cmp	r3, #2
10001ca2:	d103      	bne.n	10001cac <SetReferenceCurrent+0x4c>
		InnerPWMCompare=ref;
10001ca4:	1dbb      	adds	r3, r7, #6
10001ca6:	881a      	ldrh	r2, [r3, #0]
10001ca8:	4b03      	ldr	r3, [pc, #12]	; (10001cb8 <SetReferenceCurrent+0x58>)
10001caa:	601a      	str	r2, [r3, #0]
}
10001cac:	46bd      	mov	sp, r7
10001cae:	b002      	add	sp, #8
10001cb0:	bd80      	pop	{r7, pc}
10001cb2:	46c0      	nop			; (mov r8, r8)
10001cb4:	2000095d 	.word	0x2000095d
10001cb8:	20000958 	.word	0x20000958

10001cbc <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10001cbc:	b580      	push	{r7, lr}
10001cbe:	b082      	sub	sp, #8
10001cc0:	af00      	add	r7, sp, #0
10001cc2:	1c02      	adds	r2, r0, #0
10001cc4:	1dfb      	adds	r3, r7, #7
10001cc6:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
10001cc8:	4b06      	ldr	r3, [pc, #24]	; (10001ce4 <NVIC_EnableIRQ+0x28>)
10001cca:	1dfa      	adds	r2, r7, #7
10001ccc:	7812      	ldrb	r2, [r2, #0]
10001cce:	1c11      	adds	r1, r2, #0
10001cd0:	221f      	movs	r2, #31
10001cd2:	400a      	ands	r2, r1
10001cd4:	2101      	movs	r1, #1
10001cd6:	1c08      	adds	r0, r1, #0
10001cd8:	4090      	lsls	r0, r2
10001cda:	1c02      	adds	r2, r0, #0
10001cdc:	601a      	str	r2, [r3, #0]
}
10001cde:	46bd      	mov	sp, r7
10001ce0:	b002      	add	sp, #8
10001ce2:	bd80      	pop	{r7, pc}
10001ce4:	e000e100 	.word	0xe000e100

10001ce8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10001ce8:	b5b0      	push	{r4, r5, r7, lr}
10001cea:	b082      	sub	sp, #8
10001cec:	af00      	add	r7, sp, #0
10001cee:	1c02      	adds	r2, r0, #0
10001cf0:	6039      	str	r1, [r7, #0]
10001cf2:	1dfb      	adds	r3, r7, #7
10001cf4:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
10001cf6:	1dfb      	adds	r3, r7, #7
10001cf8:	781b      	ldrb	r3, [r3, #0]
10001cfa:	2b7f      	cmp	r3, #127	; 0x7f
10001cfc:	d932      	bls.n	10001d64 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001cfe:	4930      	ldr	r1, [pc, #192]	; (10001dc0 <NVIC_SetPriority+0xd8>)
10001d00:	1dfb      	adds	r3, r7, #7
10001d02:	781b      	ldrb	r3, [r3, #0]
10001d04:	1c1a      	adds	r2, r3, #0
10001d06:	230f      	movs	r3, #15
10001d08:	4013      	ands	r3, r2
10001d0a:	3b08      	subs	r3, #8
10001d0c:	0898      	lsrs	r0, r3, #2
10001d0e:	4a2c      	ldr	r2, [pc, #176]	; (10001dc0 <NVIC_SetPriority+0xd8>)
10001d10:	1dfb      	adds	r3, r7, #7
10001d12:	781b      	ldrb	r3, [r3, #0]
10001d14:	1c1c      	adds	r4, r3, #0
10001d16:	230f      	movs	r3, #15
10001d18:	4023      	ands	r3, r4
10001d1a:	3b08      	subs	r3, #8
10001d1c:	089b      	lsrs	r3, r3, #2
10001d1e:	3306      	adds	r3, #6
10001d20:	009b      	lsls	r3, r3, #2
10001d22:	18d3      	adds	r3, r2, r3
10001d24:	685b      	ldr	r3, [r3, #4]
10001d26:	1dfa      	adds	r2, r7, #7
10001d28:	7812      	ldrb	r2, [r2, #0]
10001d2a:	1c14      	adds	r4, r2, #0
10001d2c:	2203      	movs	r2, #3
10001d2e:	4022      	ands	r2, r4
10001d30:	00d2      	lsls	r2, r2, #3
10001d32:	24ff      	movs	r4, #255	; 0xff
10001d34:	1c25      	adds	r5, r4, #0
10001d36:	4095      	lsls	r5, r2
10001d38:	1c2a      	adds	r2, r5, #0
10001d3a:	43d2      	mvns	r2, r2
10001d3c:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10001d3e:	683b      	ldr	r3, [r7, #0]
10001d40:	019c      	lsls	r4, r3, #6
10001d42:	23ff      	movs	r3, #255	; 0xff
10001d44:	401c      	ands	r4, r3
10001d46:	1dfb      	adds	r3, r7, #7
10001d48:	781b      	ldrb	r3, [r3, #0]
10001d4a:	1c1d      	adds	r5, r3, #0
10001d4c:	2303      	movs	r3, #3
10001d4e:	402b      	ands	r3, r5
10001d50:	00db      	lsls	r3, r3, #3
10001d52:	1c25      	adds	r5, r4, #0
10001d54:	409d      	lsls	r5, r3
10001d56:	1c2b      	adds	r3, r5, #0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001d58:	431a      	orrs	r2, r3
10001d5a:	1d83      	adds	r3, r0, #6
10001d5c:	009b      	lsls	r3, r3, #2
10001d5e:	18cb      	adds	r3, r1, r3
10001d60:	605a      	str	r2, [r3, #4]
10001d62:	e029      	b.n	10001db8 <NVIC_SetPriority+0xd0>
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001d64:	4b17      	ldr	r3, [pc, #92]	; (10001dc4 <NVIC_SetPriority+0xdc>)
10001d66:	1dfa      	adds	r2, r7, #7
10001d68:	7812      	ldrb	r2, [r2, #0]
10001d6a:	b252      	sxtb	r2, r2
10001d6c:	0892      	lsrs	r2, r2, #2
10001d6e:	4915      	ldr	r1, [pc, #84]	; (10001dc4 <NVIC_SetPriority+0xdc>)
10001d70:	1df8      	adds	r0, r7, #7
10001d72:	7800      	ldrb	r0, [r0, #0]
10001d74:	b240      	sxtb	r0, r0
10001d76:	0880      	lsrs	r0, r0, #2
10001d78:	30c0      	adds	r0, #192	; 0xc0
10001d7a:	0080      	lsls	r0, r0, #2
10001d7c:	5841      	ldr	r1, [r0, r1]
10001d7e:	1df8      	adds	r0, r7, #7
10001d80:	7800      	ldrb	r0, [r0, #0]
10001d82:	1c04      	adds	r4, r0, #0
10001d84:	2003      	movs	r0, #3
10001d86:	4020      	ands	r0, r4
10001d88:	00c0      	lsls	r0, r0, #3
10001d8a:	24ff      	movs	r4, #255	; 0xff
10001d8c:	1c25      	adds	r5, r4, #0
10001d8e:	4085      	lsls	r5, r0
10001d90:	1c28      	adds	r0, r5, #0
10001d92:	43c0      	mvns	r0, r0
10001d94:	4008      	ands	r0, r1
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10001d96:	6839      	ldr	r1, [r7, #0]
10001d98:	018c      	lsls	r4, r1, #6
10001d9a:	21ff      	movs	r1, #255	; 0xff
10001d9c:	400c      	ands	r4, r1
10001d9e:	1df9      	adds	r1, r7, #7
10001da0:	7809      	ldrb	r1, [r1, #0]
10001da2:	1c0d      	adds	r5, r1, #0
10001da4:	2103      	movs	r1, #3
10001da6:	4029      	ands	r1, r5
10001da8:	00c9      	lsls	r1, r1, #3
10001daa:	1c25      	adds	r5, r4, #0
10001dac:	408d      	lsls	r5, r1
10001dae:	1c29      	adds	r1, r5, #0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001db0:	4301      	orrs	r1, r0
10001db2:	32c0      	adds	r2, #192	; 0xc0
10001db4:	0092      	lsls	r2, r2, #2
10001db6:	50d1      	str	r1, [r2, r3]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
10001db8:	46bd      	mov	sp, r7
10001dba:	b002      	add	sp, #8
10001dbc:	bdb0      	pop	{r4, r5, r7, pc}
10001dbe:	46c0      	nop			; (mov r8, r8)
10001dc0:	e000ed00 	.word	0xe000ed00
10001dc4:	e000e100 	.word	0xe000e100

10001dc8 <DaisyChain>:

uint8_t DaisyTimeOut = 1;
uint8_t DaisyCount = 0;

void DaisyChain(void)
{
10001dc8:	b580      	push	{r7, lr}
10001dca:	b084      	sub	sp, #16
10001dcc:	af00      	add	r7, sp, #0
	uint8_t i=0;
10001dce:	1c3b      	adds	r3, r7, #0
10001dd0:	330f      	adds	r3, #15
10001dd2:	2200      	movs	r2, #0
10001dd4:	701a      	strb	r2, [r3, #0]
	status_t status=0;
10001dd6:	2300      	movs	r3, #0
10001dd8:	60bb      	str	r3, [r7, #8]
	uint32_t data=0;
10001dda:	2300      	movs	r3, #0
10001ddc:	607b      	str	r3, [r7, #4]

	if (DaisyTimeOut)
10001dde:	4b58      	ldr	r3, [pc, #352]	; (10001f40 <DaisyChain+0x178>)
10001de0:	781b      	ldrb	r3, [r3, #0]
10001de2:	2b00      	cmp	r3, #0
10001de4:	d001      	beq.n	10001dea <DaisyChain+0x22>
		StopMotor();
10001de6:	f7ff fef1 	bl	10001bcc <StopMotor>

	if(USIC_GetRxFIFOFillingLevel(UART001_Handle0.UartRegs) >= DAISY_BUFFER_SIZE)
10001dea:	4b56      	ldr	r3, [pc, #344]	; (10001f44 <DaisyChain+0x17c>)
10001dec:	681a      	ldr	r2, [r3, #0]
10001dee:	238a      	movs	r3, #138	; 0x8a
10001df0:	005b      	lsls	r3, r3, #1
10001df2:	58d2      	ldr	r2, [r2, r3]
10001df4:	23fe      	movs	r3, #254	; 0xfe
10001df6:	03db      	lsls	r3, r3, #15
10001df8:	4013      	ands	r3, r2
10001dfa:	0c1b      	lsrs	r3, r3, #16
10001dfc:	2b0c      	cmp	r3, #12
10001dfe:	d800      	bhi.n	10001e02 <DaisyChain+0x3a>
10001e00:	e09a      	b.n	10001f38 <DaisyChain+0x170>
	{
		//Read data from UART buffer
		UART001_ReadDataBytes(&UART001_Handle0,FifoRecBuffer,DAISY_BUFFER_SIZE);
10001e02:	4a50      	ldr	r2, [pc, #320]	; (10001f44 <DaisyChain+0x17c>)
10001e04:	4b50      	ldr	r3, [pc, #320]	; (10001f48 <DaisyChain+0x180>)
10001e06:	1c10      	adds	r0, r2, #0
10001e08:	1c19      	adds	r1, r3, #0
10001e0a:	220d      	movs	r2, #13
10001e0c:	f000 feec 	bl	10002be8 <UART001_ReadDataBytes>

		//Assumption that communication is lost --> emtpy Receive Buffer
		if (FifoRecBuffer[DAISY_BUFFER_SIZE-1] != DAISY_STOP_BYTE)
10001e10:	4b4d      	ldr	r3, [pc, #308]	; (10001f48 <DaisyChain+0x180>)
10001e12:	7b1b      	ldrb	r3, [r3, #12]
10001e14:	2b04      	cmp	r3, #4
10001e16:	d016      	beq.n	10001e46 <DaisyChain+0x7e>
		{
			IO004_TogglePin(IO004_Handle1);
10001e18:	4b4c      	ldr	r3, [pc, #304]	; (10001f4c <DaisyChain+0x184>)
10001e1a:	685b      	ldr	r3, [r3, #4]
10001e1c:	4a4b      	ldr	r2, [pc, #300]	; (10001f4c <DaisyChain+0x184>)
10001e1e:	7852      	ldrb	r2, [r2, #1]
10001e20:	494b      	ldr	r1, [pc, #300]	; (10001f50 <DaisyChain+0x188>)
10001e22:	1c08      	adds	r0, r1, #0
10001e24:	4090      	lsls	r0, r2
10001e26:	1c02      	adds	r2, r0, #0
10001e28:	605a      	str	r2, [r3, #4]
			USIC_FlushRxFIFO(UART001_Handle0.UartRegs);
10001e2a:	4b46      	ldr	r3, [pc, #280]	; (10001f44 <DaisyChain+0x17c>)
10001e2c:	681a      	ldr	r2, [r3, #0]
10001e2e:	4b45      	ldr	r3, [pc, #276]	; (10001f44 <DaisyChain+0x17c>)
10001e30:	6819      	ldr	r1, [r3, #0]
10001e32:	238c      	movs	r3, #140	; 0x8c
10001e34:	005b      	lsls	r3, r3, #1
10001e36:	58cb      	ldr	r3, [r1, r3]
10001e38:	2180      	movs	r1, #128	; 0x80
10001e3a:	01c9      	lsls	r1, r1, #7
10001e3c:	4319      	orrs	r1, r3
10001e3e:	238c      	movs	r3, #140	; 0x8c
10001e40:	005b      	lsls	r3, r3, #1
10001e42:	50d1      	str	r1, [r2, r3]
			return;
10001e44:	e078      	b.n	10001f38 <DaisyChain+0x170>
		}

		uint8_t cmd = FifoRecBuffer[0];
10001e46:	1cfb      	adds	r3, r7, #3
10001e48:	4a3f      	ldr	r2, [pc, #252]	; (10001f48 <DaisyChain+0x180>)
10001e4a:	7812      	ldrb	r2, [r2, #0]
10001e4c:	701a      	strb	r2, [r3, #0]
		uint16_t params =  (FifoRecBuffer[1] << 8 | FifoRecBuffer[2]);
10001e4e:	4b3e      	ldr	r3, [pc, #248]	; (10001f48 <DaisyChain+0x180>)
10001e50:	785b      	ldrb	r3, [r3, #1]
10001e52:	021b      	lsls	r3, r3, #8
10001e54:	b29a      	uxth	r2, r3
10001e56:	4b3c      	ldr	r3, [pc, #240]	; (10001f48 <DaisyChain+0x180>)
10001e58:	789b      	ldrb	r3, [r3, #2]
10001e5a:	4313      	orrs	r3, r2
10001e5c:	b29a      	uxth	r2, r3
10001e5e:	1c3b      	adds	r3, r7, #0
10001e60:	801a      	strh	r2, [r3, #0]

		switch (cmd)
10001e62:	1cfb      	adds	r3, r7, #3
10001e64:	781b      	ldrb	r3, [r3, #0]
10001e66:	2b22      	cmp	r3, #34	; 0x22
10001e68:	d105      	bne.n	10001e76 <DaisyChain+0xae>
		{
			case SET_REF_CURRENT:
				SetReferenceCurrent(params);
10001e6a:	1c3b      	adds	r3, r7, #0
10001e6c:	881b      	ldrh	r3, [r3, #0]
10001e6e:	1c18      	adds	r0, r3, #0
10001e70:	f7ff fef6 	bl	10001c60 <SetReferenceCurrent>
				break;
10001e74:	46c0      	nop			; (mov r8, r8)
		}

		for(i=DAISY_MESSAGE_LENGTH; i<DAISY_BUFFER_SIZE-1; i++)
10001e76:	1c3b      	adds	r3, r7, #0
10001e78:	330f      	adds	r3, #15
10001e7a:	2203      	movs	r2, #3
10001e7c:	701a      	strb	r2, [r3, #0]
10001e7e:	e011      	b.n	10001ea4 <DaisyChain+0xdc>
			FifoTransBuffer[i-DAISY_MESSAGE_LENGTH]=FifoRecBuffer[i];
10001e80:	1c3b      	adds	r3, r7, #0
10001e82:	330f      	adds	r3, #15
10001e84:	781b      	ldrb	r3, [r3, #0]
10001e86:	3b03      	subs	r3, #3
10001e88:	1c3a      	adds	r2, r7, #0
10001e8a:	320f      	adds	r2, #15
10001e8c:	7812      	ldrb	r2, [r2, #0]
10001e8e:	492e      	ldr	r1, [pc, #184]	; (10001f48 <DaisyChain+0x180>)
10001e90:	5c89      	ldrb	r1, [r1, r2]
10001e92:	4a30      	ldr	r2, [pc, #192]	; (10001f54 <DaisyChain+0x18c>)
10001e94:	54d1      	strb	r1, [r2, r3]
			case SET_REF_CURRENT:
				SetReferenceCurrent(params);
				break;
		}

		for(i=DAISY_MESSAGE_LENGTH; i<DAISY_BUFFER_SIZE-1; i++)
10001e96:	1c3b      	adds	r3, r7, #0
10001e98:	330f      	adds	r3, #15
10001e9a:	1c3a      	adds	r2, r7, #0
10001e9c:	320f      	adds	r2, #15
10001e9e:	7812      	ldrb	r2, [r2, #0]
10001ea0:	3201      	adds	r2, #1
10001ea2:	701a      	strb	r2, [r3, #0]
10001ea4:	1c3b      	adds	r3, r7, #0
10001ea6:	330f      	adds	r3, #15
10001ea8:	781b      	ldrb	r3, [r3, #0]
10001eaa:	2b0b      	cmp	r3, #11
10001eac:	d9e8      	bls.n	10001e80 <DaisyChain+0xb8>
			FifoTransBuffer[i-DAISY_MESSAGE_LENGTH]=FifoRecBuffer[i];

		//Status-Code
		FifoTransBuffer[i-DAISY_MESSAGE_LENGTH]=status;
10001eae:	1c3b      	adds	r3, r7, #0
10001eb0:	330f      	adds	r3, #15
10001eb2:	781b      	ldrb	r3, [r3, #0]
10001eb4:	3b03      	subs	r3, #3
10001eb6:	68ba      	ldr	r2, [r7, #8]
10001eb8:	b2d1      	uxtb	r1, r2
10001eba:	4a26      	ldr	r2, [pc, #152]	; (10001f54 <DaisyChain+0x18c>)
10001ebc:	54d1      	strb	r1, [r2, r3]
		i++;
10001ebe:	1c3b      	adds	r3, r7, #0
10001ec0:	330f      	adds	r3, #15
10001ec2:	1c3a      	adds	r2, r7, #0
10001ec4:	320f      	adds	r2, #15
10001ec6:	7812      	ldrb	r2, [r2, #0]
10001ec8:	3201      	adds	r2, #1
10001eca:	701a      	strb	r2, [r3, #0]
		//Data
		FifoTransBuffer[i-DAISY_MESSAGE_LENGTH]=(uint8_t)(data >> 8);
10001ecc:	1c3b      	adds	r3, r7, #0
10001ece:	330f      	adds	r3, #15
10001ed0:	781b      	ldrb	r3, [r3, #0]
10001ed2:	3b03      	subs	r3, #3
10001ed4:	687a      	ldr	r2, [r7, #4]
10001ed6:	0a12      	lsrs	r2, r2, #8
10001ed8:	b2d1      	uxtb	r1, r2
10001eda:	4a1e      	ldr	r2, [pc, #120]	; (10001f54 <DaisyChain+0x18c>)
10001edc:	54d1      	strb	r1, [r2, r3]
		i++;
10001ede:	1c3b      	adds	r3, r7, #0
10001ee0:	330f      	adds	r3, #15
10001ee2:	1c3a      	adds	r2, r7, #0
10001ee4:	320f      	adds	r2, #15
10001ee6:	7812      	ldrb	r2, [r2, #0]
10001ee8:	3201      	adds	r2, #1
10001eea:	701a      	strb	r2, [r3, #0]
		FifoTransBuffer[i-DAISY_MESSAGE_LENGTH]=(uint8_t)data;
10001eec:	1c3b      	adds	r3, r7, #0
10001eee:	330f      	adds	r3, #15
10001ef0:	781b      	ldrb	r3, [r3, #0]
10001ef2:	3b03      	subs	r3, #3
10001ef4:	687a      	ldr	r2, [r7, #4]
10001ef6:	b2d1      	uxtb	r1, r2
10001ef8:	4a16      	ldr	r2, [pc, #88]	; (10001f54 <DaisyChain+0x18c>)
10001efa:	54d1      	strb	r1, [r2, r3]
		i++;
10001efc:	1c3b      	adds	r3, r7, #0
10001efe:	330f      	adds	r3, #15
10001f00:	1c3a      	adds	r2, r7, #0
10001f02:	320f      	adds	r2, #15
10001f04:	7812      	ldrb	r2, [r2, #0]
10001f06:	3201      	adds	r2, #1
10001f08:	701a      	strb	r2, [r3, #0]
		FifoTransBuffer[i-DAISY_MESSAGE_LENGTH]=DAISY_STOP_BYTE;
10001f0a:	1c3b      	adds	r3, r7, #0
10001f0c:	330f      	adds	r3, #15
10001f0e:	781b      	ldrb	r3, [r3, #0]
10001f10:	3b03      	subs	r3, #3
10001f12:	4a10      	ldr	r2, [pc, #64]	; (10001f54 <DaisyChain+0x18c>)
10001f14:	2104      	movs	r1, #4
10001f16:	54d1      	strb	r1, [r2, r3]

		UART001_WriteDataBytes(&UART001_Handle0, FifoTransBuffer, DAISY_BUFFER_SIZE);
10001f18:	4a0a      	ldr	r2, [pc, #40]	; (10001f44 <DaisyChain+0x17c>)
10001f1a:	4b0e      	ldr	r3, [pc, #56]	; (10001f54 <DaisyChain+0x18c>)
10001f1c:	1c10      	adds	r0, r2, #0
10001f1e:	1c19      	adds	r1, r3, #0
10001f20:	220d      	movs	r2, #13
10001f22:	f000 fedb 	bl	10002cdc <UART001_WriteDataBytes>

		DaisyTimeOut = 0;
10001f26:	4b06      	ldr	r3, [pc, #24]	; (10001f40 <DaisyChain+0x178>)
10001f28:	2200      	movs	r2, #0
10001f2a:	701a      	strb	r2, [r3, #0]
		DaisyCount++;
10001f2c:	4b0a      	ldr	r3, [pc, #40]	; (10001f58 <DaisyChain+0x190>)
10001f2e:	781b      	ldrb	r3, [r3, #0]
10001f30:	3301      	adds	r3, #1
10001f32:	b2da      	uxtb	r2, r3
10001f34:	4b08      	ldr	r3, [pc, #32]	; (10001f58 <DaisyChain+0x190>)
10001f36:	701a      	strb	r2, [r3, #0]
	}
}
10001f38:	46bd      	mov	sp, r7
10001f3a:	b004      	add	sp, #16
10001f3c:	bd80      	pop	{r7, pc}
10001f3e:	46c0      	nop			; (mov r8, r8)
10001f40:	200009a8 	.word	0x200009a8
10001f44:	1000637c 	.word	0x1000637c
10001f48:	20000960 	.word	0x20000960
10001f4c:	100063bc 	.word	0x100063bc
10001f50:	00010001 	.word	0x00010001
10001f54:	20000970 	.word	0x20000970
10001f58:	2000097d 	.word	0x2000097d

10001f5c <InitDaisyWatchDog>:

void InitDaisyWatchDog()
{
10001f5c:	b580      	push	{r7, lr}
10001f5e:	af00      	add	r7, sp, #0
	//Watchdog
	CCU40_CC41->PSC |= 0x03;
10001f60:	4b1b      	ldr	r3, [pc, #108]	; (10001fd0 <InitDaisyWatchDog+0x74>)
10001f62:	4a1b      	ldr	r2, [pc, #108]	; (10001fd0 <InitDaisyWatchDog+0x74>)
10001f64:	6a52      	ldr	r2, [r2, #36]	; 0x24
10001f66:	2103      	movs	r1, #3
10001f68:	430a      	orrs	r2, r1
10001f6a:	625a      	str	r2, [r3, #36]	; 0x24
	CCU40_CC41->PRS = 0xFFFF;
10001f6c:	4b18      	ldr	r3, [pc, #96]	; (10001fd0 <InitDaisyWatchDog+0x74>)
10001f6e:	4a19      	ldr	r2, [pc, #100]	; (10001fd4 <InitDaisyWatchDog+0x78>)
10001f70:	635a      	str	r2, [r3, #52]	; 0x34
	CCU40_CC41->CRS = 0;
10001f72:	4b17      	ldr	r3, [pc, #92]	; (10001fd0 <InitDaisyWatchDog+0x74>)
10001f74:	2200      	movs	r2, #0
10001f76:	63da      	str	r2, [r3, #60]	; 0x3c
	CCU40->GCSS |= (0x01UL << 4);
10001f78:	4b17      	ldr	r3, [pc, #92]	; (10001fd8 <InitDaisyWatchDog+0x7c>)
10001f7a:	4a17      	ldr	r2, [pc, #92]	; (10001fd8 <InitDaisyWatchDog+0x7c>)
10001f7c:	6912      	ldr	r2, [r2, #16]
10001f7e:	2110      	movs	r1, #16
10001f80:	430a      	orrs	r2, r1
10001f82:	611a      	str	r2, [r3, #16]

	//Interrupt Compare Match Slice 1
	CCU40_CC41->INTE |= 0x04UL;
10001f84:	4a12      	ldr	r2, [pc, #72]	; (10001fd0 <InitDaisyWatchDog+0x74>)
10001f86:	4912      	ldr	r1, [pc, #72]	; (10001fd0 <InitDaisyWatchDog+0x74>)
10001f88:	23a4      	movs	r3, #164	; 0xa4
10001f8a:	58cb      	ldr	r3, [r1, r3]
10001f8c:	2104      	movs	r1, #4
10001f8e:	4319      	orrs	r1, r3
10001f90:	23a4      	movs	r3, #164	; 0xa4
10001f92:	50d1      	str	r1, [r2, r3]
	CCU40_CC41->SRS |= 0x04UL;
10001f94:	4a0e      	ldr	r2, [pc, #56]	; (10001fd0 <InitDaisyWatchDog+0x74>)
10001f96:	490e      	ldr	r1, [pc, #56]	; (10001fd0 <InitDaisyWatchDog+0x74>)
10001f98:	23a8      	movs	r3, #168	; 0xa8
10001f9a:	58cb      	ldr	r3, [r1, r3]
10001f9c:	2104      	movs	r1, #4
10001f9e:	4319      	orrs	r1, r3
10001fa0:	23a8      	movs	r3, #168	; 0xa8
10001fa2:	50d1      	str	r1, [r2, r3]
	NVIC_SetPriority((IRQn_Type)22, 1);
10001fa4:	2016      	movs	r0, #22
10001fa6:	2101      	movs	r1, #1
10001fa8:	f7ff fe9e 	bl	10001ce8 <NVIC_SetPriority>
	NVIC_EnableIRQ((IRQn_Type)22);
10001fac:	2016      	movs	r0, #22
10001fae:	f7ff fe85 	bl	10001cbc <NVIC_EnableIRQ>

	//Enable slice
	CCU40->GIDLC |= 0x01UL << 1;
10001fb2:	4b09      	ldr	r3, [pc, #36]	; (10001fd8 <InitDaisyWatchDog+0x7c>)
10001fb4:	4a08      	ldr	r2, [pc, #32]	; (10001fd8 <InitDaisyWatchDog+0x7c>)
10001fb6:	68d2      	ldr	r2, [r2, #12]
10001fb8:	2102      	movs	r1, #2
10001fba:	430a      	orrs	r2, r1
10001fbc:	60da      	str	r2, [r3, #12]
	CCU40_CC41->TCSET |= 0x01UL;
10001fbe:	4b04      	ldr	r3, [pc, #16]	; (10001fd0 <InitDaisyWatchDog+0x74>)
10001fc0:	4a03      	ldr	r2, [pc, #12]	; (10001fd0 <InitDaisyWatchDog+0x74>)
10001fc2:	68d2      	ldr	r2, [r2, #12]
10001fc4:	2101      	movs	r1, #1
10001fc6:	430a      	orrs	r2, r1
10001fc8:	60da      	str	r2, [r3, #12]
}
10001fca:	46bd      	mov	sp, r7
10001fcc:	bd80      	pop	{r7, pc}
10001fce:	46c0      	nop			; (mov r8, r8)
10001fd0:	48040200 	.word	0x48040200
10001fd4:	0000ffff 	.word	0x0000ffff
10001fd8:	48040000 	.word	0x48040000

10001fdc <CCU40_1_IRQHandler>:

void DaisyWatchDog_ISR()
{
10001fdc:	b580      	push	{r7, lr}
10001fde:	af00      	add	r7, sp, #0
	static uint8_t lastCount;

	if (lastCount == DaisyCount) DaisyTimeOut = 1;
10001fe0:	4b07      	ldr	r3, [pc, #28]	; (10002000 <CCU40_1_IRQHandler+0x24>)
10001fe2:	781a      	ldrb	r2, [r3, #0]
10001fe4:	4b07      	ldr	r3, [pc, #28]	; (10002004 <CCU40_1_IRQHandler+0x28>)
10001fe6:	781b      	ldrb	r3, [r3, #0]
10001fe8:	429a      	cmp	r2, r3
10001fea:	d102      	bne.n	10001ff2 <CCU40_1_IRQHandler+0x16>
10001fec:	4b06      	ldr	r3, [pc, #24]	; (10002008 <CCU40_1_IRQHandler+0x2c>)
10001fee:	2201      	movs	r2, #1
10001ff0:	701a      	strb	r2, [r3, #0]
	lastCount = DaisyCount;
10001ff2:	4b04      	ldr	r3, [pc, #16]	; (10002004 <CCU40_1_IRQHandler+0x28>)
10001ff4:	781a      	ldrb	r2, [r3, #0]
10001ff6:	4b02      	ldr	r3, [pc, #8]	; (10002000 <CCU40_1_IRQHandler+0x24>)
10001ff8:	701a      	strb	r2, [r3, #0]
}
10001ffa:	46bd      	mov	sp, r7
10001ffc:	bd80      	pop	{r7, pc}
10001ffe:	46c0      	nop			; (mov r8, r8)
10002000:	2000097e 	.word	0x2000097e
10002004:	2000097d 	.word	0x2000097d
10002008:	200009a8 	.word	0x200009a8

1000200c <main>:
#include "BlockCommutation.h"
#include "ADC.h"
#include "DaisyChain.h"

int main(void)
{
1000200c:	b580      	push	{r7, lr}
1000200e:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)


	DAVE_Init();			// Initialization of DAVE Apps
10002010:	f001 f9c4 	bl	1000339c <DAVE_Init>

	InitBlockCommutation();
10002014:	f7ff fb5c 	bl	100016d0 <InitBlockCommutation>
	InitADC();
10002018:	f7ff f938 	bl	1000128c <InitADC>
	InitDaisyWatchDog();
1000201c:	f7ff ff9e 	bl	10001f5c <InitDaisyWatchDog>
	//StartMotor();

	while(1)
	{
		DaisyChain();
10002020:	f7ff fed2 	bl	10001dc8 <DaisyChain>
	}
10002024:	e7fc      	b.n	10002020 <main+0x14>
10002026:	46c0      	nop			; (mov r8, r8)

10002028 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
10002028:	b580      	push	{r7, lr}
1000202a:	b084      	sub	sp, #16
1000202c:	af00      	add	r7, sp, #0
1000202e:	60f8      	str	r0, [r7, #12]
10002030:	60b9      	str	r1, [r7, #8]
10002032:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
10002034:	2301      	movs	r3, #1
10002036:	425b      	negs	r3, r3
}
10002038:	1c18      	adds	r0, r3, #0
1000203a:	46bd      	mov	sp, r7
1000203c:	b004      	add	sp, #16
1000203e:	bd80      	pop	{r7, pc}

10002040 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
10002040:	b580      	push	{r7, lr}
10002042:	b084      	sub	sp, #16
10002044:	af00      	add	r7, sp, #0
10002046:	60f8      	str	r0, [r7, #12]
10002048:	60b9      	str	r1, [r7, #8]
1000204a:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
1000204c:	2301      	movs	r3, #1
1000204e:	425b      	negs	r3, r3
}
10002050:	1c18      	adds	r0, r3, #0
10002052:	46bd      	mov	sp, r7
10002054:	b004      	add	sp, #16
10002056:	bd80      	pop	{r7, pc}

10002058 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
10002058:	b580      	push	{r7, lr}
1000205a:	b084      	sub	sp, #16
1000205c:	af00      	add	r7, sp, #0
1000205e:	60f8      	str	r0, [r7, #12]
10002060:	60b9      	str	r1, [r7, #8]
10002062:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
10002064:	2300      	movs	r3, #0
}
10002066:	1c18      	adds	r0, r3, #0
10002068:	46bd      	mov	sp, r7
1000206a:	b004      	add	sp, #16
1000206c:	bd80      	pop	{r7, pc}
1000206e:	46c0      	nop			; (mov r8, r8)

10002070 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
10002070:	b580      	push	{r7, lr}
10002072:	b084      	sub	sp, #16
10002074:	af00      	add	r7, sp, #0
10002076:	60f8      	str	r0, [r7, #12]
10002078:	60b9      	str	r1, [r7, #8]
1000207a:	607a      	str	r2, [r7, #4]
 return -1;
1000207c:	2301      	movs	r3, #1
1000207e:	425b      	negs	r3, r3
}
10002080:	1c18      	adds	r0, r3, #0
10002082:	46bd      	mov	sp, r7
10002084:	b004      	add	sp, #16
10002086:	bd80      	pop	{r7, pc}

10002088 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
10002088:	b580      	push	{r7, lr}
1000208a:	af00      	add	r7, sp, #0
 return -1;
1000208c:	2301      	movs	r3, #1
1000208e:	425b      	negs	r3, r3
}
10002090:	1c18      	adds	r0, r3, #0
10002092:	46bd      	mov	sp, r7
10002094:	bd80      	pop	{r7, pc}
10002096:	46c0      	nop			; (mov r8, r8)

10002098 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
10002098:	b580      	push	{r7, lr}
1000209a:	b082      	sub	sp, #8
1000209c:	af00      	add	r7, sp, #0
1000209e:	6078      	str	r0, [r7, #4]
100020a0:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
100020a2:	683b      	ldr	r3, [r7, #0]
100020a4:	2b00      	cmp	r3, #0
100020a6:	d002      	beq.n	100020ae <_fstat+0x16>
  return -1;
100020a8:	2301      	movs	r3, #1
100020aa:	425b      	negs	r3, r3
100020ac:	e001      	b.n	100020b2 <_fstat+0x1a>
 else
  return -2;
100020ae:	2302      	movs	r3, #2
100020b0:	425b      	negs	r3, r3
}
100020b2:	1c18      	adds	r0, r3, #0
100020b4:	46bd      	mov	sp, r7
100020b6:	b002      	add	sp, #8
100020b8:	bd80      	pop	{r7, pc}
100020ba:	46c0      	nop			; (mov r8, r8)

100020bc <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
100020bc:	b580      	push	{r7, lr}
100020be:	b082      	sub	sp, #8
100020c0:	af00      	add	r7, sp, #0
100020c2:	6078      	str	r0, [r7, #4]
100020c4:	6039      	str	r1, [r7, #0]
 if (old == new)
100020c6:	687a      	ldr	r2, [r7, #4]
100020c8:	683b      	ldr	r3, [r7, #0]
100020ca:	429a      	cmp	r2, r3
100020cc:	d102      	bne.n	100020d4 <_link+0x18>
  return -1;
100020ce:	2301      	movs	r3, #1
100020d0:	425b      	negs	r3, r3
100020d2:	e001      	b.n	100020d8 <_link+0x1c>
 else
  return -2;
100020d4:	2302      	movs	r3, #2
100020d6:	425b      	negs	r3, r3
}
100020d8:	1c18      	adds	r0, r3, #0
100020da:	46bd      	mov	sp, r7
100020dc:	b002      	add	sp, #8
100020de:	bd80      	pop	{r7, pc}

100020e0 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
100020e0:	b580      	push	{r7, lr}
100020e2:	b082      	sub	sp, #8
100020e4:	af00      	add	r7, sp, #0
100020e6:	6078      	str	r0, [r7, #4]
 return -1;
100020e8:	2301      	movs	r3, #1
100020ea:	425b      	negs	r3, r3
}
100020ec:	1c18      	adds	r0, r3, #0
100020ee:	46bd      	mov	sp, r7
100020f0:	b002      	add	sp, #8
100020f2:	bd80      	pop	{r7, pc}

100020f4 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
100020f4:	b580      	push	{r7, lr}
100020f6:	b086      	sub	sp, #24
100020f8:	af00      	add	r7, sp, #0
100020fa:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
100020fc:	4b14      	ldr	r3, [pc, #80]	; (10002150 <_sbrk+0x5c>)
100020fe:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
10002100:	4b14      	ldr	r3, [pc, #80]	; (10002154 <_sbrk+0x60>)
10002102:	681b      	ldr	r3, [r3, #0]
10002104:	2b00      	cmp	r3, #0
10002106:	d108      	bne.n	1000211a <_sbrk+0x26>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
10002108:	4b12      	ldr	r3, [pc, #72]	; (10002154 <_sbrk+0x60>)
1000210a:	4a13      	ldr	r2, [pc, #76]	; (10002158 <_sbrk+0x64>)
1000210c:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
1000210e:	4b11      	ldr	r3, [pc, #68]	; (10002154 <_sbrk+0x60>)
10002110:	681a      	ldr	r2, [r3, #0]
10002112:	697b      	ldr	r3, [r7, #20]
10002114:	18d2      	adds	r2, r2, r3
10002116:	4b11      	ldr	r3, [pc, #68]	; (1000215c <_sbrk+0x68>)
10002118:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
1000211a:	4b0e      	ldr	r3, [pc, #56]	; (10002154 <_sbrk+0x60>)
1000211c:	681b      	ldr	r3, [r3, #0]
1000211e:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
10002120:	4b0c      	ldr	r3, [pc, #48]	; (10002154 <_sbrk+0x60>)
10002122:	681b      	ldr	r3, [r3, #0]
10002124:	1c1a      	adds	r2, r3, #0
10002126:	687b      	ldr	r3, [r7, #4]
10002128:	18d3      	adds	r3, r2, r3
1000212a:	3307      	adds	r3, #7
                                          & 0xFFFFFFF8);
1000212c:	2207      	movs	r2, #7
1000212e:	4393      	bics	r3, r2
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
10002130:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
10002132:	4b0a      	ldr	r3, [pc, #40]	; (1000215c <_sbrk+0x68>)
10002134:	681b      	ldr	r3, [r3, #0]
10002136:	68fa      	ldr	r2, [r7, #12]
10002138:	429a      	cmp	r2, r3
1000213a:	d301      	bcc.n	10002140 <_sbrk+0x4c>
  return ((unsigned char *)NULL);
1000213c:	2300      	movs	r3, #0
1000213e:	e003      	b.n	10002148 <_sbrk+0x54>
 else
 {
  heap = NextBreak;
10002140:	4b04      	ldr	r3, [pc, #16]	; (10002154 <_sbrk+0x60>)
10002142:	68fa      	ldr	r2, [r7, #12]
10002144:	601a      	str	r2, [r3, #0]
  return CurrBreak;
10002146:	693b      	ldr	r3, [r7, #16]
 }
}
10002148:	1c18      	adds	r0, r3, #0
1000214a:	46bd      	mov	sp, r7
1000214c:	b006      	add	sp, #24
1000214e:	bd80      	pop	{r7, pc}
10002150:	00003640 	.word	0x00003640
10002154:	20000984 	.word	0x20000984
10002158:	200009c0 	.word	0x200009c0
1000215c:	20000988 	.word	0x20000988

10002160 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
10002160:	b580      	push	{r7, lr}
10002162:	b082      	sub	sp, #8
10002164:	af00      	add	r7, sp, #0
10002166:	6078      	str	r0, [r7, #4]
 return -1;
10002168:	2301      	movs	r3, #1
1000216a:	425b      	negs	r3, r3
}
1000216c:	1c18      	adds	r0, r3, #0
1000216e:	46bd      	mov	sp, r7
10002170:	b002      	add	sp, #8
10002172:	bd80      	pop	{r7, pc}

10002174 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
10002174:	b580      	push	{r7, lr}
10002176:	b082      	sub	sp, #8
10002178:	af00      	add	r7, sp, #0
1000217a:	6078      	str	r0, [r7, #4]
 return -1;
1000217c:	2301      	movs	r3, #1
1000217e:	425b      	negs	r3, r3
}
10002180:	1c18      	adds	r0, r3, #0
10002182:	46bd      	mov	sp, r7
10002184:	b002      	add	sp, #8
10002186:	bd80      	pop	{r7, pc}

10002188 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
10002188:	b580      	push	{r7, lr}
1000218a:	b082      	sub	sp, #8
1000218c:	af00      	add	r7, sp, #0
1000218e:	6078      	str	r0, [r7, #4]
10002190:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
10002192:	2301      	movs	r3, #1
10002194:	425b      	negs	r3, r3
}
10002196:	1c18      	adds	r0, r3, #0
10002198:	46bd      	mov	sp, r7
1000219a:	b002      	add	sp, #8
1000219c:	bd80      	pop	{r7, pc}
1000219e:	46c0      	nop			; (mov r8, r8)

100021a0 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
100021a0:	b580      	push	{r7, lr}
100021a2:	af00      	add	r7, sp, #0
 return -1;
100021a4:	2301      	movs	r3, #1
100021a6:	425b      	negs	r3, r3
}
100021a8:	1c18      	adds	r0, r3, #0
100021aa:	46bd      	mov	sp, r7
100021ac:	bd80      	pop	{r7, pc}
100021ae:	46c0      	nop			; (mov r8, r8)

100021b0 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
100021b0:	b580      	push	{r7, lr}
100021b2:	af00      	add	r7, sp, #0
 return -1;
100021b4:	2301      	movs	r3, #1
100021b6:	425b      	negs	r3, r3
}
100021b8:	1c18      	adds	r0, r3, #0
100021ba:	46bd      	mov	sp, r7
100021bc:	bd80      	pop	{r7, pc}
100021be:	46c0      	nop			; (mov r8, r8)

100021c0 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
100021c0:	b580      	push	{r7, lr}
100021c2:	b082      	sub	sp, #8
100021c4:	af00      	add	r7, sp, #0
100021c6:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
100021c8:	e7fe      	b.n	100021c8 <_exit+0x8>
100021ca:	46c0      	nop			; (mov r8, r8)

100021cc <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
100021cc:	b580      	push	{r7, lr}
100021ce:	af00      	add	r7, sp, #0
100021d0:	46bd      	mov	sp, r7
100021d2:	bd80      	pop	{r7, pc}

100021d4 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
100021d4:	b580      	push	{r7, lr}
100021d6:	b082      	sub	sp, #8
100021d8:	af00      	add	r7, sp, #0
100021da:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
100021dc:	2301      	movs	r3, #1
100021de:	425b      	negs	r3, r3
}
100021e0:	1c18      	adds	r0, r3, #0
100021e2:	46bd      	mov	sp, r7
100021e4:	b002      	add	sp, #8
100021e6:	bd80      	pop	{r7, pc}

100021e8 <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
100021e8:	b580      	push	{r7, lr}
100021ea:	b084      	sub	sp, #16
100021ec:	af00      	add	r7, sp, #0
100021ee:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
100021f0:	687b      	ldr	r3, [r7, #4]
100021f2:	681b      	ldr	r3, [r3, #0]
100021f4:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
100021f6:	68fb      	ldr	r3, [r7, #12]
100021f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
100021fa:	2202      	movs	r2, #2
100021fc:	1c19      	adds	r1, r3, #0
100021fe:	4391      	bics	r1, r2
10002200:	1c0a      	adds	r2, r1, #0
10002202:	68fb      	ldr	r3, [r7, #12]
10002204:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
10002206:	68fb      	ldr	r3, [r7, #12]
10002208:	68db      	ldr	r3, [r3, #12]
1000220a:	2203      	movs	r2, #3
1000220c:	431a      	orrs	r2, r3
1000220e:	68fb      	ldr	r3, [r7, #12]
10002210:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
10002212:	68fb      	ldr	r3, [r7, #12]
10002214:	691b      	ldr	r3, [r3, #16]
10002216:	2280      	movs	r2, #128	; 0x80
10002218:	0212      	lsls	r2, r2, #8
1000221a:	431a      	orrs	r2, r3
1000221c:	68fb      	ldr	r3, [r7, #12]
1000221e:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
10002220:	68fb      	ldr	r3, [r7, #12]
10002222:	691a      	ldr	r2, [r3, #16]
10002224:	687b      	ldr	r3, [r7, #4]
10002226:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
10002228:	059b      	lsls	r3, r3, #22
1000222a:	0d9b      	lsrs	r3, r3, #22
1000222c:	431a      	orrs	r2, r3
1000222e:	68fb      	ldr	r3, [r7, #12]
10002230:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
10002232:	68fb      	ldr	r3, [r7, #12]
10002234:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
10002236:	6879      	ldr	r1, [r7, #4]
10002238:	2330      	movs	r3, #48	; 0x30
1000223a:	5ccb      	ldrb	r3, [r1, r3]
1000223c:	0219      	lsls	r1, r3, #8
1000223e:	23c0      	movs	r3, #192	; 0xc0
10002240:	009b      	lsls	r3, r3, #2
10002242:	4019      	ands	r1, r3
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
10002244:	687b      	ldr	r3, [r7, #4]
10002246:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
10002248:	0298      	lsls	r0, r3, #10
1000224a:	23f8      	movs	r3, #248	; 0xf8
1000224c:	01db      	lsls	r3, r3, #7
1000224e:	4003      	ands	r3, r0
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
10002250:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
10002252:	687b      	ldr	r3, [r7, #4]
10002254:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
10002256:	0418      	lsls	r0, r3, #16
10002258:	4b4f      	ldr	r3, [pc, #316]	; (10002398 <UART001_lInit+0x1b0>)
1000225a:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
1000225c:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
1000225e:	431a      	orrs	r2, r3
10002260:	68fb      	ldr	r3, [r7, #12]
10002262:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
10002264:	68fb      	ldr	r3, [r7, #12]
10002266:	6b5b      	ldr	r3, [r3, #52]	; 0x34
10002268:	2281      	movs	r2, #129	; 0x81
1000226a:	0052      	lsls	r2, r2, #1
1000226c:	431a      	orrs	r2, r3
1000226e:	68fb      	ldr	r3, [r7, #12]
10002270:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
10002272:	68fb      	ldr	r3, [r7, #12]
10002274:	6b5a      	ldr	r2, [r3, #52]	; 0x34
10002276:	687b      	ldr	r3, [r7, #4]
10002278:	8b9b      	ldrh	r3, [r3, #28]
1000227a:	0419      	lsls	r1, r3, #16
1000227c:	23fc      	movs	r3, #252	; 0xfc
1000227e:	039b      	lsls	r3, r3, #14
10002280:	4019      	ands	r1, r3
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
10002282:	687b      	ldr	r3, [r7, #4]
10002284:	8b9b      	ldrh	r3, [r3, #28]
10002286:	0618      	lsls	r0, r3, #24
10002288:	23f0      	movs	r3, #240	; 0xf0
1000228a:	051b      	lsls	r3, r3, #20
1000228c:	4003      	ands	r3, r0
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
1000228e:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
10002290:	431a      	orrs	r2, r3
10002292:	68fb      	ldr	r3, [r7, #12]
10002294:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
10002296:	68fb      	ldr	r3, [r7, #12]
10002298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1000229a:	22a0      	movs	r2, #160	; 0xa0
1000229c:	00d2      	lsls	r2, r2, #3
1000229e:	431a      	orrs	r2, r3
100022a0:	68fb      	ldr	r3, [r7, #12]
100022a2:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
100022a4:	68fb      	ldr	r3, [r7, #12]
100022a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
100022a8:	687b      	ldr	r3, [r7, #4]
100022aa:	7d5b      	ldrb	r3, [r3, #21]
100022ac:	0059      	lsls	r1, r3, #1
100022ae:	2302      	movs	r3, #2
100022b0:	4019      	ands	r1, r3
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
100022b2:	687b      	ldr	r3, [r7, #4]
100022b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
100022b6:	0218      	lsls	r0, r3, #8
100022b8:	23f8      	movs	r3, #248	; 0xf8
100022ba:	015b      	lsls	r3, r3, #5
100022bc:	4003      	ands	r3, r0
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
100022be:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
100022c0:	4313      	orrs	r3, r2
100022c2:	2201      	movs	r2, #1
100022c4:	431a      	orrs	r2, r3
100022c6:	68fb      	ldr	r3, [r7, #12]
100022c8:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
100022ca:	687a      	ldr	r2, [r7, #4]
100022cc:	2324      	movs	r3, #36	; 0x24
100022ce:	5cd3      	ldrb	r3, [r2, r3]
100022d0:	2b00      	cmp	r3, #0
100022d2:	d005      	beq.n	100022e0 <UART001_lInit+0xf8>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
100022d4:	68fb      	ldr	r3, [r7, #12]
100022d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100022d8:	2220      	movs	r2, #32
100022da:	431a      	orrs	r2, r3
100022dc:	68fb      	ldr	r3, [r7, #12]
100022de:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
100022e0:	687a      	ldr	r2, [r7, #4]
100022e2:	2325      	movs	r3, #37	; 0x25
100022e4:	5cd3      	ldrb	r3, [r2, r3]
100022e6:	2b00      	cmp	r3, #0
100022e8:	d005      	beq.n	100022f6 <UART001_lInit+0x10e>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
100022ea:	68fb      	ldr	r3, [r7, #12]
100022ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100022ee:	2240      	movs	r2, #64	; 0x40
100022f0:	431a      	orrs	r2, r3
100022f2:	68fb      	ldr	r3, [r7, #12]
100022f4:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
100022f6:	687a      	ldr	r2, [r7, #4]
100022f8:	2326      	movs	r3, #38	; 0x26
100022fa:	5cd3      	ldrb	r3, [r2, r3]
100022fc:	2b00      	cmp	r3, #0
100022fe:	d005      	beq.n	1000230c <UART001_lInit+0x124>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
10002300:	68fb      	ldr	r3, [r7, #12]
10002302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10002304:	2280      	movs	r2, #128	; 0x80
10002306:	431a      	orrs	r2, r3
10002308:	68fb      	ldr	r3, [r7, #12]
1000230a:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
1000230c:	687b      	ldr	r3, [r7, #4]
1000230e:	7f9b      	ldrb	r3, [r3, #30]
10002310:	2b00      	cmp	r3, #0
10002312:	d011      	beq.n	10002338 <UART001_lInit+0x150>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
10002314:	68fa      	ldr	r2, [r7, #12]
10002316:	2384      	movs	r3, #132	; 0x84
10002318:	005b      	lsls	r3, r3, #1
1000231a:	58d2      	ldr	r2, [r2, r3]
1000231c:	6879      	ldr	r1, [r7, #4]
1000231e:	2320      	movs	r3, #32
10002320:	5ccb      	ldrb	r3, [r1, r3]
10002322:	0219      	lsls	r1, r3, #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
10002324:	23fc      	movs	r3, #252	; 0xfc
10002326:	019b      	lsls	r3, r3, #6
10002328:	400b      	ands	r3, r1
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
1000232a:	1c11      	adds	r1, r2, #0
1000232c:	4319      	orrs	r1, r3
1000232e:	68fa      	ldr	r2, [r7, #12]
10002330:	2384      	movs	r3, #132	; 0x84
10002332:	005b      	lsls	r3, r3, #1
10002334:	50d1      	str	r1, [r2, r3]
10002336:	e006      	b.n	10002346 <UART001_lInit+0x15e>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
10002338:	68fb      	ldr	r3, [r7, #12]
1000233a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
1000233c:	2280      	movs	r2, #128	; 0x80
1000233e:	0192      	lsls	r2, r2, #6
10002340:	431a      	orrs	r2, r3
10002342:	68fb      	ldr	r3, [r7, #12]
10002344:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
10002346:	687b      	ldr	r3, [r7, #4]
10002348:	7fdb      	ldrb	r3, [r3, #31]
1000234a:	2b00      	cmp	r3, #0
1000234c:	d013      	beq.n	10002376 <UART001_lInit+0x18e>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
1000234e:	68fa      	ldr	r2, [r7, #12]
10002350:	2386      	movs	r3, #134	; 0x86
10002352:	005b      	lsls	r3, r3, #1
10002354:	58d2      	ldr	r2, [r2, r3]
10002356:	6879      	ldr	r1, [r7, #4]
10002358:	2321      	movs	r3, #33	; 0x21
1000235a:	5ccb      	ldrb	r3, [r1, r3]
1000235c:	0219      	lsls	r1, r3, #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
1000235e:	23fc      	movs	r3, #252	; 0xfc
10002360:	019b      	lsls	r3, r3, #6
10002362:	400b      	ands	r3, r1
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
10002364:	4313      	orrs	r3, r2
10002366:	2280      	movs	r2, #128	; 0x80
10002368:	0552      	lsls	r2, r2, #21
1000236a:	1c11      	adds	r1, r2, #0
1000236c:	4319      	orrs	r1, r3
1000236e:	68fa      	ldr	r2, [r7, #12]
10002370:	2386      	movs	r3, #134	; 0x86
10002372:	005b      	lsls	r3, r3, #1
10002374:	50d1      	str	r1, [r2, r3]
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
10002376:	68fb      	ldr	r3, [r7, #12]
10002378:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
1000237a:	687b      	ldr	r3, [r7, #4]
1000237c:	7d9b      	ldrb	r3, [r3, #22]
1000237e:	0219      	lsls	r1, r3, #8
10002380:	23c0      	movs	r3, #192	; 0xc0
10002382:	009b      	lsls	r3, r3, #2
10002384:	400b      	ands	r3, r1
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
10002386:	4313      	orrs	r3, r2
10002388:	2202      	movs	r2, #2
1000238a:	431a      	orrs	r2, r3
1000238c:	68fb      	ldr	r3, [r7, #12]
1000238e:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
10002390:	46bd      	mov	sp, r7
10002392:	b004      	add	sp, #16
10002394:	bd80      	pop	{r7, pc}
10002396:	46c0      	nop			; (mov r8, r8)
10002398:	03ff0000 	.word	0x03ff0000

1000239c <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
1000239c:	b590      	push	{r4, r7, lr}
1000239e:	b085      	sub	sp, #20
100023a0:	af00      	add	r7, sp, #0
100023a2:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
100023a4:	687b      	ldr	r3, [r7, #4]
100023a6:	685b      	ldr	r3, [r3, #4]
100023a8:	687a      	ldr	r2, [r7, #4]
100023aa:	6852      	ldr	r2, [r2, #4]
100023ac:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
100023ae:	687a      	ldr	r2, [r7, #4]
100023b0:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
100023b2:	2001      	movs	r0, #1
100023b4:	1c04      	adds	r4, r0, #0
100023b6:	4094      	lsls	r4, r2
100023b8:	1c22      	adds	r2, r4, #0
100023ba:	430a      	orrs	r2, r1
100023bc:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
100023be:	687b      	ldr	r3, [r7, #4]
100023c0:	7a1b      	ldrb	r3, [r3, #8]
100023c2:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
100023c4:	68fb      	ldr	r3, [r7, #12]
100023c6:	2b03      	cmp	r3, #3
100023c8:	d80e      	bhi.n	100023e8 <UART001_lConfigTXPin+0x4c>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
100023ca:	687b      	ldr	r3, [r7, #4]
100023cc:	685b      	ldr	r3, [r3, #4]
100023ce:	687a      	ldr	r2, [r7, #4]
100023d0:	6852      	ldr	r2, [r2, #4]
100023d2:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
100023d4:	68fa      	ldr	r2, [r7, #12]
100023d6:	00d2      	lsls	r2, r2, #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
100023d8:	3203      	adds	r2, #3
100023da:	2018      	movs	r0, #24
100023dc:	1c04      	adds	r4, r0, #0
100023de:	4094      	lsls	r4, r2
100023e0:	1c22      	adds	r2, r4, #0
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
100023e2:	430a      	orrs	r2, r1
100023e4:	611a      	str	r2, [r3, #16]
100023e6:	e046      	b.n	10002476 <UART001_lConfigTXPin+0xda>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
100023e8:	68fb      	ldr	r3, [r7, #12]
100023ea:	2b03      	cmp	r3, #3
100023ec:	d914      	bls.n	10002418 <UART001_lConfigTXPin+0x7c>
100023ee:	68fb      	ldr	r3, [r7, #12]
100023f0:	2b07      	cmp	r3, #7
100023f2:	d811      	bhi.n	10002418 <UART001_lConfigTXPin+0x7c>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
100023f4:	68fb      	ldr	r3, [r7, #12]
100023f6:	3b04      	subs	r3, #4
100023f8:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
100023fa:	687b      	ldr	r3, [r7, #4]
100023fc:	685b      	ldr	r3, [r3, #4]
100023fe:	687a      	ldr	r2, [r7, #4]
10002400:	6852      	ldr	r2, [r2, #4]
10002402:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
10002404:	68fa      	ldr	r2, [r7, #12]
10002406:	00d2      	lsls	r2, r2, #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
10002408:	3203      	adds	r2, #3
1000240a:	2018      	movs	r0, #24
1000240c:	1c04      	adds	r4, r0, #0
1000240e:	4094      	lsls	r4, r2
10002410:	1c22      	adds	r2, r4, #0
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
10002412:	430a      	orrs	r2, r1
10002414:	615a      	str	r2, [r3, #20]
10002416:	e02e      	b.n	10002476 <UART001_lConfigTXPin+0xda>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
10002418:	68fb      	ldr	r3, [r7, #12]
1000241a:	2b07      	cmp	r3, #7
1000241c:	d914      	bls.n	10002448 <UART001_lConfigTXPin+0xac>
1000241e:	68fb      	ldr	r3, [r7, #12]
10002420:	2b0b      	cmp	r3, #11
10002422:	d811      	bhi.n	10002448 <UART001_lConfigTXPin+0xac>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
10002424:	68fb      	ldr	r3, [r7, #12]
10002426:	3b08      	subs	r3, #8
10002428:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
1000242a:	687b      	ldr	r3, [r7, #4]
1000242c:	685b      	ldr	r3, [r3, #4]
1000242e:	687a      	ldr	r2, [r7, #4]
10002430:	6852      	ldr	r2, [r2, #4]
10002432:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
10002434:	68fa      	ldr	r2, [r7, #12]
10002436:	00d2      	lsls	r2, r2, #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
10002438:	3203      	adds	r2, #3
1000243a:	2018      	movs	r0, #24
1000243c:	1c04      	adds	r4, r0, #0
1000243e:	4094      	lsls	r4, r2
10002440:	1c22      	adds	r2, r4, #0
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
10002442:	430a      	orrs	r2, r1
10002444:	619a      	str	r2, [r3, #24]
10002446:	e016      	b.n	10002476 <UART001_lConfigTXPin+0xda>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
10002448:	68fb      	ldr	r3, [r7, #12]
1000244a:	2b0b      	cmp	r3, #11
1000244c:	d913      	bls.n	10002476 <UART001_lConfigTXPin+0xda>
1000244e:	68fb      	ldr	r3, [r7, #12]
10002450:	2b0f      	cmp	r3, #15
10002452:	d810      	bhi.n	10002476 <UART001_lConfigTXPin+0xda>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
10002454:	68fb      	ldr	r3, [r7, #12]
10002456:	3b0c      	subs	r3, #12
10002458:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
1000245a:	687b      	ldr	r3, [r7, #4]
1000245c:	685b      	ldr	r3, [r3, #4]
1000245e:	687a      	ldr	r2, [r7, #4]
10002460:	6852      	ldr	r2, [r2, #4]
10002462:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
10002464:	68fa      	ldr	r2, [r7, #12]
10002466:	00d2      	lsls	r2, r2, #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
10002468:	3203      	adds	r2, #3
1000246a:	2018      	movs	r0, #24
1000246c:	1c04      	adds	r4, r0, #0
1000246e:	4094      	lsls	r4, r2
10002470:	1c22      	adds	r2, r4, #0
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
10002472:	430a      	orrs	r2, r1
10002474:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
10002476:	46bd      	mov	sp, r7
10002478:	b005      	add	sp, #20
1000247a:	bd90      	pop	{r4, r7, pc}

1000247c <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
1000247c:	b580      	push	{r7, lr}
1000247e:	b084      	sub	sp, #16
10002480:	af00      	add	r7, sp, #0
10002482:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
10002484:	6878      	ldr	r0, [r7, #4]
10002486:	2100      	movs	r1, #0
10002488:	f001 fec0 	bl	1000420c <__aeabi_fcmplt>
1000248c:	1c03      	adds	r3, r0, #0
1000248e:	2b00      	cmp	r3, #0
10002490:	d005      	beq.n	1000249e <UART001_labsRealType+0x22>
		return_value = -Number;
10002492:	687b      	ldr	r3, [r7, #4]
10002494:	2280      	movs	r2, #128	; 0x80
10002496:	0612      	lsls	r2, r2, #24
10002498:	4053      	eors	r3, r2
1000249a:	60fb      	str	r3, [r7, #12]
1000249c:	e001      	b.n	100024a2 <UART001_labsRealType+0x26>
	}
	else{
		return_value = Number;
1000249e:	687b      	ldr	r3, [r7, #4]
100024a0:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
100024a2:	68fb      	ldr	r3, [r7, #12]
}
100024a4:	1c18      	adds	r0, r3, #0
100024a6:	46bd      	mov	sp, r7
100024a8:	b004      	add	sp, #16
100024aa:	bd80      	pop	{r7, pc}

100024ac <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
100024ac:	b5b0      	push	{r4, r5, r7, lr}
100024ae:	b0ae      	sub	sp, #184	; 0xb8
100024b0:	af00      	add	r7, sp, #0
100024b2:	60f8      	str	r0, [r7, #12]
100024b4:	60b9      	str	r1, [r7, #8]
100024b6:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
100024b8:	2300      	movs	r3, #0
100024ba:	20b4      	movs	r0, #180	; 0xb4
100024bc:	19c0      	adds	r0, r0, r7
100024be:	6003      	str	r3, [r0, #0]
	uint32_t brg_pdiv = 0x00U;
100024c0:	2300      	movs	r3, #0
100024c2:	21b0      	movs	r1, #176	; 0xb0
100024c4:	19c9      	adds	r1, r1, r7
100024c6:	600b      	str	r3, [r1, #0]
	uint32_t divisor_in = BaudRate ;
100024c8:	68fb      	ldr	r3, [r7, #12]
100024ca:	22ac      	movs	r2, #172	; 0xac
100024cc:	19d2      	adds	r2, r2, r7
100024ce:	6013      	str	r3, [r2, #0]
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
100024d0:	2300      	movs	r3, #0
100024d2:	20a8      	movs	r0, #168	; 0xa8
100024d4:	19c0      	adds	r0, r0, r7
100024d6:	6003      	str	r3, [r0, #0]
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
100024d8:	2300      	movs	r3, #0
100024da:	2188      	movs	r1, #136	; 0x88
100024dc:	19c9      	adds	r1, r1, r7
100024de:	600b      	str	r3, [r1, #0]
	uint32_t temp = 0U;
100024e0:	2300      	movs	r3, #0
100024e2:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
100024e4:	4be0      	ldr	r3, [pc, #896]	; (10002868 <UART001_lConfigureBaudRate+0x3bc>)
100024e6:	22a8      	movs	r2, #168	; 0xa8
100024e8:	19d2      	adds	r2, r2, r7
100024ea:	6013      	str	r3, [r2, #0]
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
100024ec:	23ac      	movs	r3, #172	; 0xac
100024ee:	19db      	adds	r3, r3, r7
100024f0:	6818      	ldr	r0, [r3, #0]
100024f2:	f002 fc09 	bl	10004d08 <__aeabi_ui2f>
100024f6:	1c04      	adds	r4, r0, #0
100024f8:	21a8      	movs	r1, #168	; 0xa8
100024fa:	19c9      	adds	r1, r1, r7
100024fc:	6808      	ldr	r0, [r1, #0]
100024fe:	f002 fc03 	bl	10004d08 <__aeabi_ui2f>
10002502:	1c03      	adds	r3, r0, #0
10002504:	1c20      	adds	r0, r4, #0
10002506:	1c19      	adds	r1, r3, #0
10002508:	f001 fee2 	bl	100042d0 <__aeabi_fdiv>
1000250c:	1c03      	adds	r3, r0, #0
1000250e:	67bb      	str	r3, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
10002510:	6fb8      	ldr	r0, [r7, #120]	; 0x78
10002512:	21fe      	movs	r1, #254	; 0xfe
10002514:	0589      	lsls	r1, r1, #22
10002516:	f001 fe8d 	bl	10004234 <__aeabi_fcmpgt>
1000251a:	1c03      	adds	r3, r0, #0
1000251c:	2b00      	cmp	r3, #0
1000251e:	d017      	beq.n	10002550 <UART001_lConfigureBaudRate+0xa4>
	{
		max = UART001_MAX_VALUE;
10002520:	2380      	movs	r3, #128	; 0x80
10002522:	00db      	lsls	r3, r3, #3
10002524:	22a4      	movs	r2, #164	; 0xa4
10002526:	19d2      	adds	r2, r2, r7
10002528:	6013      	str	r3, [r2, #0]
		swapped = 1U;
1000252a:	1c3b      	adds	r3, r7, #0
1000252c:	3383      	adds	r3, #131	; 0x83
1000252e:	2201      	movs	r2, #1
10002530:	701a      	strb	r2, [r3, #0]
		temp = divisor_in;
10002532:	20ac      	movs	r0, #172	; 0xac
10002534:	19c0      	adds	r0, r0, r7
10002536:	6803      	ldr	r3, [r0, #0]
10002538:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
1000253a:	21a8      	movs	r1, #168	; 0xa8
1000253c:	19c9      	adds	r1, r1, r7
1000253e:	680b      	ldr	r3, [r1, #0]
10002540:	22ac      	movs	r2, #172	; 0xac
10002542:	19d2      	adds	r2, r2, r7
10002544:	6013      	str	r3, [r2, #0]
		dividend_in = temp;
10002546:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
10002548:	20a8      	movs	r0, #168	; 0xa8
1000254a:	19c0      	adds	r0, r0, r7
1000254c:	6003      	str	r3, [r0, #0]
1000254e:	e008      	b.n	10002562 <UART001_lConfigureBaudRate+0xb6>
	}
	else
	{
		swapped = 0U;
10002550:	1c3b      	adds	r3, r7, #0
10002552:	3383      	adds	r3, #131	; 0x83
10002554:	2200      	movs	r2, #0
10002556:	701a      	strb	r2, [r3, #0]
		max = UART001_MAX_VALUE;
10002558:	2380      	movs	r3, #128	; 0x80
1000255a:	00db      	lsls	r3, r3, #3
1000255c:	21a4      	movs	r1, #164	; 0xa4
1000255e:	19c9      	adds	r1, r1, r7
10002560:	600b      	str	r3, [r1, #0]
	}
	/*Init parameters*/
	loop_cnt = 0U;
10002562:	2300      	movs	r3, #0
10002564:	2284      	movs	r2, #132	; 0x84
10002566:	19d2      	adds	r2, r2, r7
10002568:	6013      	str	r3, [r2, #0]
	array_count = 0U;
1000256a:	2300      	movs	r3, #0
1000256c:	2090      	movs	r0, #144	; 0x90
1000256e:	19c0      	adds	r0, r0, r7
10002570:	6003      	str	r3, [r0, #0]
	array_count_1 = 0U;
10002572:	2300      	movs	r3, #0
10002574:	218c      	movs	r1, #140	; 0x8c
10002576:	19c9      	adds	r1, r1, r7
10002578:	600b      	str	r3, [r1, #0]
	divisor[0] = divisor_in;
1000257a:	1c3b      	adds	r3, r7, #0
1000257c:	3360      	adds	r3, #96	; 0x60
1000257e:	20ac      	movs	r0, #172	; 0xac
10002580:	19c0      	adds	r0, r0, r7
10002582:	6802      	ldr	r2, [r0, #0]
10002584:	601a      	str	r2, [r3, #0]
	remainder[0] = dividend_in;
10002586:	1c3b      	adds	r3, r7, #0
10002588:	3340      	adds	r3, #64	; 0x40
1000258a:	21a8      	movs	r1, #168	; 0xa8
1000258c:	19c9      	adds	r1, r1, r7
1000258e:	680a      	ldr	r2, [r1, #0]
10002590:	601a      	str	r2, [r3, #0]
	divisor_array[0] = 1U;
10002592:	1c3b      	adds	r3, r7, #0
10002594:	3330      	adds	r3, #48	; 0x30
10002596:	2201      	movs	r2, #1
10002598:	601a      	str	r2, [r3, #0]
	dividend_array[0] = 0U;
1000259a:	1c3b      	adds	r3, r7, #0
1000259c:	3320      	adds	r3, #32
1000259e:	2200      	movs	r2, #0
100025a0:	601a      	str	r2, [r3, #0]
	do {
			++loop_cnt;
100025a2:	2284      	movs	r2, #132	; 0x84
100025a4:	19d2      	adds	r2, r2, r7
100025a6:	6813      	ldr	r3, [r2, #0]
100025a8:	3301      	adds	r3, #1
100025aa:	2084      	movs	r0, #132	; 0x84
100025ac:	19c0      	adds	r0, r0, r7
100025ae:	6003      	str	r3, [r0, #0]
			array_count_2 = array_count_1; /* on first loop is not used */
100025b0:	218c      	movs	r1, #140	; 0x8c
100025b2:	19c9      	adds	r1, r1, r7
100025b4:	680b      	ldr	r3, [r1, #0]
100025b6:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
100025b8:	2290      	movs	r2, #144	; 0x90
100025ba:	19d2      	adds	r2, r2, r7
100025bc:	6813      	ldr	r3, [r2, #0]
100025be:	208c      	movs	r0, #140	; 0x8c
100025c0:	19c0      	adds	r0, r0, r7
100025c2:	6003      	str	r3, [r0, #0]
			array_count = loop_cnt % 4U;
100025c4:	2184      	movs	r1, #132	; 0x84
100025c6:	19c9      	adds	r1, r1, r7
100025c8:	680a      	ldr	r2, [r1, #0]
100025ca:	2303      	movs	r3, #3
100025cc:	4013      	ands	r3, r2
100025ce:	2290      	movs	r2, #144	; 0x90
100025d0:	19d2      	adds	r2, r2, r7
100025d2:	6013      	str	r3, [r2, #0]
			dividend[array_count] = divisor[array_count_1];
100025d4:	1c3b      	adds	r3, r7, #0
100025d6:	3360      	adds	r3, #96	; 0x60
100025d8:	208c      	movs	r0, #140	; 0x8c
100025da:	19c0      	adds	r0, r0, r7
100025dc:	6802      	ldr	r2, [r0, #0]
100025de:	0092      	lsls	r2, r2, #2
100025e0:	58d1      	ldr	r1, [r2, r3]
100025e2:	1c3b      	adds	r3, r7, #0
100025e4:	3350      	adds	r3, #80	; 0x50
100025e6:	2090      	movs	r0, #144	; 0x90
100025e8:	19c0      	adds	r0, r0, r7
100025ea:	6802      	ldr	r2, [r0, #0]
100025ec:	0092      	lsls	r2, r2, #2
100025ee:	50d1      	str	r1, [r2, r3]
			
			divisor[array_count] = remainder[array_count_1];
100025f0:	1c3b      	adds	r3, r7, #0
100025f2:	3340      	adds	r3, #64	; 0x40
100025f4:	218c      	movs	r1, #140	; 0x8c
100025f6:	19c9      	adds	r1, r1, r7
100025f8:	680a      	ldr	r2, [r1, #0]
100025fa:	0092      	lsls	r2, r2, #2
100025fc:	58d1      	ldr	r1, [r2, r3]
100025fe:	1c3b      	adds	r3, r7, #0
10002600:	3360      	adds	r3, #96	; 0x60
10002602:	2090      	movs	r0, #144	; 0x90
10002604:	19c0      	adds	r0, r0, r7
10002606:	6802      	ldr	r2, [r0, #0]
10002608:	0092      	lsls	r2, r2, #2
1000260a:	50d1      	str	r1, [r2, r3]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
1000260c:	1c3b      	adds	r3, r7, #0
1000260e:	3350      	adds	r3, #80	; 0x50
10002610:	2190      	movs	r1, #144	; 0x90
10002612:	19c9      	adds	r1, r1, r7
10002614:	680a      	ldr	r2, [r1, #0]
10002616:	0092      	lsls	r2, r2, #2
10002618:	58d2      	ldr	r2, [r2, r3]
1000261a:	1c3b      	adds	r3, r7, #0
1000261c:	3360      	adds	r3, #96	; 0x60
1000261e:	2090      	movs	r0, #144	; 0x90
10002620:	19c0      	adds	r0, r0, r7
10002622:	6801      	ldr	r1, [r0, #0]
10002624:	0089      	lsls	r1, r1, #2
10002626:	58cb      	ldr	r3, [r1, r3]
10002628:	1c10      	adds	r0, r2, #0
1000262a:	1c19      	adds	r1, r3, #0
1000262c:	f001 fd8c 	bl	10004148 <__aeabi_uidiv>
10002630:	1c03      	adds	r3, r0, #0
10002632:	1c19      	adds	r1, r3, #0
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
10002634:	1c3b      	adds	r3, r7, #0
10002636:	3310      	adds	r3, #16
10002638:	2090      	movs	r0, #144	; 0x90
1000263a:	19c0      	adds	r0, r0, r7
1000263c:	6802      	ldr	r2, [r0, #0]
1000263e:	0092      	lsls	r2, r2, #2
10002640:	50d1      	str	r1, [r2, r3]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
10002642:	1c3b      	adds	r3, r7, #0
10002644:	3350      	adds	r3, #80	; 0x50
10002646:	2190      	movs	r1, #144	; 0x90
10002648:	19c9      	adds	r1, r1, r7
1000264a:	680a      	ldr	r2, [r1, #0]
1000264c:	0092      	lsls	r2, r2, #2
1000264e:	58d2      	ldr	r2, [r2, r3]
10002650:	1c3b      	adds	r3, r7, #0
10002652:	3360      	adds	r3, #96	; 0x60
10002654:	2090      	movs	r0, #144	; 0x90
10002656:	19c0      	adds	r0, r0, r7
10002658:	6801      	ldr	r1, [r0, #0]
1000265a:	0089      	lsls	r1, r1, #2
1000265c:	58cb      	ldr	r3, [r1, r3]
1000265e:	1c10      	adds	r0, r2, #0
10002660:	1c19      	adds	r1, r3, #0
10002662:	f001 fdb5 	bl	100041d0 <__aeabi_uidivmod>
10002666:	1c0b      	adds	r3, r1, #0
10002668:	1c19      	adds	r1, r3, #0
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
1000266a:	1c3b      	adds	r3, r7, #0
1000266c:	3340      	adds	r3, #64	; 0x40
1000266e:	2090      	movs	r0, #144	; 0x90
10002670:	19c0      	adds	r0, r0, r7
10002672:	6802      	ldr	r2, [r0, #0]
10002674:	0092      	lsls	r2, r2, #2
10002676:	50d1      	str	r1, [r2, r3]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
10002678:	2184      	movs	r1, #132	; 0x84
1000267a:	19c9      	adds	r1, r1, r7
1000267c:	680b      	ldr	r3, [r1, #0]
1000267e:	2b01      	cmp	r3, #1
10002680:	d10a      	bne.n	10002698 <UART001_lConfigureBaudRate+0x1ec>
			{ 
				divisor_array[1] = div_array[1];
10002682:	1c3b      	adds	r3, r7, #0
10002684:	3310      	adds	r3, #16
10002686:	685a      	ldr	r2, [r3, #4]
10002688:	1c3b      	adds	r3, r7, #0
1000268a:	3330      	adds	r3, #48	; 0x30
1000268c:	605a      	str	r2, [r3, #4]
				dividend_array[1] = 1U;
1000268e:	1c3b      	adds	r3, r7, #0
10002690:	3320      	adds	r3, #32
10002692:	2201      	movs	r2, #1
10002694:	605a      	str	r2, [r3, #4]
10002696:	e037      	b.n	10002708 <UART001_lConfigureBaudRate+0x25c>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
10002698:	1c3b      	adds	r3, r7, #0
1000269a:	3310      	adds	r3, #16
1000269c:	2090      	movs	r0, #144	; 0x90
1000269e:	19c0      	adds	r0, r0, r7
100026a0:	6802      	ldr	r2, [r0, #0]
100026a2:	0092      	lsls	r2, r2, #2
100026a4:	58d3      	ldr	r3, [r2, r3]
100026a6:	1c3a      	adds	r2, r7, #0
100026a8:	3230      	adds	r2, #48	; 0x30
100026aa:	208c      	movs	r0, #140	; 0x8c
100026ac:	19c0      	adds	r0, r0, r7
100026ae:	6801      	ldr	r1, [r0, #0]
100026b0:	0089      	lsls	r1, r1, #2
100026b2:	588a      	ldr	r2, [r1, r2]
100026b4:	435a      	muls	r2, r3
				       divisor_array[array_count_2];
100026b6:	1c3b      	adds	r3, r7, #0
100026b8:	3330      	adds	r3, #48	; 0x30
100026ba:	6f79      	ldr	r1, [r7, #116]	; 0x74
100026bc:	0089      	lsls	r1, r1, #2
100026be:	58cb      	ldr	r3, [r1, r3]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
100026c0:	18d1      	adds	r1, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
100026c2:	1c3b      	adds	r3, r7, #0
100026c4:	3330      	adds	r3, #48	; 0x30
100026c6:	2090      	movs	r0, #144	; 0x90
100026c8:	19c0      	adds	r0, r0, r7
100026ca:	6802      	ldr	r2, [r0, #0]
100026cc:	0092      	lsls	r2, r2, #2
100026ce:	50d1      	str	r1, [r2, r3]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
100026d0:	1c3b      	adds	r3, r7, #0
100026d2:	3310      	adds	r3, #16
100026d4:	2190      	movs	r1, #144	; 0x90
100026d6:	19c9      	adds	r1, r1, r7
100026d8:	680a      	ldr	r2, [r1, #0]
100026da:	0092      	lsls	r2, r2, #2
100026dc:	58d3      	ldr	r3, [r2, r3]
100026de:	1c3a      	adds	r2, r7, #0
100026e0:	3220      	adds	r2, #32
100026e2:	208c      	movs	r0, #140	; 0x8c
100026e4:	19c0      	adds	r0, r0, r7
100026e6:	6801      	ldr	r1, [r0, #0]
100026e8:	0089      	lsls	r1, r1, #2
100026ea:	588a      	ldr	r2, [r1, r2]
100026ec:	435a      	muls	r2, r3
				       dividend_array[array_count_2];
100026ee:	1c3b      	adds	r3, r7, #0
100026f0:	3320      	adds	r3, #32
100026f2:	6f79      	ldr	r1, [r7, #116]	; 0x74
100026f4:	0089      	lsls	r1, r1, #2
100026f6:	58cb      	ldr	r3, [r1, r3]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
100026f8:	18d1      	adds	r1, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
100026fa:	1c3b      	adds	r3, r7, #0
100026fc:	3320      	adds	r3, #32
100026fe:	2090      	movs	r0, #144	; 0x90
10002700:	19c0      	adds	r0, r0, r7
10002702:	6802      	ldr	r2, [r0, #0]
10002704:	0092      	lsls	r2, r2, #2
10002706:	50d1      	str	r1, [r2, r3]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
10002708:	1c3b      	adds	r3, r7, #0
1000270a:	3320      	adds	r3, #32
1000270c:	2190      	movs	r1, #144	; 0x90
1000270e:	19c9      	adds	r1, r1, r7
10002710:	680a      	ldr	r2, [r1, #0]
10002712:	0092      	lsls	r2, r2, #2
10002714:	58d2      	ldr	r2, [r2, r3]
10002716:	20a4      	movs	r0, #164	; 0xa4
10002718:	19c0      	adds	r0, r0, r7
1000271a:	6803      	ldr	r3, [r0, #0]
1000271c:	429a      	cmp	r2, r3
1000271e:	d800      	bhi.n	10002722 <UART001_lConfigureBaudRate+0x276>
10002720:	e0fd      	b.n	1000291e <UART001_lConfigureBaudRate+0x472>
			{
				divisor1 = divisor_array[array_count_1];
10002722:	1c3b      	adds	r3, r7, #0
10002724:	3330      	adds	r3, #48	; 0x30
10002726:	218c      	movs	r1, #140	; 0x8c
10002728:	19c9      	adds	r1, r1, r7
1000272a:	680a      	ldr	r2, [r1, #0]
1000272c:	0092      	lsls	r2, r2, #2
1000272e:	58d3      	ldr	r3, [r2, r3]
10002730:	22a0      	movs	r2, #160	; 0xa0
10002732:	19d2      	adds	r2, r2, r7
10002734:	6013      	str	r3, [r2, #0]
				dividend1 = dividend_array[array_count_1];
10002736:	1c3b      	adds	r3, r7, #0
10002738:	3320      	adds	r3, #32
1000273a:	208c      	movs	r0, #140	; 0x8c
1000273c:	19c0      	adds	r0, r0, r7
1000273e:	6802      	ldr	r2, [r0, #0]
10002740:	0092      	lsls	r2, r2, #2
10002742:	58d3      	ldr	r3, [r2, r3]
10002744:	2198      	movs	r1, #152	; 0x98
10002746:	19c9      	adds	r1, r1, r7
10002748:	600b      	str	r3, [r1, #0]
				frac = (max - dividend_array[array_count_2]) / \
1000274a:	1c3b      	adds	r3, r7, #0
1000274c:	3320      	adds	r3, #32
1000274e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
10002750:	0092      	lsls	r2, r2, #2
10002752:	58d3      	ldr	r3, [r2, r3]
10002754:	20a4      	movs	r0, #164	; 0xa4
10002756:	19c0      	adds	r0, r0, r7
10002758:	6802      	ldr	r2, [r0, #0]
1000275a:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
1000275c:	1c3b      	adds	r3, r7, #0
1000275e:	3320      	adds	r3, #32
10002760:	208c      	movs	r0, #140	; 0x8c
10002762:	19c0      	adds	r0, r0, r7
10002764:	6801      	ldr	r1, [r0, #0]
10002766:	0089      	lsls	r1, r1, #2
10002768:	58cb      	ldr	r3, [r1, r3]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
1000276a:	1c10      	adds	r0, r2, #0
1000276c:	1c19      	adds	r1, r3, #0
1000276e:	f001 fceb 	bl	10004148 <__aeabi_uidiv>
10002772:	1c03      	adds	r3, r0, #0
10002774:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
10002776:	2190      	movs	r1, #144	; 0x90
10002778:	19c9      	adds	r1, r1, r7
1000277a:	680b      	ldr	r3, [r1, #0]
1000277c:	1e5a      	subs	r2, r3, #1
1000277e:	1c3b      	adds	r3, r7, #0
10002780:	3330      	adds	r3, #48	; 0x30
10002782:	0092      	lsls	r2, r2, #2
10002784:	58d3      	ldr	r3, [r2, r3]
10002786:	6f3a      	ldr	r2, [r7, #112]	; 0x70
10002788:	435a      	muls	r2, r3
				                                divisor_array[array_count-2U];
1000278a:	2090      	movs	r0, #144	; 0x90
1000278c:	19c0      	adds	r0, r0, r7
1000278e:	6803      	ldr	r3, [r0, #0]
10002790:	1e99      	subs	r1, r3, #2
10002792:	1c3b      	adds	r3, r7, #0
10002794:	3330      	adds	r3, #48	; 0x30
10002796:	0089      	lsls	r1, r1, #2
10002798:	58cb      	ldr	r3, [r1, r3]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
1000279a:	18d3      	adds	r3, r2, r3
1000279c:	219c      	movs	r1, #156	; 0x9c
1000279e:	19c9      	adds	r1, r1, r7
100027a0:	600b      	str	r3, [r1, #0]
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
100027a2:	2290      	movs	r2, #144	; 0x90
100027a4:	19d2      	adds	r2, r2, r7
100027a6:	6813      	ldr	r3, [r2, #0]
100027a8:	1e5a      	subs	r2, r3, #1
100027aa:	1c3b      	adds	r3, r7, #0
100027ac:	3320      	adds	r3, #32
100027ae:	0092      	lsls	r2, r2, #2
100027b0:	58d3      	ldr	r3, [r2, r3]
100027b2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
100027b4:	435a      	muls	r2, r3
				                               dividend_array[array_count_2];
100027b6:	1c3b      	adds	r3, r7, #0
100027b8:	3320      	adds	r3, #32
100027ba:	6f79      	ldr	r1, [r7, #116]	; 0x74
100027bc:	0089      	lsls	r1, r1, #2
100027be:	58cb      	ldr	r3, [r1, r3]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
100027c0:	18d3      	adds	r3, r2, r3
100027c2:	2094      	movs	r0, #148	; 0x94
100027c4:	19c0      	adds	r0, r0, r7
100027c6:	6003      	str	r3, [r0, #0]
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
100027c8:	1c3b      	adds	r3, r7, #0
100027ca:	3383      	adds	r3, #131	; 0x83
100027cc:	781b      	ldrb	r3, [r3, #0]
100027ce:	2b00      	cmp	r3, #0
100027d0:	d01b      	beq.n	1000280a <UART001_lConfigureBaudRate+0x35e>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
100027d2:	21a0      	movs	r1, #160	; 0xa0
100027d4:	19c9      	adds	r1, r1, r7
100027d6:	680b      	ldr	r3, [r1, #0]
100027d8:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
100027da:	2298      	movs	r2, #152	; 0x98
100027dc:	19d2      	adds	r2, r2, r7
100027de:	6813      	ldr	r3, [r2, #0]
100027e0:	20a0      	movs	r0, #160	; 0xa0
100027e2:	19c0      	adds	r0, r0, r7
100027e4:	6003      	str	r3, [r0, #0]
						dividend1 = temp;
100027e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
100027e8:	2198      	movs	r1, #152	; 0x98
100027ea:	19c9      	adds	r1, r1, r7
100027ec:	600b      	str	r3, [r1, #0]
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
100027ee:	229c      	movs	r2, #156	; 0x9c
100027f0:	19d2      	adds	r2, r2, r7
100027f2:	6813      	ldr	r3, [r2, #0]
100027f4:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
100027f6:	2094      	movs	r0, #148	; 0x94
100027f8:	19c0      	adds	r0, r0, r7
100027fa:	6803      	ldr	r3, [r0, #0]
100027fc:	219c      	movs	r1, #156	; 0x9c
100027fe:	19c9      	adds	r1, r1, r7
10002800:	600b      	str	r3, [r1, #0]
						dividend2 = temp;
10002802:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
10002804:	2294      	movs	r2, #148	; 0x94
10002806:	19d2      	adds	r2, r2, r7
10002808:	6013      	str	r3, [r2, #0]
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
1000280a:	2098      	movs	r0, #152	; 0x98
1000280c:	19c0      	adds	r0, r0, r7
1000280e:	6803      	ldr	r3, [r0, #0]
10002810:	2b00      	cmp	r3, #0
10002812:	d004      	beq.n	1000281e <UART001_lConfigureBaudRate+0x372>
10002814:	21a0      	movs	r1, #160	; 0xa0
10002816:	19c9      	adds	r1, r1, r7
10002818:	680b      	ldr	r3, [r1, #0]
1000281a:	2b00      	cmp	r3, #0
1000281c:	d10c      	bne.n	10002838 <UART001_lConfigureBaudRate+0x38c>
					fdr_step = divisor2;
1000281e:	229c      	movs	r2, #156	; 0x9c
10002820:	19d2      	adds	r2, r2, r7
10002822:	6813      	ldr	r3, [r2, #0]
10002824:	20b4      	movs	r0, #180	; 0xb4
10002826:	19c0      	adds	r0, r0, r7
10002828:	6003      	str	r3, [r0, #0]
					brg_pdiv = dividend2;
1000282a:	2194      	movs	r1, #148	; 0x94
1000282c:	19c9      	adds	r1, r1, r7
1000282e:	680b      	ldr	r3, [r1, #0]
10002830:	22b0      	movs	r2, #176	; 0xb0
10002832:	19d2      	adds	r2, r2, r7
10002834:	6013      	str	r3, [r2, #0]
10002836:	e06d      	b.n	10002914 <UART001_lConfigureBaudRate+0x468>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
10002838:	2094      	movs	r0, #148	; 0x94
1000283a:	19c0      	adds	r0, r0, r7
1000283c:	6803      	ldr	r3, [r0, #0]
1000283e:	2b00      	cmp	r3, #0
10002840:	d004      	beq.n	1000284c <UART001_lConfigureBaudRate+0x3a0>
10002842:	219c      	movs	r1, #156	; 0x9c
10002844:	19c9      	adds	r1, r1, r7
10002846:	680b      	ldr	r3, [r1, #0]
10002848:	2b00      	cmp	r3, #0
1000284a:	d10f      	bne.n	1000286c <UART001_lConfigureBaudRate+0x3c0>
					fdr_step = divisor1;
1000284c:	22a0      	movs	r2, #160	; 0xa0
1000284e:	19d2      	adds	r2, r2, r7
10002850:	6813      	ldr	r3, [r2, #0]
10002852:	20b4      	movs	r0, #180	; 0xb4
10002854:	19c0      	adds	r0, r0, r7
10002856:	6003      	str	r3, [r0, #0]
					brg_pdiv = dividend1;
10002858:	2198      	movs	r1, #152	; 0x98
1000285a:	19c9      	adds	r1, r1, r7
1000285c:	680b      	ldr	r3, [r1, #0]
1000285e:	22b0      	movs	r2, #176	; 0xb0
10002860:	19d2      	adds	r2, r2, r7
10002862:	6013      	str	r3, [r2, #0]
10002864:	e056      	b.n	10002914 <UART001_lConfigureBaudRate+0x468>
10002866:	46c0      	nop			; (mov r8, r8)
10002868:	00000c35 	.word	0x00000c35
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
1000286c:	23a0      	movs	r3, #160	; 0xa0
1000286e:	19db      	adds	r3, r3, r7
10002870:	6818      	ldr	r0, [r3, #0]
10002872:	f002 fa49 	bl	10004d08 <__aeabi_ui2f>
10002876:	1c04      	adds	r4, r0, #0
10002878:	2198      	movs	r1, #152	; 0x98
1000287a:	19c9      	adds	r1, r1, r7
1000287c:	6808      	ldr	r0, [r1, #0]
1000287e:	f002 fa43 	bl	10004d08 <__aeabi_ui2f>
10002882:	1c03      	adds	r3, r0, #0
10002884:	1c20      	adds	r0, r4, #0
10002886:	1c19      	adds	r1, r3, #0
10002888:	f001 fd22 	bl	100042d0 <__aeabi_fdiv>
1000288c:	1c03      	adds	r3, r0, #0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
1000288e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
10002890:	1c19      	adds	r1, r3, #0
10002892:	f002 f83f 	bl	10004914 <__aeabi_fsub>
10002896:	1c03      	adds	r3, r0, #0
10002898:	1c18      	adds	r0, r3, #0
1000289a:	f7ff fdef 	bl	1000247c <UART001_labsRealType>
1000289e:	1c04      	adds	r4, r0, #0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
100028a0:	229c      	movs	r2, #156	; 0x9c
100028a2:	19d2      	adds	r2, r2, r7
100028a4:	6810      	ldr	r0, [r2, #0]
100028a6:	f002 fa2f 	bl	10004d08 <__aeabi_ui2f>
100028aa:	1c05      	adds	r5, r0, #0
100028ac:	2394      	movs	r3, #148	; 0x94
100028ae:	19db      	adds	r3, r3, r7
100028b0:	6818      	ldr	r0, [r3, #0]
100028b2:	f002 fa29 	bl	10004d08 <__aeabi_ui2f>
100028b6:	1c03      	adds	r3, r0, #0
100028b8:	1c28      	adds	r0, r5, #0
100028ba:	1c19      	adds	r1, r3, #0
100028bc:	f001 fd08 	bl	100042d0 <__aeabi_fdiv>
100028c0:	1c03      	adds	r3, r0, #0
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
100028c2:	6fb8      	ldr	r0, [r7, #120]	; 0x78
100028c4:	1c19      	adds	r1, r3, #0
100028c6:	f002 f825 	bl	10004914 <__aeabi_fsub>
100028ca:	1c03      	adds	r3, r0, #0
100028cc:	1c18      	adds	r0, r3, #0
100028ce:	f7ff fdd5 	bl	1000247c <UART001_labsRealType>
100028d2:	1c03      	adds	r3, r0, #0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
100028d4:	1c20      	adds	r0, r4, #0
100028d6:	1c19      	adds	r1, r3, #0
100028d8:	f001 fcac 	bl	10004234 <__aeabi_fcmpgt>
100028dc:	1c03      	adds	r3, r0, #0
100028de:	2b00      	cmp	r3, #0
100028e0:	d00c      	beq.n	100028fc <UART001_lConfigureBaudRate+0x450>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
100028e2:	209c      	movs	r0, #156	; 0x9c
100028e4:	19c0      	adds	r0, r0, r7
100028e6:	6803      	ldr	r3, [r0, #0]
100028e8:	21b4      	movs	r1, #180	; 0xb4
100028ea:	19c9      	adds	r1, r1, r7
100028ec:	600b      	str	r3, [r1, #0]
						brg_pdiv = dividend2;
100028ee:	2294      	movs	r2, #148	; 0x94
100028f0:	19d2      	adds	r2, r2, r7
100028f2:	6813      	ldr	r3, [r2, #0]
100028f4:	20b0      	movs	r0, #176	; 0xb0
100028f6:	19c0      	adds	r0, r0, r7
100028f8:	6003      	str	r3, [r0, #0]
100028fa:	e00b      	b.n	10002914 <UART001_lConfigureBaudRate+0x468>
					}else {
						fdr_step = divisor1;
100028fc:	21a0      	movs	r1, #160	; 0xa0
100028fe:	19c9      	adds	r1, r1, r7
10002900:	680b      	ldr	r3, [r1, #0]
10002902:	22b4      	movs	r2, #180	; 0xb4
10002904:	19d2      	adds	r2, r2, r7
10002906:	6013      	str	r3, [r2, #0]
						brg_pdiv = dividend1;
10002908:	2098      	movs	r0, #152	; 0x98
1000290a:	19c0      	adds	r0, r0, r7
1000290c:	6803      	ldr	r3, [r0, #0]
1000290e:	21b0      	movs	r1, #176	; 0xb0
10002910:	19c9      	adds	r1, r1, r7
10002912:	600b      	str	r3, [r1, #0]
					}
				}
				do_while_break = 0x05U;
10002914:	2305      	movs	r3, #5
10002916:	2288      	movs	r2, #136	; 0x88
10002918:	19d2      	adds	r2, r2, r7
1000291a:	6013      	str	r3, [r2, #0]
1000291c:	e033      	b.n	10002986 <UART001_lConfigureBaudRate+0x4da>
			}
			else if (remainder[array_count]== 0U) 
1000291e:	1c3b      	adds	r3, r7, #0
10002920:	3340      	adds	r3, #64	; 0x40
10002922:	2090      	movs	r0, #144	; 0x90
10002924:	19c0      	adds	r0, r0, r7
10002926:	6802      	ldr	r2, [r0, #0]
10002928:	0092      	lsls	r2, r2, #2
1000292a:	58d3      	ldr	r3, [r2, r3]
1000292c:	2b00      	cmp	r3, #0
1000292e:	d12a      	bne.n	10002986 <UART001_lConfigureBaudRate+0x4da>
			{
				fdr_step = divisor_array[array_count];
10002930:	1c3b      	adds	r3, r7, #0
10002932:	3330      	adds	r3, #48	; 0x30
10002934:	2190      	movs	r1, #144	; 0x90
10002936:	19c9      	adds	r1, r1, r7
10002938:	680a      	ldr	r2, [r1, #0]
1000293a:	0092      	lsls	r2, r2, #2
1000293c:	58d3      	ldr	r3, [r2, r3]
1000293e:	22b4      	movs	r2, #180	; 0xb4
10002940:	19d2      	adds	r2, r2, r7
10002942:	6013      	str	r3, [r2, #0]
				brg_pdiv = dividend_array[array_count];
10002944:	1c3b      	adds	r3, r7, #0
10002946:	3320      	adds	r3, #32
10002948:	2090      	movs	r0, #144	; 0x90
1000294a:	19c0      	adds	r0, r0, r7
1000294c:	6802      	ldr	r2, [r0, #0]
1000294e:	0092      	lsls	r2, r2, #2
10002950:	58d3      	ldr	r3, [r2, r3]
10002952:	21b0      	movs	r1, #176	; 0xb0
10002954:	19c9      	adds	r1, r1, r7
10002956:	600b      	str	r3, [r1, #0]
				if (swapped)
10002958:	1c3b      	adds	r3, r7, #0
1000295a:	3383      	adds	r3, #131	; 0x83
1000295c:	781b      	ldrb	r3, [r3, #0]
1000295e:	2b00      	cmp	r3, #0
10002960:	d00d      	beq.n	1000297e <UART001_lConfigureBaudRate+0x4d2>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
10002962:	22b4      	movs	r2, #180	; 0xb4
10002964:	19d2      	adds	r2, r2, r7
10002966:	6813      	ldr	r3, [r2, #0]
10002968:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
1000296a:	20b0      	movs	r0, #176	; 0xb0
1000296c:	19c0      	adds	r0, r0, r7
1000296e:	6803      	ldr	r3, [r0, #0]
10002970:	21b4      	movs	r1, #180	; 0xb4
10002972:	19c9      	adds	r1, r1, r7
10002974:	600b      	str	r3, [r1, #0]
					brg_pdiv = temp;
10002976:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
10002978:	22b0      	movs	r2, #176	; 0xb0
1000297a:	19d2      	adds	r2, r2, r7
1000297c:	6013      	str	r3, [r2, #0]
				}
				do_while_break = 0x05U;
1000297e:	2305      	movs	r3, #5
10002980:	2088      	movs	r0, #136	; 0x88
10002982:	19c0      	adds	r0, r0, r7
10002984:	6003      	str	r3, [r0, #0]
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
10002986:	2188      	movs	r1, #136	; 0x88
10002988:	19c9      	adds	r1, r1, r7
1000298a:	680b      	ldr	r3, [r1, #0]
1000298c:	2b05      	cmp	r3, #5
1000298e:	d000      	beq.n	10002992 <UART001_lConfigureBaudRate+0x4e6>
10002990:	e607      	b.n	100025a2 <UART001_lConfigureBaudRate+0xf6>

	if(fdr_step >= UART001_MAX_VALUE)
10002992:	23b4      	movs	r3, #180	; 0xb4
10002994:	19db      	adds	r3, r3, r7
10002996:	681a      	ldr	r2, [r3, #0]
10002998:	4b0a      	ldr	r3, [pc, #40]	; (100029c4 <UART001_lConfigureBaudRate+0x518>)
1000299a:	429a      	cmp	r2, r3
1000299c:	d903      	bls.n	100029a6 <UART001_lConfigureBaudRate+0x4fa>
	{
	   fdr_step = 1023U;
1000299e:	4b09      	ldr	r3, [pc, #36]	; (100029c4 <UART001_lConfigureBaudRate+0x518>)
100029a0:	20b4      	movs	r0, #180	; 0xb4
100029a2:	19c0      	adds	r0, r0, r7
100029a4:	6003      	str	r3, [r0, #0]
	}

	*Step = fdr_step;
100029a6:	687b      	ldr	r3, [r7, #4]
100029a8:	21b4      	movs	r1, #180	; 0xb4
100029aa:	19c9      	adds	r1, r1, r7
100029ac:	680a      	ldr	r2, [r1, #0]
100029ae:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
100029b0:	22b0      	movs	r2, #176	; 0xb0
100029b2:	19d2      	adds	r2, r2, r7
100029b4:	6813      	ldr	r3, [r2, #0]
100029b6:	1e5a      	subs	r2, r3, #1
100029b8:	68bb      	ldr	r3, [r7, #8]
100029ba:	601a      	str	r2, [r3, #0]
}
100029bc:	46bd      	mov	sp, r7
100029be:	b02e      	add	sp, #184	; 0xb8
100029c0:	bdb0      	pop	{r4, r5, r7, pc}
100029c2:	46c0      	nop			; (mov r8, r8)
100029c4:	000003ff 	.word	0x000003ff

100029c8 <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
100029c8:	b580      	push	{r7, lr}
100029ca:	b082      	sub	sp, #8
100029cc:	af00      	add	r7, sp, #0
    #if (__TARGET_DEVICE__ != XMC45)
	#if ((__TARGET_DEVICE__ == XMC13) || \
	     (__TARGET_DEVICE__ == XMC12) || \
	     (__TARGET_DEVICE__ == XMC11))
	  /* Disable the USIC0/USIC1 clock gating for XMC1000 devices */	     
	  SCU_GENERAL->PASSWD = 0x000000C0UL;
100029ce:	4b1d      	ldr	r3, [pc, #116]	; (10002a44 <UART001_Init+0x7c>)
100029d0:	22c0      	movs	r2, #192	; 0xc0
100029d2:	625a      	str	r2, [r3, #36]	; 0x24
	  WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, \
100029d4:	4b1c      	ldr	r3, [pc, #112]	; (10002a48 <UART001_Init+0x80>)
100029d6:	4a1c      	ldr	r2, [pc, #112]	; (10002a48 <UART001_Init+0x80>)
100029d8:	6812      	ldr	r2, [r2, #0]
100029da:	491c      	ldr	r1, [pc, #112]	; (10002a4c <UART001_Init+0x84>)
100029dc:	430a      	orrs	r2, r1
100029de:	601a      	str	r2, [r3, #0]
	                                SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);

	  #if defined(UART001_PER0_USIC0_ENABLED)
	  SET_BIT(SCU_CLK->CGATCLR0, SCU_CLK_CGATCLR0_USIC0_Pos);
100029e0:	4b19      	ldr	r3, [pc, #100]	; (10002a48 <UART001_Init+0x80>)
100029e2:	4a19      	ldr	r2, [pc, #100]	; (10002a48 <UART001_Init+0x80>)
100029e4:	6912      	ldr	r2, [r2, #16]
100029e6:	2108      	movs	r1, #8
100029e8:	430a      	orrs	r2, r1
100029ea:	611a      	str	r2, [r3, #16]
      #endif
      #if defined(UART001_PER1_USIC1_ENABLED)
	  SET_BIT(SCU_CLK->CGATCLR1, SCU_CLK_CGATCLR1_USIC1_Pos);
	  #endif
	  while ((SCU_CLK->CLKCR)&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
100029ec:	46c0      	nop			; (mov r8, r8)
100029ee:	4b16      	ldr	r3, [pc, #88]	; (10002a48 <UART001_Init+0x80>)
100029f0:	681a      	ldr	r2, [r3, #0]
100029f2:	2380      	movs	r3, #128	; 0x80
100029f4:	05db      	lsls	r3, r3, #23
100029f6:	4013      	ands	r3, r2
100029f8:	d1f9      	bne.n	100029ee <UART001_Init+0x26>
	  {
	  	;
	  }
	  SCU_GENERAL->PASSWD = 0x000000C3UL;
100029fa:	4b12      	ldr	r3, [pc, #72]	; (10002a44 <UART001_Init+0x7c>)
100029fc:	22c3      	movs	r2, #195	; 0xc3
100029fe:	625a      	str	r2, [r3, #36]	; 0x24
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
10002a00:	2300      	movs	r3, #0
10002a02:	607b      	str	r3, [r7, #4]
10002a04:	e017      	b.n	10002a36 <UART001_Init+0x6e>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
10002a06:	4b12      	ldr	r3, [pc, #72]	; (10002a50 <UART001_Init+0x88>)
10002a08:	687a      	ldr	r2, [r7, #4]
10002a0a:	0092      	lsls	r2, r2, #2
10002a0c:	58d3      	ldr	r3, [r2, r3]
10002a0e:	7d1b      	ldrb	r3, [r3, #20]
10002a10:	2b01      	cmp	r3, #1
10002a12:	d106      	bne.n	10002a22 <UART001_Init+0x5a>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
10002a14:	4b0e      	ldr	r3, [pc, #56]	; (10002a50 <UART001_Init+0x88>)
10002a16:	687a      	ldr	r2, [r7, #4]
10002a18:	0092      	lsls	r2, r2, #2
10002a1a:	58d3      	ldr	r3, [r2, r3]
10002a1c:	1c18      	adds	r0, r3, #0
10002a1e:	f7ff fcbd 	bl	1000239c <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
10002a22:	4b0b      	ldr	r3, [pc, #44]	; (10002a50 <UART001_Init+0x88>)
10002a24:	687a      	ldr	r2, [r7, #4]
10002a26:	0092      	lsls	r2, r2, #2
10002a28:	58d3      	ldr	r3, [r2, r3]
10002a2a:	1c18      	adds	r0, r3, #0
10002a2c:	f7ff fbdc 	bl	100021e8 <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
10002a30:	687b      	ldr	r3, [r7, #4]
10002a32:	3301      	adds	r3, #1
10002a34:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
10002a36:	687b      	ldr	r3, [r7, #4]
10002a38:	2b00      	cmp	r3, #0
10002a3a:	d0e4      	beq.n	10002a06 <UART001_Init+0x3e>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
10002a3c:	46bd      	mov	sp, r7
10002a3e:	b002      	add	sp, #8
10002a40:	bd80      	pop	{r7, pc}
10002a42:	46c0      	nop			; (mov r8, r8)
10002a44:	40010000 	.word	0x40010000
10002a48:	40010300 	.word	0x40010300
10002a4c:	3ff00000 	.word	0x3ff00000
10002a50:	200009ac 	.word	0x200009ac

10002a54 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
10002a54:	b580      	push	{r7, lr}
10002a56:	b082      	sub	sp, #8
10002a58:	af00      	add	r7, sp, #0
10002a5a:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
10002a5c:	46bd      	mov	sp, r7
10002a5e:	b002      	add	sp, #8
10002a60:	bd80      	pop	{r7, pc}
10002a62:	46c0      	nop			; (mov r8, r8)

10002a64 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
10002a64:	b580      	push	{r7, lr}
10002a66:	b08a      	sub	sp, #40	; 0x28
10002a68:	af00      	add	r7, sp, #0
10002a6a:	60f8      	str	r0, [r7, #12]
10002a6c:	60b9      	str	r1, [r7, #8]
10002a6e:	1c11      	adds	r1, r2, #0
10002a70:	1c1a      	adds	r2, r3, #0
10002a72:	1dfb      	adds	r3, r7, #7
10002a74:	7019      	strb	r1, [r3, #0]
10002a76:	1dbb      	adds	r3, r7, #6
10002a78:	701a      	strb	r2, [r3, #0]
   uint32_t Brg_Pdiv = 0x00U;
10002a7a:	2300      	movs	r3, #0
10002a7c:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
10002a7e:	2300      	movs	r3, #0
10002a80:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
10002a82:	68fb      	ldr	r3, [r7, #12]
10002a84:	681b      	ldr	r3, [r3, #0]
10002a86:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
10002a88:	2305      	movs	r3, #5
10002a8a:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
10002a8c:	6a3b      	ldr	r3, [r7, #32]
10002a8e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
10002a90:	2301      	movs	r3, #1
10002a92:	4013      	ands	r3, r2
10002a94:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
10002a96:	6a3b      	ldr	r3, [r7, #32]
10002a98:	6c9a      	ldr	r2, [r3, #72]	; 0x48
10002a9a:	2302      	movs	r3, #2
10002a9c:	4013      	ands	r3, r2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
10002a9e:	085b      	lsrs	r3, r3, #1
10002aa0:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
10002aa2:	69fb      	ldr	r3, [r7, #28]
10002aa4:	69ba      	ldr	r2, [r7, #24]
10002aa6:	4013      	ands	r3, r2
10002aa8:	2b01      	cmp	r3, #1
10002aaa:	d156      	bne.n	10002b5a <UART001_Configure+0xf6>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
10002aac:	6a3b      	ldr	r3, [r7, #32]
10002aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10002ab0:	2202      	movs	r2, #2
10002ab2:	1c19      	adds	r1, r3, #0
10002ab4:	4391      	bics	r1, r2
10002ab6:	1c0a      	adds	r2, r1, #0
10002ab8:	6a3b      	ldr	r3, [r7, #32]
10002aba:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
10002abc:	68b9      	ldr	r1, [r7, #8]
10002abe:	1c3a      	adds	r2, r7, #0
10002ac0:	3214      	adds	r2, #20
10002ac2:	1c3b      	adds	r3, r7, #0
10002ac4:	3310      	adds	r3, #16
10002ac6:	1c08      	adds	r0, r1, #0
10002ac8:	1c11      	adds	r1, r2, #0
10002aca:	1c1a      	adds	r2, r3, #0
10002acc:	f7ff fcee 	bl	100024ac <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
10002ad0:	6a3b      	ldr	r3, [r7, #32]
10002ad2:	691b      	ldr	r3, [r3, #16]
10002ad4:	0a9b      	lsrs	r3, r3, #10
10002ad6:	029a      	lsls	r2, r3, #10
10002ad8:	6a3b      	ldr	r3, [r7, #32]
10002ada:	611a      	str	r2, [r3, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
10002adc:	6a3b      	ldr	r3, [r7, #32]
10002ade:	691a      	ldr	r2, [r3, #16]
10002ae0:	693b      	ldr	r3, [r7, #16]
10002ae2:	059b      	lsls	r3, r3, #22
10002ae4:	0d9b      	lsrs	r3, r3, #22
10002ae6:	431a      	orrs	r2, r3
10002ae8:	6a3b      	ldr	r3, [r7, #32]
10002aea:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
10002aec:	6a3b      	ldr	r3, [r7, #32]
10002aee:	695a      	ldr	r2, [r3, #20]
10002af0:	4b1d      	ldr	r3, [pc, #116]	; (10002b68 <UART001_Configure+0x104>)
10002af2:	401a      	ands	r2, r3
10002af4:	6a3b      	ldr	r3, [r7, #32]
10002af6:	615a      	str	r2, [r3, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
10002af8:	6a3b      	ldr	r3, [r7, #32]
10002afa:	695a      	ldr	r2, [r3, #20]
10002afc:	697b      	ldr	r3, [r7, #20]
10002afe:	0419      	lsls	r1, r3, #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
10002b00:	4b1a      	ldr	r3, [pc, #104]	; (10002b6c <UART001_Configure+0x108>)
10002b02:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
10002b04:	431a      	orrs	r2, r3
10002b06:	6a3b      	ldr	r3, [r7, #32]
10002b08:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
10002b0a:	6a3b      	ldr	r3, [r7, #32]
10002b0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10002b0e:	2202      	movs	r2, #2
10002b10:	1c19      	adds	r1, r3, #0
10002b12:	4391      	bics	r1, r2
10002b14:	1c0a      	adds	r2, r1, #0
10002b16:	6a3b      	ldr	r3, [r7, #32]
10002b18:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
10002b1a:	6a3b      	ldr	r3, [r7, #32]
10002b1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
10002b1e:	1dbb      	adds	r3, r7, #6
10002b20:	781b      	ldrb	r3, [r3, #0]
10002b22:	0059      	lsls	r1, r3, #1
10002b24:	2302      	movs	r3, #2
10002b26:	400b      	ands	r3, r1
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
10002b28:	431a      	orrs	r2, r3
10002b2a:	6a3b      	ldr	r3, [r7, #32]
10002b2c:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
10002b2e:	6a3b      	ldr	r3, [r7, #32]
10002b30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
10002b32:	4b0f      	ldr	r3, [pc, #60]	; (10002b70 <UART001_Configure+0x10c>)
10002b34:	401a      	ands	r2, r3
10002b36:	6a3b      	ldr	r3, [r7, #32]
10002b38:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
10002b3a:	6a3b      	ldr	r3, [r7, #32]
10002b3c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
10002b3e:	1dfb      	adds	r3, r7, #7
10002b40:	781b      	ldrb	r3, [r3, #0]
10002b42:	0219      	lsls	r1, r3, #8
10002b44:	23c0      	movs	r3, #192	; 0xc0
10002b46:	009b      	lsls	r3, r3, #2
10002b48:	400b      	ands	r3, r1
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
10002b4a:	4313      	orrs	r3, r2
10002b4c:	2202      	movs	r2, #2
10002b4e:	431a      	orrs	r2, r3
10002b50:	6a3b      	ldr	r3, [r7, #32]
10002b52:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
10002b54:	2300      	movs	r3, #0
10002b56:	627b      	str	r3, [r7, #36]	; 0x24
10002b58:	e001      	b.n	10002b5e <UART001_Configure+0xfa>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
10002b5a:	2303      	movs	r3, #3
10002b5c:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
10002b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
10002b60:	1c18      	adds	r0, r3, #0
10002b62:	46bd      	mov	sp, r7
10002b64:	b00a      	add	sp, #40	; 0x28
10002b66:	bd80      	pop	{r7, pc}
10002b68:	fc00ffff 	.word	0xfc00ffff
10002b6c:	03ff0000 	.word	0x03ff0000
10002b70:	fffffcff 	.word	0xfffffcff

10002b74 <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
10002b74:	b580      	push	{r7, lr}
10002b76:	b086      	sub	sp, #24
10002b78:	af00      	add	r7, sp, #0
10002b7a:	60f8      	str	r0, [r7, #12]
10002b7c:	60b9      	str	r1, [r7, #8]
10002b7e:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
10002b80:	2300      	movs	r3, #0
10002b82:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
10002b84:	68fb      	ldr	r3, [r7, #12]
10002b86:	681b      	ldr	r3, [r3, #0]
10002b88:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
10002b8a:	68fb      	ldr	r3, [r7, #12]
10002b8c:	7fdb      	ldrb	r3, [r3, #31]
10002b8e:	2b00      	cmp	r3, #0
10002b90:	d01c      	beq.n	10002bcc <UART001_ReadDataMultiple+0x58>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
10002b92:	e00f      	b.n	10002bb4 <UART001_ReadDataMultiple+0x40>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
10002b94:	693a      	ldr	r2, [r7, #16]
10002b96:	238e      	movs	r3, #142	; 0x8e
10002b98:	005b      	lsls	r3, r3, #1
10002b9a:	58d3      	ldr	r3, [r2, r3]
10002b9c:	b29a      	uxth	r2, r3
10002b9e:	68bb      	ldr	r3, [r7, #8]
10002ba0:	801a      	strh	r2, [r3, #0]
		Count--;
10002ba2:	687b      	ldr	r3, [r7, #4]
10002ba4:	3b01      	subs	r3, #1
10002ba6:	607b      	str	r3, [r7, #4]
		ReadCount++;
10002ba8:	697b      	ldr	r3, [r7, #20]
10002baa:	3301      	adds	r3, #1
10002bac:	617b      	str	r3, [r7, #20]
		DataPtr++;
10002bae:	68bb      	ldr	r3, [r7, #8]
10002bb0:	3302      	adds	r3, #2
10002bb2:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
10002bb4:	693a      	ldr	r2, [r7, #16]
10002bb6:	238a      	movs	r3, #138	; 0x8a
10002bb8:	005b      	lsls	r3, r3, #1
10002bba:	58d2      	ldr	r2, [r2, r3]
10002bbc:	2308      	movs	r3, #8
10002bbe:	4013      	ands	r3, r2
10002bc0:	08db      	lsrs	r3, r3, #3
10002bc2:	d10b      	bne.n	10002bdc <UART001_ReadDataMultiple+0x68>
10002bc4:	687b      	ldr	r3, [r7, #4]
10002bc6:	2b00      	cmp	r3, #0
10002bc8:	d1e4      	bne.n	10002b94 <UART001_ReadDataMultiple+0x20>
10002bca:	e007      	b.n	10002bdc <UART001_ReadDataMultiple+0x68>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
10002bcc:	693b      	ldr	r3, [r7, #16]
10002bce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002bd0:	b29a      	uxth	r2, r3
10002bd2:	68bb      	ldr	r3, [r7, #8]
10002bd4:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
10002bd6:	697b      	ldr	r3, [r7, #20]
10002bd8:	3301      	adds	r3, #1
10002bda:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
10002bdc:	697b      	ldr	r3, [r7, #20]
}
10002bde:	1c18      	adds	r0, r3, #0
10002be0:	46bd      	mov	sp, r7
10002be2:	b006      	add	sp, #24
10002be4:	bd80      	pop	{r7, pc}
10002be6:	46c0      	nop			; (mov r8, r8)

10002be8 <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
10002be8:	b580      	push	{r7, lr}
10002bea:	b086      	sub	sp, #24
10002bec:	af00      	add	r7, sp, #0
10002bee:	60f8      	str	r0, [r7, #12]
10002bf0:	60b9      	str	r1, [r7, #8]
10002bf2:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
10002bf4:	2300      	movs	r3, #0
10002bf6:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
10002bf8:	68fb      	ldr	r3, [r7, #12]
10002bfa:	681b      	ldr	r3, [r3, #0]
10002bfc:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
10002bfe:	68fb      	ldr	r3, [r7, #12]
10002c00:	7fdb      	ldrb	r3, [r3, #31]
10002c02:	2b00      	cmp	r3, #0
10002c04:	d01c      	beq.n	10002c40 <UART001_ReadDataBytes+0x58>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
10002c06:	e00f      	b.n	10002c28 <UART001_ReadDataBytes+0x40>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
10002c08:	693a      	ldr	r2, [r7, #16]
10002c0a:	238e      	movs	r3, #142	; 0x8e
10002c0c:	005b      	lsls	r3, r3, #1
10002c0e:	58d3      	ldr	r3, [r2, r3]
10002c10:	b2da      	uxtb	r2, r3
10002c12:	68bb      	ldr	r3, [r7, #8]
10002c14:	701a      	strb	r2, [r3, #0]
		Count--;
10002c16:	687b      	ldr	r3, [r7, #4]
10002c18:	3b01      	subs	r3, #1
10002c1a:	607b      	str	r3, [r7, #4]
		ReadCount++;
10002c1c:	697b      	ldr	r3, [r7, #20]
10002c1e:	3301      	adds	r3, #1
10002c20:	617b      	str	r3, [r7, #20]
		DataPtr++;
10002c22:	68bb      	ldr	r3, [r7, #8]
10002c24:	3301      	adds	r3, #1
10002c26:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
10002c28:	693a      	ldr	r2, [r7, #16]
10002c2a:	238a      	movs	r3, #138	; 0x8a
10002c2c:	005b      	lsls	r3, r3, #1
10002c2e:	58d2      	ldr	r2, [r2, r3]
10002c30:	2308      	movs	r3, #8
10002c32:	4013      	ands	r3, r2
10002c34:	08db      	lsrs	r3, r3, #3
10002c36:	d10b      	bne.n	10002c50 <UART001_ReadDataBytes+0x68>
10002c38:	687b      	ldr	r3, [r7, #4]
10002c3a:	2b00      	cmp	r3, #0
10002c3c:	d1e4      	bne.n	10002c08 <UART001_ReadDataBytes+0x20>
10002c3e:	e007      	b.n	10002c50 <UART001_ReadDataBytes+0x68>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
10002c40:	693b      	ldr	r3, [r7, #16]
10002c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002c44:	b2da      	uxtb	r2, r3
10002c46:	68bb      	ldr	r3, [r7, #8]
10002c48:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
10002c4a:	697b      	ldr	r3, [r7, #20]
10002c4c:	3301      	adds	r3, #1
10002c4e:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
10002c50:	697b      	ldr	r3, [r7, #20]
}
10002c52:	1c18      	adds	r0, r3, #0
10002c54:	46bd      	mov	sp, r7
10002c56:	b006      	add	sp, #24
10002c58:	bd80      	pop	{r7, pc}
10002c5a:	46c0      	nop			; (mov r8, r8)

10002c5c <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
10002c5c:	b580      	push	{r7, lr}
10002c5e:	b086      	sub	sp, #24
10002c60:	af00      	add	r7, sp, #0
10002c62:	60f8      	str	r0, [r7, #12]
10002c64:	60b9      	str	r1, [r7, #8]
10002c66:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
10002c68:	2300      	movs	r3, #0
10002c6a:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
10002c6c:	68fb      	ldr	r3, [r7, #12]
10002c6e:	681b      	ldr	r3, [r3, #0]
10002c70:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
10002c72:	68fb      	ldr	r3, [r7, #12]
10002c74:	7f9b      	ldrb	r3, [r3, #30]
10002c76:	2b00      	cmp	r3, #0
10002c78:	d01d      	beq.n	10002cb6 <UART001_WriteDataMultiple+0x5a>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
10002c7a:	e00f      	b.n	10002c9c <UART001_WriteDataMultiple+0x40>
	  {
		UartRegs->IN[0] = *DataPtr;
10002c7c:	68bb      	ldr	r3, [r7, #8]
10002c7e:	881b      	ldrh	r3, [r3, #0]
10002c80:	1c19      	adds	r1, r3, #0
10002c82:	693a      	ldr	r2, [r7, #16]
10002c84:	23c0      	movs	r3, #192	; 0xc0
10002c86:	005b      	lsls	r3, r3, #1
10002c88:	50d1      	str	r1, [r2, r3]
		Count--;
10002c8a:	687b      	ldr	r3, [r7, #4]
10002c8c:	3b01      	subs	r3, #1
10002c8e:	607b      	str	r3, [r7, #4]
		WriteCount++;
10002c90:	697b      	ldr	r3, [r7, #20]
10002c92:	3301      	adds	r3, #1
10002c94:	617b      	str	r3, [r7, #20]
		DataPtr++;
10002c96:	68bb      	ldr	r3, [r7, #8]
10002c98:	3302      	adds	r3, #2
10002c9a:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
10002c9c:	693a      	ldr	r2, [r7, #16]
10002c9e:	238a      	movs	r3, #138	; 0x8a
10002ca0:	005b      	lsls	r3, r3, #1
10002ca2:	58d2      	ldr	r2, [r2, r3]
10002ca4:	2380      	movs	r3, #128	; 0x80
10002ca6:	015b      	lsls	r3, r3, #5
10002ca8:	4013      	ands	r3, r2
10002caa:	0b1b      	lsrs	r3, r3, #12
10002cac:	d111      	bne.n	10002cd2 <UART001_WriteDataMultiple+0x76>
10002cae:	687b      	ldr	r3, [r7, #4]
10002cb0:	2b00      	cmp	r3, #0
10002cb2:	d1e3      	bne.n	10002c7c <UART001_WriteDataMultiple+0x20>
10002cb4:	e00d      	b.n	10002cd2 <UART001_WriteDataMultiple+0x76>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
10002cb6:	693b      	ldr	r3, [r7, #16]
10002cb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
10002cba:	2380      	movs	r3, #128	; 0x80
10002cbc:	4013      	ands	r3, r2
10002cbe:	d108      	bne.n	10002cd2 <UART001_WriteDataMultiple+0x76>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
10002cc0:	68bb      	ldr	r3, [r7, #8]
10002cc2:	881b      	ldrh	r3, [r3, #0]
10002cc4:	1c19      	adds	r1, r3, #0
10002cc6:	693a      	ldr	r2, [r7, #16]
10002cc8:	2380      	movs	r3, #128	; 0x80
10002cca:	50d1      	str	r1, [r2, r3]
		WriteCount++; 
10002ccc:	697b      	ldr	r3, [r7, #20]
10002cce:	3301      	adds	r3, #1
10002cd0:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
10002cd2:	697b      	ldr	r3, [r7, #20]
}
10002cd4:	1c18      	adds	r0, r3, #0
10002cd6:	46bd      	mov	sp, r7
10002cd8:	b006      	add	sp, #24
10002cda:	bd80      	pop	{r7, pc}

10002cdc <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
10002cdc:	b580      	push	{r7, lr}
10002cde:	b086      	sub	sp, #24
10002ce0:	af00      	add	r7, sp, #0
10002ce2:	60f8      	str	r0, [r7, #12]
10002ce4:	60b9      	str	r1, [r7, #8]
10002ce6:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
10002ce8:	2300      	movs	r3, #0
10002cea:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
10002cec:	68fb      	ldr	r3, [r7, #12]
10002cee:	681b      	ldr	r3, [r3, #0]
10002cf0:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
10002cf2:	68fb      	ldr	r3, [r7, #12]
10002cf4:	7f9b      	ldrb	r3, [r3, #30]
10002cf6:	2b00      	cmp	r3, #0
10002cf8:	d01d      	beq.n	10002d36 <UART001_WriteDataBytes+0x5a>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
10002cfa:	e00f      	b.n	10002d1c <UART001_WriteDataBytes+0x40>
	  {
		UartRegs->IN[0] = *DataPtr;
10002cfc:	68bb      	ldr	r3, [r7, #8]
10002cfe:	781b      	ldrb	r3, [r3, #0]
10002d00:	1c19      	adds	r1, r3, #0
10002d02:	693a      	ldr	r2, [r7, #16]
10002d04:	23c0      	movs	r3, #192	; 0xc0
10002d06:	005b      	lsls	r3, r3, #1
10002d08:	50d1      	str	r1, [r2, r3]
		Count--;
10002d0a:	687b      	ldr	r3, [r7, #4]
10002d0c:	3b01      	subs	r3, #1
10002d0e:	607b      	str	r3, [r7, #4]
		WriteCount++;
10002d10:	697b      	ldr	r3, [r7, #20]
10002d12:	3301      	adds	r3, #1
10002d14:	617b      	str	r3, [r7, #20]
		DataPtr++;
10002d16:	68bb      	ldr	r3, [r7, #8]
10002d18:	3301      	adds	r3, #1
10002d1a:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
10002d1c:	693a      	ldr	r2, [r7, #16]
10002d1e:	238a      	movs	r3, #138	; 0x8a
10002d20:	005b      	lsls	r3, r3, #1
10002d22:	58d2      	ldr	r2, [r2, r3]
10002d24:	2380      	movs	r3, #128	; 0x80
10002d26:	015b      	lsls	r3, r3, #5
10002d28:	4013      	ands	r3, r2
10002d2a:	0b1b      	lsrs	r3, r3, #12
10002d2c:	d111      	bne.n	10002d52 <UART001_WriteDataBytes+0x76>
10002d2e:	687b      	ldr	r3, [r7, #4]
10002d30:	2b00      	cmp	r3, #0
10002d32:	d1e3      	bne.n	10002cfc <UART001_WriteDataBytes+0x20>
10002d34:	e00d      	b.n	10002d52 <UART001_WriteDataBytes+0x76>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
10002d36:	693b      	ldr	r3, [r7, #16]
10002d38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
10002d3a:	2380      	movs	r3, #128	; 0x80
10002d3c:	4013      	ands	r3, r2
10002d3e:	d108      	bne.n	10002d52 <UART001_WriteDataBytes+0x76>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
10002d40:	68bb      	ldr	r3, [r7, #8]
10002d42:	781b      	ldrb	r3, [r3, #0]
10002d44:	1c19      	adds	r1, r3, #0
10002d46:	693a      	ldr	r2, [r7, #16]
10002d48:	2380      	movs	r3, #128	; 0x80
10002d4a:	50d1      	str	r1, [r2, r3]
		WriteCount++; 
10002d4c:	697b      	ldr	r3, [r7, #20]
10002d4e:	3301      	adds	r3, #1
10002d50:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
10002d52:	697b      	ldr	r3, [r7, #20]
}
10002d54:	1c18      	adds	r0, r3, #0
10002d56:	46bd      	mov	sp, r7
10002d58:	b006      	add	sp, #24
10002d5a:	bd80      	pop	{r7, pc}

10002d5c <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
10002d5c:	b580      	push	{r7, lr}
10002d5e:	b086      	sub	sp, #24
10002d60:	af00      	add	r7, sp, #0
10002d62:	6078      	str	r0, [r7, #4]
10002d64:	1c0a      	adds	r2, r1, #0
10002d66:	1cfb      	adds	r3, r7, #3
10002d68:	701a      	strb	r2, [r3, #0]
  status_t Status = (status_t)UART001_RESET;
10002d6a:	2301      	movs	r3, #1
10002d6c:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
10002d6e:	2300      	movs	r3, #0
10002d70:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
10002d72:	687b      	ldr	r3, [r7, #4]
10002d74:	681b      	ldr	r3, [r3, #0]
10002d76:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
10002d78:	1cfb      	adds	r3, r7, #3
10002d7a:	781b      	ldrb	r3, [r3, #0]
10002d7c:	2b0f      	cmp	r3, #15
10002d7e:	d80a      	bhi.n	10002d96 <UART001_GetFlagStatus+0x3a>
  {
    TempValue = UartRegs->PSR_ASCMode;
10002d80:	68fb      	ldr	r3, [r7, #12]
10002d82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10002d84:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
10002d86:	1cfb      	adds	r3, r7, #3
10002d88:	781b      	ldrb	r3, [r3, #0]
10002d8a:	2201      	movs	r2, #1
10002d8c:	409a      	lsls	r2, r3
10002d8e:	693b      	ldr	r3, [r7, #16]
10002d90:	4013      	ands	r3, r2
10002d92:	613b      	str	r3, [r7, #16]
10002d94:	e01e      	b.n	10002dd4 <UART001_GetFlagStatus+0x78>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
10002d96:	1cfb      	adds	r3, r7, #3
10002d98:	781b      	ldrb	r3, [r3, #0]
10002d9a:	2b12      	cmp	r3, #18
10002d9c:	d80d      	bhi.n	10002dba <UART001_GetFlagStatus+0x5e>
  {
    TempValue = UartRegs->TRBSR;
10002d9e:	68fa      	ldr	r2, [r7, #12]
10002da0:	238a      	movs	r3, #138	; 0x8a
10002da2:	005b      	lsls	r3, r3, #1
10002da4:	58d3      	ldr	r3, [r2, r3]
10002da6:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
10002da8:	1cfb      	adds	r3, r7, #3
10002daa:	781b      	ldrb	r3, [r3, #0]
10002dac:	3b10      	subs	r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
10002dae:	2201      	movs	r2, #1
10002db0:	409a      	lsls	r2, r3
10002db2:	693b      	ldr	r3, [r7, #16]
10002db4:	4013      	ands	r3, r2
10002db6:	613b      	str	r3, [r7, #16]
10002db8:	e00c      	b.n	10002dd4 <UART001_GetFlagStatus+0x78>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
10002dba:	68fa      	ldr	r2, [r7, #12]
10002dbc:	238a      	movs	r3, #138	; 0x8a
10002dbe:	005b      	lsls	r3, r3, #1
10002dc0:	58d3      	ldr	r3, [r2, r3]
10002dc2:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
10002dc4:	1cfb      	adds	r3, r7, #3
10002dc6:	781b      	ldrb	r3, [r3, #0]
10002dc8:	3b0b      	subs	r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
10002dca:	2201      	movs	r2, #1
10002dcc:	409a      	lsls	r2, r3
10002dce:	693b      	ldr	r3, [r7, #16]
10002dd0:	4013      	ands	r3, r2
10002dd2:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
10002dd4:	693b      	ldr	r3, [r7, #16]
10002dd6:	2b00      	cmp	r3, #0
10002dd8:	d001      	beq.n	10002dde <UART001_GetFlagStatus+0x82>
  {
    Status = (status_t)UART001_SET;
10002dda:	2302      	movs	r3, #2
10002ddc:	617b      	str	r3, [r7, #20]
  }
  return Status;
10002dde:	697b      	ldr	r3, [r7, #20]
}
10002de0:	1c18      	adds	r0, r3, #0
10002de2:	46bd      	mov	sp, r7
10002de4:	b006      	add	sp, #24
10002de6:	bd80      	pop	{r7, pc}

10002de8 <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
10002de8:	b580      	push	{r7, lr}
10002dea:	b084      	sub	sp, #16
10002dec:	af00      	add	r7, sp, #0
10002dee:	6078      	str	r0, [r7, #4]
10002df0:	1c0a      	adds	r2, r1, #0
10002df2:	1cfb      	adds	r3, r7, #3
10002df4:	701a      	strb	r2, [r3, #0]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
10002df6:	687b      	ldr	r3, [r7, #4]
10002df8:	681b      	ldr	r3, [r3, #0]
10002dfa:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
10002dfc:	1cfb      	adds	r3, r7, #3
10002dfe:	781b      	ldrb	r3, [r3, #0]
10002e00:	2b0f      	cmp	r3, #15
10002e02:	d80b      	bhi.n	10002e1c <UART001_ClearFlag+0x34>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
10002e04:	68fb      	ldr	r3, [r7, #12]
10002e06:	6cda      	ldr	r2, [r3, #76]	; 0x4c
10002e08:	1cfb      	adds	r3, r7, #3
10002e0a:	781b      	ldrb	r3, [r3, #0]
10002e0c:	2101      	movs	r1, #1
10002e0e:	1c08      	adds	r0, r1, #0
10002e10:	4098      	lsls	r0, r3
10002e12:	1c03      	adds	r3, r0, #0
10002e14:	431a      	orrs	r2, r3
10002e16:	68fb      	ldr	r3, [r7, #12]
10002e18:	64da      	str	r2, [r3, #76]	; 0x4c
10002e1a:	e026      	b.n	10002e6a <UART001_ClearFlag+0x82>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
10002e1c:	1cfb      	adds	r3, r7, #3
10002e1e:	781b      	ldrb	r3, [r3, #0]
10002e20:	2b12      	cmp	r3, #18
10002e22:	d811      	bhi.n	10002e48 <UART001_ClearFlag+0x60>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
10002e24:	68fa      	ldr	r2, [r7, #12]
10002e26:	238c      	movs	r3, #140	; 0x8c
10002e28:	005b      	lsls	r3, r3, #1
10002e2a:	58d2      	ldr	r2, [r2, r3]
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
10002e2c:	1cfb      	adds	r3, r7, #3
10002e2e:	781b      	ldrb	r3, [r3, #0]
10002e30:	3b10      	subs	r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
10002e32:	2101      	movs	r1, #1
10002e34:	1c08      	adds	r0, r1, #0
10002e36:	4098      	lsls	r0, r3
10002e38:	1c03      	adds	r3, r0, #0
10002e3a:	1c11      	adds	r1, r2, #0
10002e3c:	4319      	orrs	r1, r3
10002e3e:	68fa      	ldr	r2, [r7, #12]
10002e40:	238c      	movs	r3, #140	; 0x8c
10002e42:	005b      	lsls	r3, r3, #1
10002e44:	50d1      	str	r1, [r2, r3]
10002e46:	e010      	b.n	10002e6a <UART001_ClearFlag+0x82>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
10002e48:	68fa      	ldr	r2, [r7, #12]
10002e4a:	238c      	movs	r3, #140	; 0x8c
10002e4c:	005b      	lsls	r3, r3, #1
10002e4e:	58d2      	ldr	r2, [r2, r3]
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
10002e50:	1cfb      	adds	r3, r7, #3
10002e52:	781b      	ldrb	r3, [r3, #0]
10002e54:	3b0b      	subs	r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
10002e56:	2101      	movs	r1, #1
10002e58:	1c08      	adds	r0, r1, #0
10002e5a:	4098      	lsls	r0, r3
10002e5c:	1c03      	adds	r3, r0, #0
10002e5e:	1c11      	adds	r1, r2, #0
10002e60:	4319      	orrs	r1, r3
10002e62:	68fa      	ldr	r2, [r7, #12]
10002e64:	238c      	movs	r3, #140	; 0x8c
10002e66:	005b      	lsls	r3, r3, #1
10002e68:	50d1      	str	r1, [r2, r3]
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
10002e6a:	46bd      	mov	sp, r7
10002e6c:	b004      	add	sp, #16
10002e6e:	bd80      	pop	{r7, pc}

10002e70 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10002e70:	b580      	push	{r7, lr}
10002e72:	b082      	sub	sp, #8
10002e74:	af00      	add	r7, sp, #0
10002e76:	1c02      	adds	r2, r0, #0
10002e78:	1dfb      	adds	r3, r7, #7
10002e7a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
10002e7c:	4b06      	ldr	r3, [pc, #24]	; (10002e98 <NVIC_EnableIRQ+0x28>)
10002e7e:	1dfa      	adds	r2, r7, #7
10002e80:	7812      	ldrb	r2, [r2, #0]
10002e82:	1c11      	adds	r1, r2, #0
10002e84:	221f      	movs	r2, #31
10002e86:	400a      	ands	r2, r1
10002e88:	2101      	movs	r1, #1
10002e8a:	1c08      	adds	r0, r1, #0
10002e8c:	4090      	lsls	r0, r2
10002e8e:	1c02      	adds	r2, r0, #0
10002e90:	601a      	str	r2, [r3, #0]
}
10002e92:	46bd      	mov	sp, r7
10002e94:	b002      	add	sp, #8
10002e96:	bd80      	pop	{r7, pc}
10002e98:	e000e100 	.word	0xe000e100

10002e9c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10002e9c:	b5b0      	push	{r4, r5, r7, lr}
10002e9e:	b082      	sub	sp, #8
10002ea0:	af00      	add	r7, sp, #0
10002ea2:	1c02      	adds	r2, r0, #0
10002ea4:	6039      	str	r1, [r7, #0]
10002ea6:	1dfb      	adds	r3, r7, #7
10002ea8:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
10002eaa:	1dfb      	adds	r3, r7, #7
10002eac:	781b      	ldrb	r3, [r3, #0]
10002eae:	2b7f      	cmp	r3, #127	; 0x7f
10002eb0:	d932      	bls.n	10002f18 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002eb2:	4930      	ldr	r1, [pc, #192]	; (10002f74 <NVIC_SetPriority+0xd8>)
10002eb4:	1dfb      	adds	r3, r7, #7
10002eb6:	781b      	ldrb	r3, [r3, #0]
10002eb8:	1c1a      	adds	r2, r3, #0
10002eba:	230f      	movs	r3, #15
10002ebc:	4013      	ands	r3, r2
10002ebe:	3b08      	subs	r3, #8
10002ec0:	0898      	lsrs	r0, r3, #2
10002ec2:	4a2c      	ldr	r2, [pc, #176]	; (10002f74 <NVIC_SetPriority+0xd8>)
10002ec4:	1dfb      	adds	r3, r7, #7
10002ec6:	781b      	ldrb	r3, [r3, #0]
10002ec8:	1c1c      	adds	r4, r3, #0
10002eca:	230f      	movs	r3, #15
10002ecc:	4023      	ands	r3, r4
10002ece:	3b08      	subs	r3, #8
10002ed0:	089b      	lsrs	r3, r3, #2
10002ed2:	3306      	adds	r3, #6
10002ed4:	009b      	lsls	r3, r3, #2
10002ed6:	18d3      	adds	r3, r2, r3
10002ed8:	685b      	ldr	r3, [r3, #4]
10002eda:	1dfa      	adds	r2, r7, #7
10002edc:	7812      	ldrb	r2, [r2, #0]
10002ede:	1c14      	adds	r4, r2, #0
10002ee0:	2203      	movs	r2, #3
10002ee2:	4022      	ands	r2, r4
10002ee4:	00d2      	lsls	r2, r2, #3
10002ee6:	24ff      	movs	r4, #255	; 0xff
10002ee8:	1c25      	adds	r5, r4, #0
10002eea:	4095      	lsls	r5, r2
10002eec:	1c2a      	adds	r2, r5, #0
10002eee:	43d2      	mvns	r2, r2
10002ef0:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10002ef2:	683b      	ldr	r3, [r7, #0]
10002ef4:	019c      	lsls	r4, r3, #6
10002ef6:	23ff      	movs	r3, #255	; 0xff
10002ef8:	401c      	ands	r4, r3
10002efa:	1dfb      	adds	r3, r7, #7
10002efc:	781b      	ldrb	r3, [r3, #0]
10002efe:	1c1d      	adds	r5, r3, #0
10002f00:	2303      	movs	r3, #3
10002f02:	402b      	ands	r3, r5
10002f04:	00db      	lsls	r3, r3, #3
10002f06:	1c25      	adds	r5, r4, #0
10002f08:	409d      	lsls	r5, r3
10002f0a:	1c2b      	adds	r3, r5, #0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002f0c:	431a      	orrs	r2, r3
10002f0e:	1d83      	adds	r3, r0, #6
10002f10:	009b      	lsls	r3, r3, #2
10002f12:	18cb      	adds	r3, r1, r3
10002f14:	605a      	str	r2, [r3, #4]
10002f16:	e029      	b.n	10002f6c <NVIC_SetPriority+0xd0>
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002f18:	4b17      	ldr	r3, [pc, #92]	; (10002f78 <NVIC_SetPriority+0xdc>)
10002f1a:	1dfa      	adds	r2, r7, #7
10002f1c:	7812      	ldrb	r2, [r2, #0]
10002f1e:	b252      	sxtb	r2, r2
10002f20:	0892      	lsrs	r2, r2, #2
10002f22:	4915      	ldr	r1, [pc, #84]	; (10002f78 <NVIC_SetPriority+0xdc>)
10002f24:	1df8      	adds	r0, r7, #7
10002f26:	7800      	ldrb	r0, [r0, #0]
10002f28:	b240      	sxtb	r0, r0
10002f2a:	0880      	lsrs	r0, r0, #2
10002f2c:	30c0      	adds	r0, #192	; 0xc0
10002f2e:	0080      	lsls	r0, r0, #2
10002f30:	5841      	ldr	r1, [r0, r1]
10002f32:	1df8      	adds	r0, r7, #7
10002f34:	7800      	ldrb	r0, [r0, #0]
10002f36:	1c04      	adds	r4, r0, #0
10002f38:	2003      	movs	r0, #3
10002f3a:	4020      	ands	r0, r4
10002f3c:	00c0      	lsls	r0, r0, #3
10002f3e:	24ff      	movs	r4, #255	; 0xff
10002f40:	1c25      	adds	r5, r4, #0
10002f42:	4085      	lsls	r5, r0
10002f44:	1c28      	adds	r0, r5, #0
10002f46:	43c0      	mvns	r0, r0
10002f48:	4008      	ands	r0, r1
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10002f4a:	6839      	ldr	r1, [r7, #0]
10002f4c:	018c      	lsls	r4, r1, #6
10002f4e:	21ff      	movs	r1, #255	; 0xff
10002f50:	400c      	ands	r4, r1
10002f52:	1df9      	adds	r1, r7, #7
10002f54:	7809      	ldrb	r1, [r1, #0]
10002f56:	1c0d      	adds	r5, r1, #0
10002f58:	2103      	movs	r1, #3
10002f5a:	4029      	ands	r1, r5
10002f5c:	00c9      	lsls	r1, r1, #3
10002f5e:	1c25      	adds	r5, r4, #0
10002f60:	408d      	lsls	r5, r1
10002f62:	1c29      	adds	r1, r5, #0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002f64:	4301      	orrs	r1, r0
10002f66:	32c0      	adds	r2, #192	; 0xc0
10002f68:	0092      	lsls	r2, r2, #2
10002f6a:	50d1      	str	r1, [r2, r3]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
10002f6c:	46bd      	mov	sp, r7
10002f6e:	b002      	add	sp, #8
10002f70:	bdb0      	pop	{r4, r5, r7, pc}
10002f72:	46c0      	nop			; (mov r8, r8)
10002f74:	e000ed00 	.word	0xe000ed00
10002f78:	e000e100 	.word	0xe000e100

10002f7c <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
10002f7c:	b580      	push	{r7, lr}
10002f7e:	b082      	sub	sp, #8
10002f80:	af00      	add	r7, sp, #0
10002f82:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
10002f84:	687b      	ldr	r3, [r7, #4]
10002f86:	781b      	ldrb	r3, [r3, #0]
10002f88:	b2db      	uxtb	r3, r3
10002f8a:	b25b      	sxtb	r3, r3
10002f8c:	1c18      	adds	r0, r3, #0
10002f8e:	f7ff ff6f 	bl	10002e70 <NVIC_EnableIRQ>
}
10002f92:	46bd      	mov	sp, r7
10002f94:	b002      	add	sp, #8
10002f96:	bd80      	pop	{r7, pc}

10002f98 <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
10002f98:	b580      	push	{r7, lr}
10002f9a:	b082      	sub	sp, #8
10002f9c:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
10002f9e:	2300      	movs	r3, #0
10002fa0:	607b      	str	r3, [r7, #4]
10002fa2:	e009      	b.n	10002fb8 <NVIC002_Init+0x20>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
10002fa4:	4b07      	ldr	r3, [pc, #28]	; (10002fc4 <NVIC002_Init+0x2c>)
10002fa6:	687a      	ldr	r2, [r7, #4]
10002fa8:	0092      	lsls	r2, r2, #2
10002faa:	58d3      	ldr	r3, [r2, r3]
10002fac:	1c18      	adds	r0, r3, #0
10002fae:	f000 f80b 	bl	10002fc8 <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
10002fb2:	687b      	ldr	r3, [r7, #4]
10002fb4:	3301      	adds	r3, #1
10002fb6:	607b      	str	r3, [r7, #4]
10002fb8:	687b      	ldr	r3, [r7, #4]
10002fba:	2b00      	cmp	r3, #0
10002fbc:	d0f2      	beq.n	10002fa4 <NVIC002_Init+0xc>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
10002fbe:	46bd      	mov	sp, r7
10002fc0:	b002      	add	sp, #8
10002fc2:	bd80      	pop	{r7, pc}
10002fc4:	200009b0 	.word	0x200009b0

10002fc8 <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
10002fc8:	b580      	push	{r7, lr}
10002fca:	b082      	sub	sp, #8
10002fcc:	af00      	add	r7, sp, #0
10002fce:	6078      	str	r0, [r7, #4]
   /* Set Interrupt Priority for NVIC <%=NodeID%> 
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
10002fd0:	687b      	ldr	r3, [r7, #4]
10002fd2:	781b      	ldrb	r3, [r3, #0]
10002fd4:	b2da      	uxtb	r2, r3
			             Handle->Priority);
10002fd6:	687b      	ldr	r3, [r7, #4]
10002fd8:	785b      	ldrb	r3, [r3, #1]
static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
   /* Set Interrupt Priority for NVIC <%=NodeID%> 
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
10002fda:	b252      	sxtb	r2, r2
10002fdc:	1c10      	adds	r0, r2, #0
10002fde:	1c19      	adds	r1, r3, #0
10002fe0:	f7ff ff5c 	bl	10002e9c <NVIC_SetPriority>
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
10002fe4:	687b      	ldr	r3, [r7, #4]
10002fe6:	78db      	ldrb	r3, [r3, #3]
10002fe8:	2b01      	cmp	r3, #1
10002fea:	d103      	bne.n	10002ff4 <NVIC002_lInit+0x2c>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
10002fec:	687b      	ldr	r3, [r7, #4]
10002fee:	1c18      	adds	r0, r3, #0
10002ff0:	f7ff ffc4 	bl	10002f7c <NVIC002_EnableIRQ>
	}
   
}
10002ff4:	46bd      	mov	sp, r7
10002ff6:	b002      	add	sp, #8
10002ff8:	bd80      	pop	{r7, pc}
10002ffa:	46c0      	nop			; (mov r8, r8)

10002ffc <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
10002ffc:	b580      	push	{r7, lr}
10002ffe:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 1 Port 0 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 0;
10003000:	4b0a      	ldr	r3, [pc, #40]	; (1000302c <IO004_Init+0x30>)
10003002:	685b      	ldr	r3, [r3, #4]
10003004:	2200      	movs	r2, #0
10003006:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->IOCR0 |= (0U << 3);   
10003008:	4b08      	ldr	r3, [pc, #32]	; (1000302c <IO004_Init+0x30>)
1000300a:	685b      	ldr	r3, [r3, #4]
1000300c:	4a07      	ldr	r2, [pc, #28]	; (1000302c <IO004_Init+0x30>)
1000300e:	6852      	ldr	r2, [r2, #4]
10003010:	6912      	ldr	r2, [r2, #16]
10003012:	611a      	str	r2, [r3, #16]

  /* Configuration of 1 Port 1 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 1;
10003014:	4b06      	ldr	r3, [pc, #24]	; (10003030 <IO004_Init+0x34>)
10003016:	685b      	ldr	r3, [r3, #4]
10003018:	2200      	movs	r2, #0
1000301a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->IOCR0 |= (0U << 11);
1000301c:	4b04      	ldr	r3, [pc, #16]	; (10003030 <IO004_Init+0x34>)
1000301e:	685b      	ldr	r3, [r3, #4]
10003020:	4a03      	ldr	r2, [pc, #12]	; (10003030 <IO004_Init+0x34>)
10003022:	6852      	ldr	r2, [r2, #4]
10003024:	6912      	ldr	r2, [r2, #16]
10003026:	611a      	str	r2, [r3, #16]
}
10003028:	46bd      	mov	sp, r7
1000302a:	bd80      	pop	{r7, pc}
1000302c:	100063b4 	.word	0x100063b4
10003030:	100063bc 	.word	0x100063bc

10003034 <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
10003034:	b590      	push	{r4, r7, lr}
10003036:	b085      	sub	sp, #20
10003038:	af00      	add	r7, sp, #0
1000303a:	6078      	str	r0, [r7, #4]
1000303c:	1c0a      	adds	r2, r1, #0
1000303e:	1cfb      	adds	r3, r7, #3
10003040:	701a      	strb	r2, [r3, #0]
  uint8_t Pin = Handle->PortPin;
10003042:	1c3b      	adds	r3, r7, #0
10003044:	330f      	adds	r3, #15
10003046:	687a      	ldr	r2, [r7, #4]
10003048:	7852      	ldrb	r2, [r2, #1]
1000304a:	701a      	strb	r2, [r3, #0]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
1000304c:	1c3b      	adds	r3, r7, #0
1000304e:	330f      	adds	r3, #15
10003050:	781b      	ldrb	r3, [r3, #0]
10003052:	2b03      	cmp	r3, #3
10003054:	d824      	bhi.n	100030a0 <IO004_DisableOutputDriver+0x6c>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
10003056:	687b      	ldr	r3, [r7, #4]
10003058:	685b      	ldr	r3, [r3, #4]
1000305a:	687a      	ldr	r2, [r7, #4]
1000305c:	6852      	ldr	r2, [r2, #4]
1000305e:	6912      	ldr	r2, [r2, #16]
10003060:	1c39      	adds	r1, r7, #0
10003062:	310f      	adds	r1, #15
10003064:	7809      	ldrb	r1, [r1, #0]
10003066:	00c9      	lsls	r1, r1, #3
10003068:	3103      	adds	r1, #3
1000306a:	201f      	movs	r0, #31
1000306c:	1c04      	adds	r4, r0, #0
1000306e:	408c      	lsls	r4, r1
10003070:	1c21      	adds	r1, r4, #0
10003072:	43c9      	mvns	r1, r1
10003074:	400a      	ands	r2, r1
10003076:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10003078:	687b      	ldr	r3, [r7, #4]
1000307a:	685b      	ldr	r3, [r3, #4]
1000307c:	687a      	ldr	r2, [r7, #4]
1000307e:	6852      	ldr	r2, [r2, #4]
10003080:	6911      	ldr	r1, [r2, #16]
10003082:	1cfa      	adds	r2, r7, #3
10003084:	7810      	ldrb	r0, [r2, #0]
10003086:	221f      	movs	r2, #31
10003088:	4010      	ands	r0, r2
1000308a:	1c3a      	adds	r2, r7, #0
1000308c:	320f      	adds	r2, #15
1000308e:	7812      	ldrb	r2, [r2, #0]
10003090:	00d2      	lsls	r2, r2, #3
10003092:	3203      	adds	r2, #3
10003094:	1c04      	adds	r4, r0, #0
10003096:	4094      	lsls	r4, r2
10003098:	1c22      	adds	r2, r4, #0
1000309a:	430a      	orrs	r2, r1
1000309c:	611a      	str	r2, [r3, #16]
1000309e:	e0a0      	b.n	100031e2 <IO004_DisableOutputDriver+0x1ae>
  } else if ((Pin >= 4U) && (Pin <= 7U))
100030a0:	1c3b      	adds	r3, r7, #0
100030a2:	330f      	adds	r3, #15
100030a4:	781b      	ldrb	r3, [r3, #0]
100030a6:	2b03      	cmp	r3, #3
100030a8:	d930      	bls.n	1000310c <IO004_DisableOutputDriver+0xd8>
100030aa:	1c3b      	adds	r3, r7, #0
100030ac:	330f      	adds	r3, #15
100030ae:	781b      	ldrb	r3, [r3, #0]
100030b0:	2b07      	cmp	r3, #7
100030b2:	d82b      	bhi.n	1000310c <IO004_DisableOutputDriver+0xd8>
  {
    Pin = Pin - 4U;
100030b4:	1c3b      	adds	r3, r7, #0
100030b6:	330f      	adds	r3, #15
100030b8:	1c3a      	adds	r2, r7, #0
100030ba:	320f      	adds	r2, #15
100030bc:	7812      	ldrb	r2, [r2, #0]
100030be:	3a04      	subs	r2, #4
100030c0:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
100030c2:	687b      	ldr	r3, [r7, #4]
100030c4:	685b      	ldr	r3, [r3, #4]
100030c6:	687a      	ldr	r2, [r7, #4]
100030c8:	6852      	ldr	r2, [r2, #4]
100030ca:	6952      	ldr	r2, [r2, #20]
100030cc:	1c39      	adds	r1, r7, #0
100030ce:	310f      	adds	r1, #15
100030d0:	7809      	ldrb	r1, [r1, #0]
100030d2:	00c9      	lsls	r1, r1, #3
100030d4:	3103      	adds	r1, #3
100030d6:	201f      	movs	r0, #31
100030d8:	1c04      	adds	r4, r0, #0
100030da:	408c      	lsls	r4, r1
100030dc:	1c21      	adds	r1, r4, #0
100030de:	43c9      	mvns	r1, r1
100030e0:	400a      	ands	r2, r1
100030e2:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
100030e4:	687b      	ldr	r3, [r7, #4]
100030e6:	685b      	ldr	r3, [r3, #4]
100030e8:	687a      	ldr	r2, [r7, #4]
100030ea:	6852      	ldr	r2, [r2, #4]
100030ec:	6951      	ldr	r1, [r2, #20]
100030ee:	1cfa      	adds	r2, r7, #3
100030f0:	7810      	ldrb	r0, [r2, #0]
100030f2:	221f      	movs	r2, #31
100030f4:	4010      	ands	r0, r2
100030f6:	1c3a      	adds	r2, r7, #0
100030f8:	320f      	adds	r2, #15
100030fa:	7812      	ldrb	r2, [r2, #0]
100030fc:	00d2      	lsls	r2, r2, #3
100030fe:	3203      	adds	r2, #3
10003100:	1c04      	adds	r4, r0, #0
10003102:	4094      	lsls	r4, r2
10003104:	1c22      	adds	r2, r4, #0
10003106:	430a      	orrs	r2, r1
10003108:	615a      	str	r2, [r3, #20]
1000310a:	e06a      	b.n	100031e2 <IO004_DisableOutputDriver+0x1ae>
  } else if ((Pin >= 8U) && (Pin <= 11U))
1000310c:	1c3b      	adds	r3, r7, #0
1000310e:	330f      	adds	r3, #15
10003110:	781b      	ldrb	r3, [r3, #0]
10003112:	2b07      	cmp	r3, #7
10003114:	d930      	bls.n	10003178 <IO004_DisableOutputDriver+0x144>
10003116:	1c3b      	adds	r3, r7, #0
10003118:	330f      	adds	r3, #15
1000311a:	781b      	ldrb	r3, [r3, #0]
1000311c:	2b0b      	cmp	r3, #11
1000311e:	d82b      	bhi.n	10003178 <IO004_DisableOutputDriver+0x144>
  {
    Pin = Pin - 8U;
10003120:	1c3b      	adds	r3, r7, #0
10003122:	330f      	adds	r3, #15
10003124:	1c3a      	adds	r2, r7, #0
10003126:	320f      	adds	r2, #15
10003128:	7812      	ldrb	r2, [r2, #0]
1000312a:	3a08      	subs	r2, #8
1000312c:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
1000312e:	687b      	ldr	r3, [r7, #4]
10003130:	685b      	ldr	r3, [r3, #4]
10003132:	687a      	ldr	r2, [r7, #4]
10003134:	6852      	ldr	r2, [r2, #4]
10003136:	6992      	ldr	r2, [r2, #24]
10003138:	1c39      	adds	r1, r7, #0
1000313a:	310f      	adds	r1, #15
1000313c:	7809      	ldrb	r1, [r1, #0]
1000313e:	00c9      	lsls	r1, r1, #3
10003140:	3103      	adds	r1, #3
10003142:	201f      	movs	r0, #31
10003144:	1c04      	adds	r4, r0, #0
10003146:	408c      	lsls	r4, r1
10003148:	1c21      	adds	r1, r4, #0
1000314a:	43c9      	mvns	r1, r1
1000314c:	400a      	ands	r2, r1
1000314e:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10003150:	687b      	ldr	r3, [r7, #4]
10003152:	685b      	ldr	r3, [r3, #4]
10003154:	687a      	ldr	r2, [r7, #4]
10003156:	6852      	ldr	r2, [r2, #4]
10003158:	6991      	ldr	r1, [r2, #24]
1000315a:	1cfa      	adds	r2, r7, #3
1000315c:	7810      	ldrb	r0, [r2, #0]
1000315e:	221f      	movs	r2, #31
10003160:	4010      	ands	r0, r2
10003162:	1c3a      	adds	r2, r7, #0
10003164:	320f      	adds	r2, #15
10003166:	7812      	ldrb	r2, [r2, #0]
10003168:	00d2      	lsls	r2, r2, #3
1000316a:	3203      	adds	r2, #3
1000316c:	1c04      	adds	r4, r0, #0
1000316e:	4094      	lsls	r4, r2
10003170:	1c22      	adds	r2, r4, #0
10003172:	430a      	orrs	r2, r1
10003174:	619a      	str	r2, [r3, #24]
10003176:	e034      	b.n	100031e2 <IO004_DisableOutputDriver+0x1ae>
  } else if ((Pin >= 12U) && (Pin <= 15U))
10003178:	1c3b      	adds	r3, r7, #0
1000317a:	330f      	adds	r3, #15
1000317c:	781b      	ldrb	r3, [r3, #0]
1000317e:	2b0b      	cmp	r3, #11
10003180:	d92f      	bls.n	100031e2 <IO004_DisableOutputDriver+0x1ae>
10003182:	1c3b      	adds	r3, r7, #0
10003184:	330f      	adds	r3, #15
10003186:	781b      	ldrb	r3, [r3, #0]
10003188:	2b0f      	cmp	r3, #15
1000318a:	d82a      	bhi.n	100031e2 <IO004_DisableOutputDriver+0x1ae>
  {
    Pin = Pin - 12U;
1000318c:	1c3b      	adds	r3, r7, #0
1000318e:	330f      	adds	r3, #15
10003190:	1c3a      	adds	r2, r7, #0
10003192:	320f      	adds	r2, #15
10003194:	7812      	ldrb	r2, [r2, #0]
10003196:	3a0c      	subs	r2, #12
10003198:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
1000319a:	687b      	ldr	r3, [r7, #4]
1000319c:	685b      	ldr	r3, [r3, #4]
1000319e:	687a      	ldr	r2, [r7, #4]
100031a0:	6852      	ldr	r2, [r2, #4]
100031a2:	69d2      	ldr	r2, [r2, #28]
100031a4:	1c39      	adds	r1, r7, #0
100031a6:	310f      	adds	r1, #15
100031a8:	7809      	ldrb	r1, [r1, #0]
100031aa:	00c9      	lsls	r1, r1, #3
100031ac:	3103      	adds	r1, #3
100031ae:	201f      	movs	r0, #31
100031b0:	1c04      	adds	r4, r0, #0
100031b2:	408c      	lsls	r4, r1
100031b4:	1c21      	adds	r1, r4, #0
100031b6:	43c9      	mvns	r1, r1
100031b8:	400a      	ands	r2, r1
100031ba:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
100031bc:	687b      	ldr	r3, [r7, #4]
100031be:	685b      	ldr	r3, [r3, #4]
100031c0:	687a      	ldr	r2, [r7, #4]
100031c2:	6852      	ldr	r2, [r2, #4]
100031c4:	69d1      	ldr	r1, [r2, #28]
100031c6:	1cfa      	adds	r2, r7, #3
100031c8:	7810      	ldrb	r0, [r2, #0]
100031ca:	221f      	movs	r2, #31
100031cc:	4010      	ands	r0, r2
100031ce:	1c3a      	adds	r2, r7, #0
100031d0:	320f      	adds	r2, #15
100031d2:	7812      	ldrb	r2, [r2, #0]
100031d4:	00d2      	lsls	r2, r2, #3
100031d6:	3203      	adds	r2, #3
100031d8:	1c04      	adds	r4, r0, #0
100031da:	4094      	lsls	r4, r2
100031dc:	1c22      	adds	r2, r4, #0
100031de:	430a      	orrs	r2, r1
100031e0:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
100031e2:	46bd      	mov	sp, r7
100031e4:	b005      	add	sp, #20
100031e6:	bd90      	pop	{r4, r7, pc}

100031e8 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
100031e8:	b590      	push	{r4, r7, lr}
100031ea:	b085      	sub	sp, #20
100031ec:	af00      	add	r7, sp, #0
100031ee:	6078      	str	r0, [r7, #4]
100031f0:	1c0a      	adds	r2, r1, #0
100031f2:	1cfb      	adds	r3, r7, #3
100031f4:	701a      	strb	r2, [r3, #0]

  uint8_t Pin = Handle->PortPin;
100031f6:	1c3b      	adds	r3, r7, #0
100031f8:	330f      	adds	r3, #15
100031fa:	687a      	ldr	r2, [r7, #4]
100031fc:	7852      	ldrb	r2, [r2, #1]
100031fe:	701a      	strb	r2, [r3, #0]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
10003200:	1c3b      	adds	r3, r7, #0
10003202:	330f      	adds	r3, #15
10003204:	781b      	ldrb	r3, [r3, #0]
10003206:	2b03      	cmp	r3, #3
10003208:	d824      	bhi.n	10003254 <IO004_EnableOutputDriver+0x6c>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
1000320a:	687b      	ldr	r3, [r7, #4]
1000320c:	685b      	ldr	r3, [r3, #4]
1000320e:	687a      	ldr	r2, [r7, #4]
10003210:	6852      	ldr	r2, [r2, #4]
10003212:	6912      	ldr	r2, [r2, #16]
10003214:	1c39      	adds	r1, r7, #0
10003216:	310f      	adds	r1, #15
10003218:	7809      	ldrb	r1, [r1, #0]
1000321a:	00c9      	lsls	r1, r1, #3
1000321c:	3103      	adds	r1, #3
1000321e:	201f      	movs	r0, #31
10003220:	1c04      	adds	r4, r0, #0
10003222:	408c      	lsls	r4, r1
10003224:	1c21      	adds	r1, r4, #0
10003226:	43c9      	mvns	r1, r1
10003228:	400a      	ands	r2, r1
1000322a:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
1000322c:	687b      	ldr	r3, [r7, #4]
1000322e:	685b      	ldr	r3, [r3, #4]
10003230:	687a      	ldr	r2, [r7, #4]
10003232:	6852      	ldr	r2, [r2, #4]
10003234:	6911      	ldr	r1, [r2, #16]
10003236:	1cfa      	adds	r2, r7, #3
10003238:	7810      	ldrb	r0, [r2, #0]
1000323a:	221f      	movs	r2, #31
1000323c:	4010      	ands	r0, r2
1000323e:	1c3a      	adds	r2, r7, #0
10003240:	320f      	adds	r2, #15
10003242:	7812      	ldrb	r2, [r2, #0]
10003244:	00d2      	lsls	r2, r2, #3
10003246:	3203      	adds	r2, #3
10003248:	1c04      	adds	r4, r0, #0
1000324a:	4094      	lsls	r4, r2
1000324c:	1c22      	adds	r2, r4, #0
1000324e:	430a      	orrs	r2, r1
10003250:	611a      	str	r2, [r3, #16]
10003252:	e0a0      	b.n	10003396 <IO004_EnableOutputDriver+0x1ae>
  } else if ((Pin >= 4U) && (Pin <= 7U))
10003254:	1c3b      	adds	r3, r7, #0
10003256:	330f      	adds	r3, #15
10003258:	781b      	ldrb	r3, [r3, #0]
1000325a:	2b03      	cmp	r3, #3
1000325c:	d930      	bls.n	100032c0 <IO004_EnableOutputDriver+0xd8>
1000325e:	1c3b      	adds	r3, r7, #0
10003260:	330f      	adds	r3, #15
10003262:	781b      	ldrb	r3, [r3, #0]
10003264:	2b07      	cmp	r3, #7
10003266:	d82b      	bhi.n	100032c0 <IO004_EnableOutputDriver+0xd8>
  {
    Pin = Pin - 4U;
10003268:	1c3b      	adds	r3, r7, #0
1000326a:	330f      	adds	r3, #15
1000326c:	1c3a      	adds	r2, r7, #0
1000326e:	320f      	adds	r2, #15
10003270:	7812      	ldrb	r2, [r2, #0]
10003272:	3a04      	subs	r2, #4
10003274:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
10003276:	687b      	ldr	r3, [r7, #4]
10003278:	685b      	ldr	r3, [r3, #4]
1000327a:	687a      	ldr	r2, [r7, #4]
1000327c:	6852      	ldr	r2, [r2, #4]
1000327e:	6952      	ldr	r2, [r2, #20]
10003280:	1c39      	adds	r1, r7, #0
10003282:	310f      	adds	r1, #15
10003284:	7809      	ldrb	r1, [r1, #0]
10003286:	00c9      	lsls	r1, r1, #3
10003288:	3103      	adds	r1, #3
1000328a:	201f      	movs	r0, #31
1000328c:	1c04      	adds	r4, r0, #0
1000328e:	408c      	lsls	r4, r1
10003290:	1c21      	adds	r1, r4, #0
10003292:	43c9      	mvns	r1, r1
10003294:	400a      	ands	r2, r1
10003296:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10003298:	687b      	ldr	r3, [r7, #4]
1000329a:	685b      	ldr	r3, [r3, #4]
1000329c:	687a      	ldr	r2, [r7, #4]
1000329e:	6852      	ldr	r2, [r2, #4]
100032a0:	6951      	ldr	r1, [r2, #20]
100032a2:	1cfa      	adds	r2, r7, #3
100032a4:	7810      	ldrb	r0, [r2, #0]
100032a6:	221f      	movs	r2, #31
100032a8:	4010      	ands	r0, r2
100032aa:	1c3a      	adds	r2, r7, #0
100032ac:	320f      	adds	r2, #15
100032ae:	7812      	ldrb	r2, [r2, #0]
100032b0:	00d2      	lsls	r2, r2, #3
100032b2:	3203      	adds	r2, #3
100032b4:	1c04      	adds	r4, r0, #0
100032b6:	4094      	lsls	r4, r2
100032b8:	1c22      	adds	r2, r4, #0
100032ba:	430a      	orrs	r2, r1
100032bc:	615a      	str	r2, [r3, #20]
100032be:	e06a      	b.n	10003396 <IO004_EnableOutputDriver+0x1ae>
  } else if ((Pin >= 8U) && (Pin <= 11U))
100032c0:	1c3b      	adds	r3, r7, #0
100032c2:	330f      	adds	r3, #15
100032c4:	781b      	ldrb	r3, [r3, #0]
100032c6:	2b07      	cmp	r3, #7
100032c8:	d930      	bls.n	1000332c <IO004_EnableOutputDriver+0x144>
100032ca:	1c3b      	adds	r3, r7, #0
100032cc:	330f      	adds	r3, #15
100032ce:	781b      	ldrb	r3, [r3, #0]
100032d0:	2b0b      	cmp	r3, #11
100032d2:	d82b      	bhi.n	1000332c <IO004_EnableOutputDriver+0x144>
  {
    Pin = Pin - 8U;
100032d4:	1c3b      	adds	r3, r7, #0
100032d6:	330f      	adds	r3, #15
100032d8:	1c3a      	adds	r2, r7, #0
100032da:	320f      	adds	r2, #15
100032dc:	7812      	ldrb	r2, [r2, #0]
100032de:	3a08      	subs	r2, #8
100032e0:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
100032e2:	687b      	ldr	r3, [r7, #4]
100032e4:	685b      	ldr	r3, [r3, #4]
100032e6:	687a      	ldr	r2, [r7, #4]
100032e8:	6852      	ldr	r2, [r2, #4]
100032ea:	6992      	ldr	r2, [r2, #24]
100032ec:	1c39      	adds	r1, r7, #0
100032ee:	310f      	adds	r1, #15
100032f0:	7809      	ldrb	r1, [r1, #0]
100032f2:	00c9      	lsls	r1, r1, #3
100032f4:	3103      	adds	r1, #3
100032f6:	201f      	movs	r0, #31
100032f8:	1c04      	adds	r4, r0, #0
100032fa:	408c      	lsls	r4, r1
100032fc:	1c21      	adds	r1, r4, #0
100032fe:	43c9      	mvns	r1, r1
10003300:	400a      	ands	r2, r1
10003302:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10003304:	687b      	ldr	r3, [r7, #4]
10003306:	685b      	ldr	r3, [r3, #4]
10003308:	687a      	ldr	r2, [r7, #4]
1000330a:	6852      	ldr	r2, [r2, #4]
1000330c:	6991      	ldr	r1, [r2, #24]
1000330e:	1cfa      	adds	r2, r7, #3
10003310:	7810      	ldrb	r0, [r2, #0]
10003312:	221f      	movs	r2, #31
10003314:	4010      	ands	r0, r2
10003316:	1c3a      	adds	r2, r7, #0
10003318:	320f      	adds	r2, #15
1000331a:	7812      	ldrb	r2, [r2, #0]
1000331c:	00d2      	lsls	r2, r2, #3
1000331e:	3203      	adds	r2, #3
10003320:	1c04      	adds	r4, r0, #0
10003322:	4094      	lsls	r4, r2
10003324:	1c22      	adds	r2, r4, #0
10003326:	430a      	orrs	r2, r1
10003328:	619a      	str	r2, [r3, #24]
1000332a:	e034      	b.n	10003396 <IO004_EnableOutputDriver+0x1ae>
  } else if ((Pin >= 12U) && (Pin <= 15U))
1000332c:	1c3b      	adds	r3, r7, #0
1000332e:	330f      	adds	r3, #15
10003330:	781b      	ldrb	r3, [r3, #0]
10003332:	2b0b      	cmp	r3, #11
10003334:	d92f      	bls.n	10003396 <IO004_EnableOutputDriver+0x1ae>
10003336:	1c3b      	adds	r3, r7, #0
10003338:	330f      	adds	r3, #15
1000333a:	781b      	ldrb	r3, [r3, #0]
1000333c:	2b0f      	cmp	r3, #15
1000333e:	d82a      	bhi.n	10003396 <IO004_EnableOutputDriver+0x1ae>
  {
    Pin = Pin - 12U;
10003340:	1c3b      	adds	r3, r7, #0
10003342:	330f      	adds	r3, #15
10003344:	1c3a      	adds	r2, r7, #0
10003346:	320f      	adds	r2, #15
10003348:	7812      	ldrb	r2, [r2, #0]
1000334a:	3a0c      	subs	r2, #12
1000334c:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
1000334e:	687b      	ldr	r3, [r7, #4]
10003350:	685b      	ldr	r3, [r3, #4]
10003352:	687a      	ldr	r2, [r7, #4]
10003354:	6852      	ldr	r2, [r2, #4]
10003356:	69d2      	ldr	r2, [r2, #28]
10003358:	1c39      	adds	r1, r7, #0
1000335a:	310f      	adds	r1, #15
1000335c:	7809      	ldrb	r1, [r1, #0]
1000335e:	00c9      	lsls	r1, r1, #3
10003360:	3103      	adds	r1, #3
10003362:	201f      	movs	r0, #31
10003364:	1c04      	adds	r4, r0, #0
10003366:	408c      	lsls	r4, r1
10003368:	1c21      	adds	r1, r4, #0
1000336a:	43c9      	mvns	r1, r1
1000336c:	400a      	ands	r2, r1
1000336e:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10003370:	687b      	ldr	r3, [r7, #4]
10003372:	685b      	ldr	r3, [r3, #4]
10003374:	687a      	ldr	r2, [r7, #4]
10003376:	6852      	ldr	r2, [r2, #4]
10003378:	69d1      	ldr	r1, [r2, #28]
1000337a:	1cfa      	adds	r2, r7, #3
1000337c:	7810      	ldrb	r0, [r2, #0]
1000337e:	221f      	movs	r2, #31
10003380:	4010      	ands	r0, r2
10003382:	1c3a      	adds	r2, r7, #0
10003384:	320f      	adds	r2, #15
10003386:	7812      	ldrb	r2, [r2, #0]
10003388:	00d2      	lsls	r2, r2, #3
1000338a:	3203      	adds	r2, #3
1000338c:	1c04      	adds	r4, r0, #0
1000338e:	4094      	lsls	r4, r2
10003390:	1c22      	adds	r2, r4, #0
10003392:	430a      	orrs	r2, r1
10003394:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
10003396:	46bd      	mov	sp, r7
10003398:	b005      	add	sp, #20
1000339a:	bd90      	pop	{r4, r7, pc}

1000339c <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
1000339c:	b580      	push	{r7, lr}
1000339e:	af00      	add	r7, sp, #0

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
100033a0:	f000 f8b0 	bl	10003504 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK002'		     
	CLK002_Init();
100033a4:	f000 f8b2 	bl	1000350c <CLK002_Init>
	 
	//  Initialization of app 'CCU4GLOBAL'		     
	CCU4GLOBAL_Init();
100033a8:	f000 fa20 	bl	100037ec <CCU4GLOBAL_Init>
	 
	//  Initialization of app 'CCU8GLOBAL'		     
	CCU8GLOBAL_Init();
100033ac:	f000 f9c2 	bl	10003734 <CCU8GLOBAL_Init>
	 
	//  Initialization of app 'IO004'		     
	IO004_Init();
100033b0:	f7ff fe24 	bl	10002ffc <IO004_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
100033b4:	f7ff fb08 	bl	100029c8 <UART001_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
100033b8:	f7ff fdee 	bl	10002f98 <NVIC002_Init>
	 
	//  Initialization of app 'ADCGLOB001'		     
	ADCGLOB001_Init();
100033bc:	f000 fa78 	bl	100038b0 <ADCGLOB001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
100033c0:	f000 f802 	bl	100033c8 <DAVE_MUX_Init>
} //  End of function DAVE_Init
100033c4:	46bd      	mov	sp, r7
100033c6:	bd80      	pop	{r7, pc}

100033c8 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
100033c8:	b580      	push	{r7, lr}
100033ca:	b086      	sub	sp, #24
100033cc:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
100033ce:	1c3b      	adds	r3, r7, #0
100033d0:	2200      	movs	r2, #0
100033d2:	601a      	str	r2, [r3, #0]
100033d4:	3304      	adds	r3, #4
100033d6:	2200      	movs	r2, #0
100033d8:	601a      	str	r2, [r3, #0]
100033da:	3304      	adds	r3, #4
100033dc:	2200      	movs	r2, #0
100033de:	601a      	str	r2, [r3, #0]
100033e0:	3304      	adds	r3, #4
100033e2:	2200      	movs	r2, #0
100033e4:	601a      	str	r2, [r3, #0]
100033e6:	3304      	adds	r3, #4
100033e8:	2200      	movs	r2, #0
100033ea:	601a      	str	r2, [r3, #0]
100033ec:	3304      	adds	r3, #4
100033ee:	2200      	movs	r2, #0
100033f0:	601a      	str	r2, [r3, #0]
100033f2:	3304      	adds	r3, #4
           
    UsicCcrMode[0] |= (uint32_t) RD_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);
100033f4:	1c3b      	adds	r3, r7, #0
100033f6:	681a      	ldr	r2, [r3, #0]
100033f8:	2390      	movs	r3, #144	; 0x90
100033fa:	05db      	lsls	r3, r3, #23
100033fc:	6c19      	ldr	r1, [r3, #64]	; 0x40
100033fe:	230f      	movs	r3, #15
10003400:	400b      	ands	r3, r1
10003402:	431a      	orrs	r2, r3
10003404:	1c3b      	adds	r3, r7, #0
10003406:	601a      	str	r2, [r3, #0]
    WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);  
10003408:	2390      	movs	r3, #144	; 0x90
1000340a:	05db      	lsls	r3, r3, #23
1000340c:	2290      	movs	r2, #144	; 0x90
1000340e:	05d2      	lsls	r2, r2, #23
10003410:	6c12      	ldr	r2, [r2, #64]	; 0x40
10003412:	210f      	movs	r1, #15
10003414:	438a      	bics	r2, r1
10003416:	641a      	str	r2, [r3, #64]	; 0x40
                        
      
    						
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC0_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,6); 
10003418:	2390      	movs	r3, #144	; 0x90
1000341a:	05db      	lsls	r3, r3, #23
1000341c:	2290      	movs	r2, #144	; 0x90
1000341e:	05d2      	lsls	r2, r2, #23
10003420:	69d2      	ldr	r2, [r2, #28]
10003422:	2107      	movs	r1, #7
10003424:	438a      	bics	r2, r1
10003426:	2106      	movs	r1, #6
10003428:	430a      	orrs	r2, r1
1000342a:	61da      	str	r2, [r3, #28]
  			  					 				   
 WR_REG(USIC0_CH0->DX3CR, USIC_CH_DX3CR_DSEL_Msk, USIC_CH_DX3CR_DSEL_Pos,5);
1000342c:	2390      	movs	r3, #144	; 0x90
1000342e:	05db      	lsls	r3, r3, #23
10003430:	2290      	movs	r2, #144	; 0x90
10003432:	05d2      	lsls	r2, r2, #23
10003434:	6a92      	ldr	r2, [r2, #40]	; 0x28
10003436:	2107      	movs	r1, #7
10003438:	438a      	bics	r2, r1
1000343a:	2105      	movs	r1, #5
1000343c:	430a      	orrs	r2, r1
1000343e:	629a      	str	r2, [r3, #40]	; 0x28
    				 		         
 WR_REG(USIC0_CH0->DX5CR, USIC_CH_DX5CR_DSEL_Msk, USIC_CH_DX5CR_DSEL_Pos,4);  
10003440:	2390      	movs	r3, #144	; 0x90
10003442:	05db      	lsls	r3, r3, #23
10003444:	2290      	movs	r2, #144	; 0x90
10003446:	05d2      	lsls	r2, r2, #23
10003448:	6b12      	ldr	r2, [r2, #48]	; 0x30
1000344a:	2107      	movs	r1, #7
1000344c:	438a      	bics	r2, r1
1000344e:	2104      	movs	r1, #4
10003450:	430a      	orrs	r2, r1
10003452:	631a      	str	r2, [r3, #48]	; 0x30
  				              				  					    					 					   				  					 				 				       				  					    
 //Standard receive buffer event is enabled.                 
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_SRBIEN_Msk, USIC_CH_RBCTR_SRBIEN_Pos,1);  
10003454:	2390      	movs	r3, #144	; 0x90
10003456:	05da      	lsls	r2, r3, #23
10003458:	2390      	movs	r3, #144	; 0x90
1000345a:	05d9      	lsls	r1, r3, #23
1000345c:	2386      	movs	r3, #134	; 0x86
1000345e:	005b      	lsls	r3, r3, #1
10003460:	58cb      	ldr	r3, [r1, r3]
10003462:	2180      	movs	r1, #128	; 0x80
10003464:	05c9      	lsls	r1, r1, #23
10003466:	4319      	orrs	r1, r3
10003468:	2386      	movs	r3, #134	; 0x86
1000346a:	005b      	lsls	r3, r3, #1
1000346c:	50d1      	str	r1, [r2, r3]
 					 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x05000020);		/*    DPTR = 32,  SIZE = 5 */ 
1000346e:	2390      	movs	r3, #144	; 0x90
10003470:	05da      	lsls	r2, r3, #23
10003472:	2390      	movs	r3, #144	; 0x90
10003474:	05d9      	lsls	r1, r3, #23
10003476:	2384      	movs	r3, #132	; 0x84
10003478:	005b      	lsls	r3, r3, #1
1000347a:	58c9      	ldr	r1, [r1, r3]
1000347c:	4b1d      	ldr	r3, [pc, #116]	; (100034f4 <DAVE_MUX_Init+0x12c>)
1000347e:	400b      	ands	r3, r1
10003480:	491d      	ldr	r1, [pc, #116]	; (100034f8 <DAVE_MUX_Init+0x130>)
10003482:	4319      	orrs	r1, r3
10003484:	2384      	movs	r3, #132	; 0x84
10003486:	005b      	lsls	r3, r3, #1
10003488:	50d1      	str	r1, [r2, r3]
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
1000348a:	2390      	movs	r3, #144	; 0x90
1000348c:	05da      	lsls	r2, r3, #23
1000348e:	2390      	movs	r3, #144	; 0x90
10003490:	05d9      	lsls	r1, r3, #23
10003492:	2386      	movs	r3, #134	; 0x86
10003494:	005b      	lsls	r3, r3, #1
10003496:	58c9      	ldr	r1, [r1, r3]
10003498:	4b16      	ldr	r3, [pc, #88]	; (100034f4 <DAVE_MUX_Init+0x12c>)
1000349a:	400b      	ands	r3, r1
1000349c:	21a0      	movs	r1, #160	; 0xa0
1000349e:	04c9      	lsls	r1, r1, #19
100034a0:	4319      	orrs	r1, r3
100034a2:	2386      	movs	r3, #134	; 0x86
100034a4:	005b      	lsls	r3, r3, #1
100034a6:	50d1      	str	r1, [r2, r3]
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
            
   WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[0]); 
100034a8:	2390      	movs	r3, #144	; 0x90
100034aa:	05db      	lsls	r3, r3, #23
100034ac:	1c3a      	adds	r2, r7, #0
100034ae:	6811      	ldr	r1, [r2, #0]
100034b0:	220f      	movs	r2, #15
100034b2:	4011      	ands	r1, r2
100034b4:	2290      	movs	r2, #144	; 0x90
100034b6:	05d2      	lsls	r2, r2, #23
100034b8:	6c12      	ldr	r2, [r2, #64]	; 0x40
100034ba:	200f      	movs	r0, #15
100034bc:	4382      	bics	r2, r0
100034be:	430a      	orrs	r2, r1
100034c0:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                                 

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.0 : PORT1_IOCR0_PC0_OE */					   
100034c2:	4b0e      	ldr	r3, [pc, #56]	; (100034fc <DAVE_MUX_Init+0x134>)
100034c4:	4a0d      	ldr	r2, [pc, #52]	; (100034fc <DAVE_MUX_Init+0x134>)
100034c6:	6912      	ldr	r2, [r2, #16]
100034c8:	2180      	movs	r1, #128	; 0x80
100034ca:	430a      	orrs	r2, r1
100034cc:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P1.1 : PORT1_IOCR0_PC1_OE */					   
100034ce:	4b0b      	ldr	r3, [pc, #44]	; (100034fc <DAVE_MUX_Init+0x134>)
100034d0:	4a0a      	ldr	r2, [pc, #40]	; (100034fc <DAVE_MUX_Init+0x134>)
100034d2:	6912      	ldr	r2, [r2, #16]
100034d4:	2180      	movs	r1, #128	; 0x80
100034d6:	0209      	lsls	r1, r1, #8
100034d8:	430a      	orrs	r2, r1
100034da:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P1.5 : PORT1_IOCR4_PC5_PCR and PORT1_IOCR4_PC5_OE */					   
100034dc:	4b07      	ldr	r3, [pc, #28]	; (100034fc <DAVE_MUX_Init+0x134>)
100034de:	4a07      	ldr	r2, [pc, #28]	; (100034fc <DAVE_MUX_Init+0x134>)
100034e0:	6951      	ldr	r1, [r2, #20]
100034e2:	4a07      	ldr	r2, [pc, #28]	; (10003500 <DAVE_MUX_Init+0x138>)
100034e4:	400a      	ands	r2, r1
100034e6:	2190      	movs	r1, #144	; 0x90
100034e8:	0209      	lsls	r1, r1, #8
100034ea:	430a      	orrs	r2, r1
100034ec:	615a      	str	r2, [r3, #20]

					 						          						          						          						          						          						          						          						                
                                                                                                                						                            						                          						                            						                             						                          						                             						                           						                          						                            						                    						                         						                         						                       						                       						                          						                          						                                         						                             						                        						                            						                     						                         						                       						                                 
               /*VADC GLOBAL RESULT Mux Related SFR/Bitfields Configurations*/  						                       						                     						                                 
               /*VADC BACKGROUND Source Mux Related SFR/Bitfields Configurations*/  						                  						                						                                                                                 
}
100034ee:	46bd      	mov	sp, r7
100034f0:	b006      	add	sp, #24
100034f2:	bd80      	pop	{r7, pc}
100034f4:	f8ffffc0 	.word	0xf8ffffc0
100034f8:	05000020 	.word	0x05000020
100034fc:	40040100 	.word	0x40040100
10003500:	ffff47ff 	.word	0xffff47ff

10003504 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{                
10003504:	b580      	push	{r7, lr}
10003506:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                           
}
10003508:	46bd      	mov	sp, r7
1000350a:	bd80      	pop	{r7, pc}

1000350c <CLK002_Init>:
  * @note   -
  * @param  None
  * @retval None
  */
void CLK002_Init(void)
{
1000350c:	b580      	push	{r7, lr}
1000350e:	af00      	add	r7, sp, #0
    /* Open the lock that protects privileged bits. */
    SCU_GENERAL->PASSWD = CLK002_DIRECT_ACCESS_ALLOW;
10003510:	4b0a      	ldr	r3, [pc, #40]	; (1000353c <CLK002_Init+0x30>)
10003512:	22c0      	movs	r2, #192	; 0xc0
10003514:	625a      	str	r2, [r3, #36]	; 0x24

    /* Loop until protection is removed. */
    while(((SCU_GENERAL->PASSWD)&SCU_GENERAL_PASSWD_PROTS_Msk))
10003516:	46c0      	nop			; (mov r8, r8)
10003518:	4b08      	ldr	r3, [pc, #32]	; (1000353c <CLK002_Init+0x30>)
1000351a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
1000351c:	2304      	movs	r3, #4
1000351e:	4013      	ands	r3, r2
10003520:	d1fa      	bne.n	10003518 <CLK002_Init+0xc>
    {
	    ;
    }

    /* Update PCLK selection mux. */
    SCU_CLK->CLKCR|=(((uint32_t)CLK002_CLKCR_PCLKSEL<<\
10003522:	4b07      	ldr	r3, [pc, #28]	; (10003540 <CLK002_Init+0x34>)
10003524:	4a06      	ldr	r2, [pc, #24]	; (10003540 <CLK002_Init+0x34>)
10003526:	6812      	ldr	r2, [r2, #0]
10003528:	601a      	str	r2, [r3, #0]
	             (uint32_t)SCU_CLK_CLKCR_PCLKSEL_Pos)&SCU_CLK_CLKCR_PCLKSEL_Msk);

    CLK002_lDivUpdate();
1000352a:	f000 f811 	bl	10003550 <CLK002_lDivUpdate>

    /*Close the lock opened above. */
    SCU_GENERAL->PASSWD = CLK002_DIRECT_ACCESS_DISALLOW;
1000352e:	4b03      	ldr	r3, [pc, #12]	; (1000353c <CLK002_Init+0x30>)
10003530:	22c3      	movs	r2, #195	; 0xc3
10003532:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update the clock variable */
    SystemCoreClockUpdate();
10003534:	f7fd fdf6 	bl	10001124 <SystemCoreClockUpdate>
}
10003538:	46bd      	mov	sp, r7
1000353a:	bd80      	pop	{r7, pc}
1000353c:	40010000 	.word	0x40010000
10003540:	40010300 	.word	0x40010300

10003544 <AllowClkInitByStartup>:
*         proceeds with program  loading. Return 0 to disallow CStart from
*         performing clock tree setup.
*/

uint32_t AllowClkInitByStartup(void)
{
10003544:	b580      	push	{r7, lr}
10003546:	af00      	add	r7, sp, #0
    /* Return FALSE - Do not allow any initialisation by startup code. */
    return ((uint32_t)0);
10003548:	2300      	movs	r3, #0
}
1000354a:	1c18      	adds	r0, r3, #0
1000354c:	46bd      	mov	sp, r7
1000354e:	bd80      	pop	{r7, pc}

10003550 <CLK002_lDivUpdate>:
  * @note   -
  * @param  None
  * @retval None
  */
static void CLK002_lDivUpdate(void)
{
10003550:	b580      	push	{r7, lr}
10003552:	b084      	sub	sp, #16
10003554:	af00      	add	r7, sp, #0
 /*  Find out current and target value of idiv */
 uint32_t lCurrIdiv= (uint32_t) 0;      /* Current idiv. */
10003556:	2300      	movs	r3, #0
10003558:	60fb      	str	r3, [r7, #12]
 uint32_t lTargetidiv= (uint32_t) 0;    /* Target idiv. */
1000355a:	2300      	movs	r3, #0
1000355c:	60bb      	str	r3, [r7, #8]
 uint32_t lCLKCR;
 lCurrIdiv = (((SCU_CLK->CLKCR)&SCU_CLK_CLKCR_IDIV_Msk)>>SCU_CLK_CLKCR_IDIV_Pos);
1000355e:	4b18      	ldr	r3, [pc, #96]	; (100035c0 <CLK002_lDivUpdate+0x70>)
10003560:	681a      	ldr	r2, [r3, #0]
10003562:	23ff      	movs	r3, #255	; 0xff
10003564:	021b      	lsls	r3, r3, #8
10003566:	4013      	ands	r3, r2
10003568:	0a1b      	lsrs	r3, r3, #8
1000356a:	60fb      	str	r3, [r7, #12]
 lTargetidiv = CLK002_CLKCR_IDIV;
1000356c:	2301      	movs	r3, #1
1000356e:	60bb      	str	r3, [r7, #8]

 /* Update FDIV here, unconditionally. */

  lCLKCR = SCU_CLK->CLKCR;
10003570:	4b13      	ldr	r3, [pc, #76]	; (100035c0 <CLK002_lDivUpdate+0x70>)
10003572:	681b      	ldr	r3, [r3, #0]
10003574:	607b      	str	r3, [r7, #4]
  WR_REG(lCLKCR, SCU_CLK_CLKCR_FDIV_Msk, SCU_CLK_CLKCR_FDIV_Pos,CLK002_CLKCR_FDIV);
10003576:	687b      	ldr	r3, [r7, #4]
10003578:	22ff      	movs	r2, #255	; 0xff
1000357a:	4393      	bics	r3, r2
1000357c:	607b      	str	r3, [r7, #4]
  SCU_CLK->CLKCR = lCLKCR;
1000357e:	4b10      	ldr	r3, [pc, #64]	; (100035c0 <CLK002_lDivUpdate+0x70>)
10003580:	687a      	ldr	r2, [r7, #4]
10003582:	601a      	str	r2, [r3, #0]

     /* Delay, till frequency stable, appox. 15us. */


  WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
10003584:	4b0e      	ldr	r3, [pc, #56]	; (100035c0 <CLK002_lDivUpdate+0x70>)
10003586:	4a0e      	ldr	r2, [pc, #56]	; (100035c0 <CLK002_lDivUpdate+0x70>)
10003588:	6812      	ldr	r2, [r2, #0]
1000358a:	490e      	ldr	r1, [pc, #56]	; (100035c4 <CLK002_lDivUpdate+0x74>)
1000358c:	430a      	orrs	r2, r1
1000358e:	601a      	str	r2, [r3, #0]
  while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
10003590:	46c0      	nop			; (mov r8, r8)
10003592:	4b0b      	ldr	r3, [pc, #44]	; (100035c0 <CLK002_lDivUpdate+0x70>)
10003594:	681a      	ldr	r2, [r3, #0]
10003596:	2380      	movs	r3, #128	; 0x80
10003598:	05db      	lsls	r3, r3, #23
1000359a:	4013      	ands	r3, r2
1000359c:	d1f9      	bne.n	10003592 <CLK002_lDivUpdate+0x42>
    ;
  }


    /* Find out current value of direction in which idiv has to update. */
 if (lCurrIdiv==lTargetidiv)
1000359e:	68fa      	ldr	r2, [r7, #12]
100035a0:	68bb      	ldr	r3, [r7, #8]
100035a2:	429a      	cmp	r2, r3
100035a4:	d008      	beq.n	100035b8 <CLK002_lDivUpdate+0x68>
  {
   /*No change in IDIV. */
  }
 else if(lCurrIdiv < lTargetidiv)
100035a6:	68fa      	ldr	r2, [r7, #12]
100035a8:	68bb      	ldr	r3, [r7, #8]
100035aa:	429a      	cmp	r2, r3
100035ac:	d202      	bcs.n	100035b4 <CLK002_lDivUpdate+0x64>
  {
    CLK002_lFrequencyDownScaling();
100035ae:	f000 f869 	bl	10003684 <CLK002_lFrequencyDownScaling>
100035b2:	e001      	b.n	100035b8 <CLK002_lDivUpdate+0x68>
  }
  else
   {
     CLK002_lFrequencyUpScaling();
100035b4:	f000 f808 	bl	100035c8 <CLK002_lFrequencyUpScaling>
   }

}
100035b8:	46bd      	mov	sp, r7
100035ba:	b004      	add	sp, #16
100035bc:	bd80      	pop	{r7, pc}
100035be:	46c0      	nop			; (mov r8, r8)
100035c0:	40010300 	.word	0x40010300
100035c4:	3ff00000 	.word	0x3ff00000

100035c8 <CLK002_lFrequencyUpScaling>:
  * @note   -
  * @param  None
  * @retval None
  */
static void     CLK002_lFrequencyUpScaling()
{
100035c8:	b580      	push	{r7, lr}
100035ca:	b084      	sub	sp, #16
100035cc:	af00      	add	r7, sp, #0
  uint32_t CurrIdiv;
  uint32_t TargetIdiv;
  uint32_t lCLKCR;
  CurrIdiv = (((SCU_CLK->CLKCR)&SCU_CLK_CLKCR_IDIV_Msk)>>SCU_CLK_CLKCR_IDIV_Pos);
100035ce:	4b2a      	ldr	r3, [pc, #168]	; (10003678 <CLK002_lFrequencyUpScaling+0xb0>)
100035d0:	681a      	ldr	r2, [r3, #0]
100035d2:	23ff      	movs	r3, #255	; 0xff
100035d4:	021b      	lsls	r3, r3, #8
100035d6:	4013      	ands	r3, r2
100035d8:	0a1b      	lsrs	r3, r3, #8
100035da:	60fb      	str	r3, [r7, #12]
  TargetIdiv = CLK002_CLKCR_IDIV;
100035dc:	2301      	movs	r3, #1
100035de:	60bb      	str	r3, [r7, #8]
  while(1)
  {
    if(CurrIdiv > (TargetIdiv * 4UL))
100035e0:	68bb      	ldr	r3, [r7, #8]
100035e2:	009a      	lsls	r2, r3, #2
100035e4:	68fb      	ldr	r3, [r7, #12]
100035e6:	429a      	cmp	r2, r3
100035e8:	d224      	bcs.n	10003634 <CLK002_lFrequencyUpScaling+0x6c>
    {
        CurrIdiv = (CurrIdiv & 0xFFFFFFFCU) + 4U;
100035ea:	68fb      	ldr	r3, [r7, #12]
100035ec:	2203      	movs	r2, #3
100035ee:	4393      	bics	r3, r2
100035f0:	3304      	adds	r3, #4
100035f2:	60fb      	str	r3, [r7, #12]
        CurrIdiv  = CurrIdiv >> 2;   /* Divide by 4. */
100035f4:	68fb      	ldr	r3, [r7, #12]
100035f6:	089b      	lsrs	r3, r3, #2
100035f8:	60fb      	str	r3, [r7, #12]
        /* Program interim value of IDIV. */

        lCLKCR = SCU_CLK->CLKCR;
100035fa:	4b1f      	ldr	r3, [pc, #124]	; (10003678 <CLK002_lFrequencyUpScaling+0xb0>)
100035fc:	681b      	ldr	r3, [r3, #0]
100035fe:	607b      	str	r3, [r7, #4]
        WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,CurrIdiv);
10003600:	68fb      	ldr	r3, [r7, #12]
10003602:	021b      	lsls	r3, r3, #8
10003604:	041b      	lsls	r3, r3, #16
10003606:	0c1a      	lsrs	r2, r3, #16
10003608:	6879      	ldr	r1, [r7, #4]
1000360a:	4b1c      	ldr	r3, [pc, #112]	; (1000367c <CLK002_lFrequencyUpScaling+0xb4>)
1000360c:	400b      	ands	r3, r1
1000360e:	4313      	orrs	r3, r2
10003610:	607b      	str	r3, [r7, #4]
        SCU_CLK->CLKCR = lCLKCR;
10003612:	4b19      	ldr	r3, [pc, #100]	; (10003678 <CLK002_lFrequencyUpScaling+0xb0>)
10003614:	687a      	ldr	r2, [r7, #4]
10003616:	601a      	str	r2, [r3, #0]

        /* Wait till frequency stable. */
        WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
10003618:	4b17      	ldr	r3, [pc, #92]	; (10003678 <CLK002_lFrequencyUpScaling+0xb0>)
1000361a:	4a17      	ldr	r2, [pc, #92]	; (10003678 <CLK002_lFrequencyUpScaling+0xb0>)
1000361c:	6812      	ldr	r2, [r2, #0]
1000361e:	4918      	ldr	r1, [pc, #96]	; (10003680 <CLK002_lFrequencyUpScaling+0xb8>)
10003620:	430a      	orrs	r2, r1
10003622:	601a      	str	r2, [r3, #0]
        while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
10003624:	46c0      	nop			; (mov r8, r8)
10003626:	4b14      	ldr	r3, [pc, #80]	; (10003678 <CLK002_lFrequencyUpScaling+0xb0>)
10003628:	681a      	ldr	r2, [r3, #0]
1000362a:	2380      	movs	r3, #128	; 0x80
1000362c:	05db      	lsls	r3, r3, #23
1000362e:	4013      	ands	r3, r2
10003630:	d1f9      	bne.n	10003626 <CLK002_lFrequencyUpScaling+0x5e>
10003632:	e01c      	b.n	1000366e <CLK002_lFrequencyUpScaling+0xa6>
        }
    }
    else
    {
        /* Program TargetIDiv into IDIV bitfield of CLKCR. */
        lCLKCR = SCU_CLK->CLKCR;
10003634:	4b10      	ldr	r3, [pc, #64]	; (10003678 <CLK002_lFrequencyUpScaling+0xb0>)
10003636:	681b      	ldr	r3, [r3, #0]
10003638:	607b      	str	r3, [r7, #4]
        WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,TargetIdiv);
1000363a:	68bb      	ldr	r3, [r7, #8]
1000363c:	021b      	lsls	r3, r3, #8
1000363e:	041b      	lsls	r3, r3, #16
10003640:	0c1a      	lsrs	r2, r3, #16
10003642:	6879      	ldr	r1, [r7, #4]
10003644:	4b0d      	ldr	r3, [pc, #52]	; (1000367c <CLK002_lFrequencyUpScaling+0xb4>)
10003646:	400b      	ands	r3, r1
10003648:	4313      	orrs	r3, r2
1000364a:	607b      	str	r3, [r7, #4]
        SCU_CLK->CLKCR = lCLKCR;
1000364c:	4b0a      	ldr	r3, [pc, #40]	; (10003678 <CLK002_lFrequencyUpScaling+0xb0>)
1000364e:	687a      	ldr	r2, [r7, #4]
10003650:	601a      	str	r2, [r3, #0]
        /* Wait till frequency stable. */
        WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
10003652:	4b09      	ldr	r3, [pc, #36]	; (10003678 <CLK002_lFrequencyUpScaling+0xb0>)
10003654:	4a08      	ldr	r2, [pc, #32]	; (10003678 <CLK002_lFrequencyUpScaling+0xb0>)
10003656:	6812      	ldr	r2, [r2, #0]
10003658:	4909      	ldr	r1, [pc, #36]	; (10003680 <CLK002_lFrequencyUpScaling+0xb8>)
1000365a:	430a      	orrs	r2, r1
1000365c:	601a      	str	r2, [r3, #0]
        while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
1000365e:	46c0      	nop			; (mov r8, r8)
10003660:	4b05      	ldr	r3, [pc, #20]	; (10003678 <CLK002_lFrequencyUpScaling+0xb0>)
10003662:	681a      	ldr	r2, [r3, #0]
10003664:	2380      	movs	r3, #128	; 0x80
10003666:	05db      	lsls	r3, r3, #23
10003668:	4013      	ands	r3, r2
1000366a:	d1f9      	bne.n	10003660 <CLK002_lFrequencyUpScaling+0x98>
        {
            ;
        }
        break;
1000366c:	e000      	b.n	10003670 <CLK002_lFrequencyUpScaling+0xa8>
    }

  }
1000366e:	e7b7      	b.n	100035e0 <CLK002_lFrequencyUpScaling+0x18>

}
10003670:	46bd      	mov	sp, r7
10003672:	b004      	add	sp, #16
10003674:	bd80      	pop	{r7, pc}
10003676:	46c0      	nop			; (mov r8, r8)
10003678:	40010300 	.word	0x40010300
1000367c:	ffff00ff 	.word	0xffff00ff
10003680:	3ff00000 	.word	0x3ff00000

10003684 <CLK002_lFrequencyDownScaling>:
  * @note   -
  * @param  None
  * @retval None
  */
static void     CLK002_lFrequencyDownScaling()
{
10003684:	b580      	push	{r7, lr}
10003686:	b084      	sub	sp, #16
10003688:	af00      	add	r7, sp, #0
    uint32_t CurrIdiv;
    uint32_t TargetIdiv;
    uint32_t lCLKCR;
    CurrIdiv = (((SCU_CLK->CLKCR)&SCU_CLK_CLKCR_IDIV_Msk)>>SCU_CLK_CLKCR_IDIV_Pos);
1000368a:	4b27      	ldr	r3, [pc, #156]	; (10003728 <CLK002_lFrequencyDownScaling+0xa4>)
1000368c:	681a      	ldr	r2, [r3, #0]
1000368e:	23ff      	movs	r3, #255	; 0xff
10003690:	021b      	lsls	r3, r3, #8
10003692:	4013      	ands	r3, r2
10003694:	0a1b      	lsrs	r3, r3, #8
10003696:	60fb      	str	r3, [r7, #12]
    TargetIdiv = CLK002_CLKCR_IDIV;
10003698:	2301      	movs	r3, #1
1000369a:	60bb      	str	r3, [r7, #8]
    while(1)
    {
        if((CurrIdiv * 4UL) < TargetIdiv )
1000369c:	68fb      	ldr	r3, [r7, #12]
1000369e:	009a      	lsls	r2, r3, #2
100036a0:	68bb      	ldr	r3, [r7, #8]
100036a2:	429a      	cmp	r2, r3
100036a4:	d21f      	bcs.n	100036e6 <CLK002_lFrequencyDownScaling+0x62>
        {
            CurrIdiv  = CurrIdiv << 2;   /* Multiply by 4. */
100036a6:	68fb      	ldr	r3, [r7, #12]
100036a8:	009b      	lsls	r3, r3, #2
100036aa:	60fb      	str	r3, [r7, #12]
            /* Program interim value of IDIV */
            lCLKCR = SCU_CLK->CLKCR;
100036ac:	4b1e      	ldr	r3, [pc, #120]	; (10003728 <CLK002_lFrequencyDownScaling+0xa4>)
100036ae:	681b      	ldr	r3, [r3, #0]
100036b0:	607b      	str	r3, [r7, #4]
            WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,CurrIdiv);
100036b2:	68fb      	ldr	r3, [r7, #12]
100036b4:	021b      	lsls	r3, r3, #8
100036b6:	041b      	lsls	r3, r3, #16
100036b8:	0c1a      	lsrs	r2, r3, #16
100036ba:	6879      	ldr	r1, [r7, #4]
100036bc:	4b1b      	ldr	r3, [pc, #108]	; (1000372c <CLK002_lFrequencyDownScaling+0xa8>)
100036be:	400b      	ands	r3, r1
100036c0:	4313      	orrs	r3, r2
100036c2:	607b      	str	r3, [r7, #4]
            SCU_CLK->CLKCR = lCLKCR;
100036c4:	4b18      	ldr	r3, [pc, #96]	; (10003728 <CLK002_lFrequencyDownScaling+0xa4>)
100036c6:	687a      	ldr	r2, [r7, #4]
100036c8:	601a      	str	r2, [r3, #0]
            /* Wait till frequency stable. */
            WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
100036ca:	4b17      	ldr	r3, [pc, #92]	; (10003728 <CLK002_lFrequencyDownScaling+0xa4>)
100036cc:	4a16      	ldr	r2, [pc, #88]	; (10003728 <CLK002_lFrequencyDownScaling+0xa4>)
100036ce:	6812      	ldr	r2, [r2, #0]
100036d0:	4917      	ldr	r1, [pc, #92]	; (10003730 <CLK002_lFrequencyDownScaling+0xac>)
100036d2:	430a      	orrs	r2, r1
100036d4:	601a      	str	r2, [r3, #0]
            while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
100036d6:	46c0      	nop			; (mov r8, r8)
100036d8:	4b13      	ldr	r3, [pc, #76]	; (10003728 <CLK002_lFrequencyDownScaling+0xa4>)
100036da:	681a      	ldr	r2, [r3, #0]
100036dc:	2380      	movs	r3, #128	; 0x80
100036de:	05db      	lsls	r3, r3, #23
100036e0:	4013      	ands	r3, r2
100036e2:	d1f9      	bne.n	100036d8 <CLK002_lFrequencyDownScaling+0x54>
100036e4:	e01c      	b.n	10003720 <CLK002_lFrequencyDownScaling+0x9c>
            }
        }
        else
        {
            /* Program TargetIDiv into IDIV bitfield of CLKCR */
            lCLKCR = SCU_CLK->CLKCR;
100036e6:	4b10      	ldr	r3, [pc, #64]	; (10003728 <CLK002_lFrequencyDownScaling+0xa4>)
100036e8:	681b      	ldr	r3, [r3, #0]
100036ea:	607b      	str	r3, [r7, #4]
            WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,TargetIdiv);
100036ec:	68bb      	ldr	r3, [r7, #8]
100036ee:	021b      	lsls	r3, r3, #8
100036f0:	041b      	lsls	r3, r3, #16
100036f2:	0c1a      	lsrs	r2, r3, #16
100036f4:	6879      	ldr	r1, [r7, #4]
100036f6:	4b0d      	ldr	r3, [pc, #52]	; (1000372c <CLK002_lFrequencyDownScaling+0xa8>)
100036f8:	400b      	ands	r3, r1
100036fa:	4313      	orrs	r3, r2
100036fc:	607b      	str	r3, [r7, #4]
            SCU_CLK->CLKCR = lCLKCR;
100036fe:	4b0a      	ldr	r3, [pc, #40]	; (10003728 <CLK002_lFrequencyDownScaling+0xa4>)
10003700:	687a      	ldr	r2, [r7, #4]
10003702:	601a      	str	r2, [r3, #0]
            /* Wait till frequency stable. */
           
            WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
10003704:	4b08      	ldr	r3, [pc, #32]	; (10003728 <CLK002_lFrequencyDownScaling+0xa4>)
10003706:	4a08      	ldr	r2, [pc, #32]	; (10003728 <CLK002_lFrequencyDownScaling+0xa4>)
10003708:	6812      	ldr	r2, [r2, #0]
1000370a:	4909      	ldr	r1, [pc, #36]	; (10003730 <CLK002_lFrequencyDownScaling+0xac>)
1000370c:	430a      	orrs	r2, r1
1000370e:	601a      	str	r2, [r3, #0]
            while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
10003710:	46c0      	nop			; (mov r8, r8)
10003712:	4b05      	ldr	r3, [pc, #20]	; (10003728 <CLK002_lFrequencyDownScaling+0xa4>)
10003714:	681a      	ldr	r2, [r3, #0]
10003716:	2380      	movs	r3, #128	; 0x80
10003718:	05db      	lsls	r3, r3, #23
1000371a:	4013      	ands	r3, r2
1000371c:	d1f9      	bne.n	10003712 <CLK002_lFrequencyDownScaling+0x8e>
            {
                ;
            }
             break;
1000371e:	e000      	b.n	10003722 <CLK002_lFrequencyDownScaling+0x9e>
        }

	  }
10003720:	e7bc      	b.n	1000369c <CLK002_lFrequencyDownScaling+0x18>
}
10003722:	46bd      	mov	sp, r7
10003724:	b004      	add	sp, #16
10003726:	bd80      	pop	{r7, pc}
10003728:	40010300 	.word	0x40010300
1000372c:	ffff00ff 	.word	0xffff00ff
10003730:	3ff00000 	.word	0x3ff00000

10003734 <CCU8GLOBAL_Init>:
** Description     : Driver Module Initialization function                    **
**                   This service shall initialize the configured CCU slice   **
**                   and provide the clock signal for the upper layer apps.   **
*******************************************************************************/
void CCU8GLOBAL_Init(void)
{
10003734:	b580      	push	{r7, lr}
10003736:	b082      	sub	sp, #8
10003738:	af00      	add	r7, sp, #0
  uint32_t Inst;
  static uint32_t isInitialized = (uint32_t)0U;
    
  if(!isInitialized)
1000373a:	4b0d      	ldr	r3, [pc, #52]	; (10003770 <CCU8GLOBAL_Init+0x3c>)
1000373c:	681b      	ldr	r3, [r3, #0]
1000373e:	2b00      	cmp	r3, #0
10003740:	d112      	bne.n	10003768 <CCU8GLOBAL_Init+0x34>
  {   
	for(Inst = 0U; Inst < CCU8GLOBAL_INSTANCES; Inst++)
10003742:	2300      	movs	r3, #0
10003744:	607b      	str	r3, [r7, #4]
10003746:	e009      	b.n	1000375c <CCU8GLOBAL_Init+0x28>
    {
	    /* Call CCU8 local Init function with all handles configured*/
	    CCU8GLOBAL_lInit(CCU8GLOBAL_HandleArray[Inst]);
10003748:	4b0a      	ldr	r3, [pc, #40]	; (10003774 <CCU8GLOBAL_Init+0x40>)
1000374a:	687a      	ldr	r2, [r7, #4]
1000374c:	0092      	lsls	r2, r2, #2
1000374e:	58d3      	ldr	r3, [r2, r3]
10003750:	1c18      	adds	r0, r3, #0
10003752:	f000 f811 	bl	10003778 <CCU8GLOBAL_lInit>
  uint32_t Inst;
  static uint32_t isInitialized = (uint32_t)0U;
    
  if(!isInitialized)
  {   
	for(Inst = 0U; Inst < CCU8GLOBAL_INSTANCES; Inst++)
10003756:	687b      	ldr	r3, [r7, #4]
10003758:	3301      	adds	r3, #1
1000375a:	607b      	str	r3, [r7, #4]
1000375c:	687b      	ldr	r3, [r7, #4]
1000375e:	2b00      	cmp	r3, #0
10003760:	d0f2      	beq.n	10003748 <CCU8GLOBAL_Init+0x14>
	    CCU8GLOBAL_lInit(CCU8GLOBAL_HandleArray[Inst]);
    }
     
    /* Update the initialization count variable for restricting multiple
     * initialization by the user*/ 
	isInitialized = (uint32_t)1U;  
10003762:	4b03      	ldr	r3, [pc, #12]	; (10003770 <CCU8GLOBAL_Init+0x3c>)
10003764:	2201      	movs	r2, #1
10003766:	601a      	str	r2, [r3, #0]
  }  
}
10003768:	46bd      	mov	sp, r7
1000376a:	b002      	add	sp, #8
1000376c:	bd80      	pop	{r7, pc}
1000376e:	46c0      	nop			; (mov r8, r8)
10003770:	2000098c 	.word	0x2000098c
10003774:	200009b4 	.word	0x200009b4

10003778 <CCU8GLOBAL_lInit>:
** Return value    : None                                                     **
**                                                                            **
** Description     : Local function which does the actual intialization       **
*******************************************************************************/
static void CCU8GLOBAL_lInit(const CCU8GLOBAL_HandleType* Handle)
{   
10003778:	b590      	push	{r4, r7, lr}
1000377a:	b083      	sub	sp, #12
1000377c:	af00      	add	r7, sp, #0
1000377e:	6078      	str	r0, [r7, #4]
    #endif
    
    
    #if ( __TARGET_DEVICE__ == XMC13 )
    /* Wait until the clock gating is not set*/
    if(!( (uint32_t)SCU_CLK->CGATCLR0 & 
10003780:	4b17      	ldr	r3, [pc, #92]	; (100037e0 <CCU8GLOBAL_lInit+0x68>)
10003782:	691a      	ldr	r2, [r3, #16]
    	   (uint32_t)Handle->ClockGating_Pos))
10003784:	687b      	ldr	r3, [r7, #4]
10003786:	685b      	ldr	r3, [r3, #4]
    #endif
    
    
    #if ( __TARGET_DEVICE__ == XMC13 )
    /* Wait until the clock gating is not set*/
    if(!( (uint32_t)SCU_CLK->CGATCLR0 & 
10003788:	4013      	ands	r3, r2
1000378a:	d11d      	bne.n	100037c8 <CCU8GLOBAL_lInit+0x50>
    	   (uint32_t)Handle->ClockGating_Pos))
    { 
       /* Set mode field in Password register to remove bit protection*/
       SCU_GENERAL->PASSWD = (uint32_t)CCU8GLOBAL_PASSWORD1;
1000378c:	4b15      	ldr	r3, [pc, #84]	; (100037e4 <CCU8GLOBAL_lInit+0x6c>)
1000378e:	22c0      	movs	r2, #192	; 0xc0
10003790:	625a      	str	r2, [r3, #36]	; 0x24
       /* */
       WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, 
10003792:	4b13      	ldr	r3, [pc, #76]	; (100037e0 <CCU8GLOBAL_lInit+0x68>)
10003794:	4a12      	ldr	r2, [pc, #72]	; (100037e0 <CCU8GLOBAL_lInit+0x68>)
10003796:	6812      	ldr	r2, [r2, #0]
10003798:	4913      	ldr	r1, [pc, #76]	; (100037e8 <CCU8GLOBAL_lInit+0x70>)
1000379a:	430a      	orrs	r2, r1
1000379c:	601a      	str	r2, [r3, #0]
			                   SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
       /* Enable clock gating for XMC13 based devices */
       SET_BIT(SCU_CLK->CGATCLR0, Handle->ClockGating_Pos);
1000379e:	4b10      	ldr	r3, [pc, #64]	; (100037e0 <CCU8GLOBAL_lInit+0x68>)
100037a0:	4a0f      	ldr	r2, [pc, #60]	; (100037e0 <CCU8GLOBAL_lInit+0x68>)
100037a2:	6911      	ldr	r1, [r2, #16]
100037a4:	687a      	ldr	r2, [r7, #4]
100037a6:	6852      	ldr	r2, [r2, #4]
100037a8:	2001      	movs	r0, #1
100037aa:	1c04      	adds	r4, r0, #0
100037ac:	4094      	lsls	r4, r2
100037ae:	1c22      	adds	r2, r4, #0
100037b0:	430a      	orrs	r2, r1
100037b2:	611a      	str	r2, [r3, #16]
       /* Wait until VDDC is not too low and the fractional divider
         input clock is running at the targeted frequency */
       while ((uint32_t)SCU_CLK->CLKCR & (uint32_t)SCU_CLK_CLKCR_VDDC2LOW_Msk)
100037b4:	46c0      	nop			; (mov r8, r8)
100037b6:	4b0a      	ldr	r3, [pc, #40]	; (100037e0 <CCU8GLOBAL_lInit+0x68>)
100037b8:	681a      	ldr	r2, [r3, #0]
100037ba:	2380      	movs	r3, #128	; 0x80
100037bc:	05db      	lsls	r3, r3, #23
100037be:	4013      	ands	r3, r2
100037c0:	d1f9      	bne.n	100037b6 <CCU8GLOBAL_lInit+0x3e>
	   {}
       /* Set mode field in Password register to disable protected access*/
	   SCU_GENERAL->PASSWD = (uint32_t)CCU8GLOBAL_PASSWORD2;
100037c2:	4b08      	ldr	r3, [pc, #32]	; (100037e4 <CCU8GLOBAL_lInit+0x6c>)
100037c4:	22c3      	movs	r2, #195	; 0xc3
100037c6:	625a      	str	r2, [r3, #36]	; 0x24
	}
    /* */
    #endif
    
    /* Set the Pre-scalar run bit */
    SET_BIT(Handle->CC8yKernRegsPtr->GIDLC,CCU8_GIDLC_SPRB_Pos);
100037c8:	687b      	ldr	r3, [r7, #4]
100037ca:	681b      	ldr	r3, [r3, #0]
100037cc:	687a      	ldr	r2, [r7, #4]
100037ce:	6812      	ldr	r2, [r2, #0]
100037d0:	68d2      	ldr	r2, [r2, #12]
100037d2:	2180      	movs	r1, #128	; 0x80
100037d4:	0049      	lsls	r1, r1, #1
100037d6:	430a      	orrs	r2, r1
100037d8:	60da      	str	r2, [r3, #12]
}
100037da:	46bd      	mov	sp, r7
100037dc:	b003      	add	sp, #12
100037de:	bd90      	pop	{r4, r7, pc}
100037e0:	40010300 	.word	0x40010300
100037e4:	40010000 	.word	0x40010000
100037e8:	3ff00000 	.word	0x3ff00000

100037ec <CCU4GLOBAL_Init>:
/**
 * @cond INTERNAL_DOCS
 */

void CCU4GLOBAL_Init(void)
{
100037ec:	b580      	push	{r7, lr}
100037ee:	b082      	sub	sp, #8
100037f0:	af00      	add	r7, sp, #0
  static uint32_t CCU4InitCalled = (uint32_t)0U;
  uint32_t Count = 0U;
100037f2:	2300      	movs	r3, #0
100037f4:	607b      	str	r3, [r7, #4]
  
  if(CCU4InitCalled == (uint32_t)0U)
100037f6:	4b0d      	ldr	r3, [pc, #52]	; (1000382c <CCU4GLOBAL_Init+0x40>)
100037f8:	681b      	ldr	r3, [r3, #0]
100037fa:	2b00      	cmp	r3, #0
100037fc:	d112      	bne.n	10003824 <CCU4GLOBAL_Init+0x38>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
100037fe:	2300      	movs	r3, #0
10003800:	607b      	str	r3, [r7, #4]
10003802:	e009      	b.n	10003818 <CCU4GLOBAL_Init+0x2c>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
10003804:	4b0a      	ldr	r3, [pc, #40]	; (10003830 <CCU4GLOBAL_Init+0x44>)
10003806:	687a      	ldr	r2, [r7, #4]
10003808:	0092      	lsls	r2, r2, #2
1000380a:	58d3      	ldr	r3, [r2, r3]
1000380c:	1c18      	adds	r0, r3, #0
1000380e:	f000 f811 	bl	10003834 <CCU4Global_lInit>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
10003812:	687b      	ldr	r3, [r7, #4]
10003814:	3301      	adds	r3, #1
10003816:	607b      	str	r3, [r7, #4]
10003818:	687b      	ldr	r3, [r7, #4]
1000381a:	2b00      	cmp	r3, #0
1000381c:	d0f2      	beq.n	10003804 <CCU4GLOBAL_Init+0x18>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
    }

    CCU4InitCalled = (uint32_t)1;
1000381e:	4b03      	ldr	r3, [pc, #12]	; (1000382c <CCU4GLOBAL_Init+0x40>)
10003820:	2201      	movs	r2, #1
10003822:	601a      	str	r2, [r3, #0]
  }
}
10003824:	46bd      	mov	sp, r7
10003826:	b002      	add	sp, #8
10003828:	bd80      	pop	{r7, pc}
1000382a:	46c0      	nop			; (mov r8, r8)
1000382c:	20000990 	.word	0x20000990
10003830:	200009b8 	.word	0x200009b8

10003834 <CCU4Global_lInit>:

static void CCU4Global_lInit(const CCU4Global_HandleType * Handle)
{
10003834:	b590      	push	{r4, r7, lr}
10003836:	b083      	sub	sp, #12
10003838:	af00      	add	r7, sp, #0
1000383a:	6078      	str	r0, [r7, #4]
    if( Handle->KernelNumber <= 2 )
1000383c:	687b      	ldr	r3, [r7, #4]
1000383e:	685b      	ldr	r3, [r3, #4]
10003840:	2b02      	cmp	r3, #2
10003842:	d823      	bhi.n	1000388c <CCU4Global_lInit+0x58>
	{
		/* Disables the gating for CCU4 kernel */      
		/*This is applicable for XMC4400,XMC4200 and XMC1xxx Devices*/
		#if (UC_FAMILY == XMC1 )
			if (!((uint32_t)SCU_CLK->CGATCLR0 & Handle->ClockGating))
10003844:	4b17      	ldr	r3, [pc, #92]	; (100038a4 <CCU4Global_lInit+0x70>)
10003846:	691a      	ldr	r2, [r3, #16]
10003848:	687b      	ldr	r3, [r7, #4]
1000384a:	689b      	ldr	r3, [r3, #8]
1000384c:	4013      	ands	r3, r2
1000384e:	d11d      	bne.n	1000388c <CCU4Global_lInit+0x58>
			{ 
				SCU_GENERAL->PASSWD = 0x000000C0UL;
10003850:	4b15      	ldr	r3, [pc, #84]	; (100038a8 <CCU4Global_lInit+0x74>)
10003852:	22c0      	movs	r2, #192	; 0xc0
10003854:	625a      	str	r2, [r3, #36]	; 0x24
				WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, 
10003856:	4b13      	ldr	r3, [pc, #76]	; (100038a4 <CCU4Global_lInit+0x70>)
10003858:	4a12      	ldr	r2, [pc, #72]	; (100038a4 <CCU4Global_lInit+0x70>)
1000385a:	6812      	ldr	r2, [r2, #0]
1000385c:	4913      	ldr	r1, [pc, #76]	; (100038ac <CCU4Global_lInit+0x78>)
1000385e:	430a      	orrs	r2, r1
10003860:	601a      	str	r2, [r3, #0]
					   SCU_CLK_CLKCR_CNTADJ_Pos,CCU4GLOBAL_DELAYCNT);
				
				SET_BIT(SCU_CLK->CGATCLR0, Handle->ClockGating);
10003862:	4b10      	ldr	r3, [pc, #64]	; (100038a4 <CCU4Global_lInit+0x70>)
10003864:	4a0f      	ldr	r2, [pc, #60]	; (100038a4 <CCU4Global_lInit+0x70>)
10003866:	6911      	ldr	r1, [r2, #16]
10003868:	687a      	ldr	r2, [r7, #4]
1000386a:	6892      	ldr	r2, [r2, #8]
1000386c:	2001      	movs	r0, #1
1000386e:	1c04      	adds	r4, r0, #0
10003870:	4094      	lsls	r4, r2
10003872:	1c22      	adds	r2, r4, #0
10003874:	430a      	orrs	r2, r1
10003876:	611a      	str	r2, [r3, #16]
				while ((uint32_t)SCU_CLK->CLKCR & 
10003878:	46c0      	nop			; (mov r8, r8)
1000387a:	4b0a      	ldr	r3, [pc, #40]	; (100038a4 <CCU4Global_lInit+0x70>)
1000387c:	681a      	ldr	r2, [r3, #0]
1000387e:	2380      	movs	r3, #128	; 0x80
10003880:	05db      	lsls	r3, r3, #23
10003882:	4013      	ands	r3, r2
10003884:	d1f9      	bne.n	1000387a <CCU4Global_lInit+0x46>
					   (uint32_t)SCU_CLK_CLKCR_VDDC2LOW_Msk)
				{
					;
				}
				SCU_GENERAL->PASSWD = 0x000000C3UL;
10003886:	4b08      	ldr	r3, [pc, #32]	; (100038a8 <CCU4Global_lInit+0x74>)
10003888:	22c3      	movs	r2, #195	; 0xc3
1000388a:	625a      	str	r2, [r3, #36]	; 0x24
		RESET001_DeassertReset(Handle->PeripheralReset);
	#endif    

		
    /* Sets Run bit of the Prescalar */
    SET_BIT(Handle->CC4yKernRegsPtr->GIDLC,CCU4_GIDLC_SPRB_Pos);
1000388c:	687b      	ldr	r3, [r7, #4]
1000388e:	681b      	ldr	r3, [r3, #0]
10003890:	687a      	ldr	r2, [r7, #4]
10003892:	6812      	ldr	r2, [r2, #0]
10003894:	68d2      	ldr	r2, [r2, #12]
10003896:	2180      	movs	r1, #128	; 0x80
10003898:	0049      	lsls	r1, r1, #1
1000389a:	430a      	orrs	r2, r1
1000389c:	60da      	str	r2, [r3, #12]

}
1000389e:	46bd      	mov	sp, r7
100038a0:	b003      	add	sp, #12
100038a2:	bd90      	pop	{r4, r7, pc}
100038a4:	40010300 	.word	0x40010300
100038a8:	40010000 	.word	0x40010000
100038ac:	3ff00000 	.word	0x3ff00000

100038b0 <ADCGLOB001_Init>:

/**
 *This function initialize all VADC Global registers based on GUI configuration.
 */
void ADCGLOB001_Init(void)
{
100038b0:	b580      	push	{r7, lr}
100038b2:	b082      	sub	sp, #8
100038b4:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
100038b6:	2301      	movs	r3, #1
100038b8:	607b      	str	r3, [r7, #4]

    if(ADCGLOB001_Handle0.kDynamicDataPtr->StateType == ADCGLOB001_UNINITIALIZED )
100038ba:	4b50      	ldr	r3, [pc, #320]	; (100039fc <ADCGLOB001_Init+0x14c>)
100038bc:	685b      	ldr	r3, [r3, #4]
100038be:	781b      	ldrb	r3, [r3, #0]
100038c0:	2b00      	cmp	r3, #0
100038c2:	d000      	beq.n	100038c6 <ADCGLOB001_Init+0x16>
100038c4:	e096      	b.n	100039f4 <ADCGLOB001_Init+0x144>
    {    
        WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
100038c6:	4b4e      	ldr	r3, [pc, #312]	; (10003a00 <ADCGLOB001_Init+0x150>)
100038c8:	4a4d      	ldr	r2, [pc, #308]	; (10003a00 <ADCGLOB001_Init+0x150>)
100038ca:	6812      	ldr	r2, [r2, #0]
100038cc:	494d      	ldr	r1, [pc, #308]	; (10003a04 <ADCGLOB001_Init+0x154>)
100038ce:	430a      	orrs	r2, r1
100038d0:	601a      	str	r2, [r3, #0]
        SCU_GENERAL->PASSWD = 0x000000C0U;
100038d2:	4b4d      	ldr	r3, [pc, #308]	; (10003a08 <ADCGLOB001_Init+0x158>)
100038d4:	22c0      	movs	r2, #192	; 0xc0
100038d6:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disables the gating for VADC kernel This line of code is not applicable for XMC4500. */
        SET_BIT(SCU_CLK->CGATCLR0, SCU_CLK_CGATCLR0_VADC_Pos);
100038d8:	4b49      	ldr	r3, [pc, #292]	; (10003a00 <ADCGLOB001_Init+0x150>)
100038da:	4a49      	ldr	r2, [pc, #292]	; (10003a00 <ADCGLOB001_Init+0x150>)
100038dc:	6912      	ldr	r2, [r2, #16]
100038de:	2101      	movs	r1, #1
100038e0:	430a      	orrs	r2, r1
100038e2:	611a      	str	r2, [r3, #16]
        SCU_GENERAL->PASSWD = 0x000000C3UL;
100038e4:	4b48      	ldr	r3, [pc, #288]	; (10003a08 <ADCGLOB001_Init+0x158>)
100038e6:	22c3      	movs	r2, #195	; 0xc3
100038e8:	625a      	str	r2, [r3, #36]	; 0x24
        while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
100038ea:	46c0      	nop			; (mov r8, r8)
100038ec:	4b44      	ldr	r3, [pc, #272]	; (10003a00 <ADCGLOB001_Init+0x150>)
100038ee:	681a      	ldr	r2, [r3, #0]
100038f0:	2380      	movs	r3, #128	; 0x80
100038f2:	05db      	lsls	r3, r3, #23
100038f4:	4013      	ands	r3, r2
100038f6:	d1f9      	bne.n	100038ec <ADCGLOB001_Init+0x3c>
        {};     
        /* Enable Out of range Comparator for ADC channels pins P2.2to P2.9,
         * this code is applicable only for XMC1xxx devices  */
            COMPARATOR->ORCCTRL = 0XFFU;
100038f8:	4b44      	ldr	r3, [pc, #272]	; (10003a0c <ADCGLOB001_Init+0x15c>)
100038fa:	22ff      	movs	r2, #255	; 0xff
100038fc:	601a      	str	r2, [r3, #0]
        /* Bring the module out of disabled state.*/
        CLR_BIT( ADCGLOB001_Handle0.kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
100038fe:	4b3f      	ldr	r3, [pc, #252]	; (100039fc <ADCGLOB001_Init+0x14c>)
10003900:	681b      	ldr	r3, [r3, #0]
10003902:	4a3e      	ldr	r2, [pc, #248]	; (100039fc <ADCGLOB001_Init+0x14c>)
10003904:	6812      	ldr	r2, [r2, #0]
10003906:	6812      	ldr	r2, [r2, #0]
10003908:	2101      	movs	r1, #1
1000390a:	438a      	bics	r2, r1
1000390c:	601a      	str	r2, [r3, #0]
         * Make divider bit fields writable.
         * Configure Divider Factor for the Analog Internal Clock.
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
1000390e:	4b3b      	ldr	r3, [pc, #236]	; (100039fc <ADCGLOB001_Init+0x14c>)
10003910:	681a      	ldr	r2, [r3, #0]
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
                        (((uint32_t)ADCGLOB001_Handle0.kArbiterClkDivider <<VADC_GLOBCFG_DIVD_Pos) & VADC_GLOBCFG_DIVD_Msk)| \
10003912:	4b3a      	ldr	r3, [pc, #232]	; (100039fc <ADCGLOB001_Init+0x14c>)
10003914:	7b5b      	ldrb	r3, [r3, #13]
10003916:	0219      	lsls	r1, r3, #8
10003918:	23c0      	movs	r3, #192	; 0xc0
1000391a:	009b      	lsls	r3, r3, #2
1000391c:	4019      	ands	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.keDoubleClkMSBConver <<VADC_GLOBCFG_DCMSB_Pos)&VADC_GLOBCFG_DCMSB_Msk)| \
1000391e:	4b37      	ldr	r3, [pc, #220]	; (100039fc <ADCGLOB001_Init+0x14c>)
10003920:	7ddb      	ldrb	r3, [r3, #23]
10003922:	01d8      	lsls	r0, r3, #7
10003924:	23ff      	movs	r3, #255	; 0xff
10003926:	4003      	ands	r3, r0
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
                        (((uint32_t)ADCGLOB001_Handle0.kArbiterClkDivider <<VADC_GLOBCFG_DIVD_Pos) & VADC_GLOBCFG_DIVD_Msk)| \
10003928:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.keDoubleClkMSBConver <<VADC_GLOBCFG_DCMSB_Pos)&VADC_GLOBCFG_DCMSB_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kAnalogClkDivider <<VADC_GLOBCFG_DIVA_Pos)&VADC_GLOBCFG_DIVA_Msk));
1000392a:	4b34      	ldr	r3, [pc, #208]	; (100039fc <ADCGLOB001_Init+0x14c>)
1000392c:	7b1b      	ldrb	r3, [r3, #12]
1000392e:	1c18      	adds	r0, r3, #0
10003930:	231f      	movs	r3, #31
10003932:	4003      	ands	r3, r0
         * Configure Divider Factor for the Analog Internal Clock.
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
10003934:	430b      	orrs	r3, r1
10003936:	2180      	movs	r1, #128	; 0x80
10003938:	0209      	lsls	r1, r1, #8
1000393a:	4319      	orrs	r1, r3
         * Make divider bit fields writable.
         * Configure Divider Factor for the Analog Internal Clock.
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
1000393c:	2380      	movs	r3, #128	; 0x80
1000393e:	50d1      	str	r1, [r2, r3]
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
                        (((uint32_t)ADCGLOB001_Handle0.kArbiterClkDivider <<VADC_GLOBCFG_DIVD_Pos) & VADC_GLOBCFG_DIVD_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.keDoubleClkMSBConver <<VADC_GLOBCFG_DCMSB_Pos)&VADC_GLOBCFG_DCMSB_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kAnalogClkDivider <<VADC_GLOBCFG_DIVA_Pos)&VADC_GLOBCFG_DIVA_Msk));
        /* Make the divider bit fields write protected */
        CLR_BIT( ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG, VADC_GLOBCFG_DIVWC_Pos);
10003940:	4b2e      	ldr	r3, [pc, #184]	; (100039fc <ADCGLOB001_Init+0x14c>)
10003942:	681a      	ldr	r2, [r3, #0]
10003944:	4b2d      	ldr	r3, [pc, #180]	; (100039fc <ADCGLOB001_Init+0x14c>)
10003946:	6819      	ldr	r1, [r3, #0]
10003948:	2380      	movs	r3, #128	; 0x80
1000394a:	58c9      	ldr	r1, [r1, r3]
1000394c:	4b30      	ldr	r3, [pc, #192]	; (10003a10 <ADCGLOB001_Init+0x160>)
1000394e:	4019      	ands	r1, r3
10003950:	2380      	movs	r3, #128	; 0x80
10003952:	50d1      	str	r1, [r2, r3]
         * Configure Class0 Sample Time Control for Standard Conversion.
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
10003954:	4b29      	ldr	r3, [pc, #164]	; (100039fc <ADCGLOB001_Init+0x14c>)
10003956:	681a      	ldr	r2, [r3, #0]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
10003958:	4b28      	ldr	r3, [pc, #160]	; (100039fc <ADCGLOB001_Init+0x14c>)
1000395a:	7d1b      	ldrb	r3, [r3, #20]
1000395c:	0619      	lsls	r1, r3, #24
1000395e:	23e0      	movs	r3, #224	; 0xe0
10003960:	04db      	lsls	r3, r3, #19
10003962:	4019      	ands	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass0 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
10003964:	4b25      	ldr	r3, [pc, #148]	; (100039fc <ADCGLOB001_Init+0x14c>)
10003966:	7c1b      	ldrb	r3, [r3, #16]
10003968:	0418      	lsls	r0, r3, #16
1000396a:	23f8      	movs	r3, #248	; 0xf8
1000396c:	035b      	lsls	r3, r3, #13
1000396e:	4003      	ands	r3, r0
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
10003970:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass0 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass0 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
10003972:	4b22      	ldr	r3, [pc, #136]	; (100039fc <ADCGLOB001_Init+0x14c>)
10003974:	7c9b      	ldrb	r3, [r3, #18]
10003976:	0218      	lsls	r0, r3, #8
10003978:	23e0      	movs	r3, #224	; 0xe0
1000397a:	00db      	lsls	r3, r3, #3
1000397c:	4003      	ands	r3, r0
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass0 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
1000397e:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass0 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass0 <<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));
10003980:	4b1e      	ldr	r3, [pc, #120]	; (100039fc <ADCGLOB001_Init+0x14c>)
10003982:	7b9b      	ldrb	r3, [r3, #14]
10003984:	1c18      	adds	r0, r3, #0
10003986:	231f      	movs	r3, #31
10003988:	4003      	ands	r3, r0
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
1000398a:	4319      	orrs	r1, r3
         * Configure Class0 Sample Time Control for Standard Conversion.
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
1000398c:	23a0      	movs	r3, #160	; 0xa0
1000398e:	50d1      	str	r1, [r2, r3]
         * Configure Class1 Sample Time Control for Standard Conversion.
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
10003990:	4b1a      	ldr	r3, [pc, #104]	; (100039fc <ADCGLOB001_Init+0x14c>)
10003992:	681a      	ldr	r2, [r3, #0]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
10003994:	4b19      	ldr	r3, [pc, #100]	; (100039fc <ADCGLOB001_Init+0x14c>)
10003996:	7d5b      	ldrb	r3, [r3, #21]
10003998:	0619      	lsls	r1, r3, #24
1000399a:	23e0      	movs	r3, #224	; 0xe0
1000399c:	04db      	lsls	r3, r3, #19
1000399e:	4019      	ands	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
100039a0:	4b16      	ldr	r3, [pc, #88]	; (100039fc <ADCGLOB001_Init+0x14c>)
100039a2:	7c5b      	ldrb	r3, [r3, #17]
100039a4:	0418      	lsls	r0, r3, #16
100039a6:	23f8      	movs	r3, #248	; 0xf8
100039a8:	035b      	lsls	r3, r3, #13
100039aa:	4003      	ands	r3, r0
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
100039ac:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
100039ae:	4b13      	ldr	r3, [pc, #76]	; (100039fc <ADCGLOB001_Init+0x14c>)
100039b0:	7cdb      	ldrb	r3, [r3, #19]
100039b2:	0218      	lsls	r0, r3, #8
100039b4:	23e0      	movs	r3, #224	; 0xe0
100039b6:	00db      	lsls	r3, r3, #3
100039b8:	4003      	ands	r3, r0
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
100039ba:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));
100039bc:	4b0f      	ldr	r3, [pc, #60]	; (100039fc <ADCGLOB001_Init+0x14c>)
100039be:	7bdb      	ldrb	r3, [r3, #15]
100039c0:	1c18      	adds	r0, r3, #0
100039c2:	231f      	movs	r3, #31
100039c4:	4003      	ands	r3, r0
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
100039c6:	4319      	orrs	r1, r3
         * Configure Class1 Sample Time Control for Standard Conversion.
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
100039c8:	23a4      	movs	r3, #164	; 0xa4
100039ca:	50d1      	str	r1, [r2, r3]
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));

        /* Configure the lower and upper boundary based on the GUI configuration.*/
        ADCGLOB001_Handle0.kGlobalPtr->GLOBBOUND = \
100039cc:	4b0b      	ldr	r3, [pc, #44]	; (100039fc <ADCGLOB001_Init+0x14c>)
100039ce:	681a      	ldr	r2, [r3, #0]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.KGlobBoundary1 <<VADC_GLOBBOUND_BOUNDARY1_Pos)&VADC_GLOBBOUND_BOUNDARY1_Msk)| \
100039d0:	4b0a      	ldr	r3, [pc, #40]	; (100039fc <ADCGLOB001_Init+0x14c>)
100039d2:	895b      	ldrh	r3, [r3, #10]
100039d4:	0419      	lsls	r1, r3, #16
100039d6:	4b0f      	ldr	r3, [pc, #60]	; (10003a14 <ADCGLOB001_Init+0x164>)
100039d8:	4019      	ands	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.KGlobBoundary0 <<VADC_GLOBBOUND_BOUNDARY0_Pos)&VADC_GLOBBOUND_BOUNDARY0_Msk));
100039da:	4b08      	ldr	r3, [pc, #32]	; (100039fc <ADCGLOB001_Init+0x14c>)
100039dc:	891b      	ldrh	r3, [r3, #8]
100039de:	051b      	lsls	r3, r3, #20
100039e0:	0d1b      	lsrs	r3, r3, #20
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));

        /* Configure the lower and upper boundary based on the GUI configuration.*/
        ADCGLOB001_Handle0.kGlobalPtr->GLOBBOUND = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.KGlobBoundary1 <<VADC_GLOBBOUND_BOUNDARY1_Pos)&VADC_GLOBBOUND_BOUNDARY1_Msk)| \
100039e2:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));

        /* Configure the lower and upper boundary based on the GUI configuration.*/
        ADCGLOB001_Handle0.kGlobalPtr->GLOBBOUND = \
100039e4:	23b8      	movs	r3, #184	; 0xb8
100039e6:	50d1      	str	r1, [r2, r3]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.KGlobBoundary1 <<VADC_GLOBBOUND_BOUNDARY1_Pos)&VADC_GLOBBOUND_BOUNDARY1_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.KGlobBoundary0 <<VADC_GLOBBOUND_BOUNDARY0_Pos)&VADC_GLOBBOUND_BOUNDARY0_Msk));
        ADCGLOB001_Handle0.kDynamicDataPtr->StateType = ADCGLOB001_INITIALIZED;
100039e8:	4b04      	ldr	r3, [pc, #16]	; (100039fc <ADCGLOB001_Init+0x14c>)
100039ea:	685b      	ldr	r3, [r3, #4]
100039ec:	2201      	movs	r2, #1
100039ee:	701a      	strb	r2, [r3, #0]
        Status &= (uint32_t)DAVEApp_SUCCESS;
100039f0:	2300      	movs	r3, #0
100039f2:	607b      	str	r3, [r7, #4]
    } else {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

}
100039f4:	46bd      	mov	sp, r7
100039f6:	b002      	add	sp, #8
100039f8:	bd80      	pop	{r7, pc}
100039fa:	46c0      	nop			; (mov r8, r8)
100039fc:	100063d8 	.word	0x100063d8
10003a00:	40010300 	.word	0x40010300
10003a04:	3ff00000 	.word	0x3ff00000
10003a08:	40010000 	.word	0x40010000
10003a0c:	40010500 	.word	0x40010500
10003a10:	ffff7fff 	.word	0xffff7fff
10003a14:	0fff0000 	.word	0x0fff0000

10003a18 <ADCGLOB001_DeInit>:

/**
 * This function will de-initialize VADC Global registers.
 */
status_t ADCGLOB001_DeInit(const ADCGLOB001_HandleType * HandlePtr)
{
10003a18:	b580      	push	{r7, lr}
10003a1a:	b084      	sub	sp, #16
10003a1c:	af00      	add	r7, sp, #0
10003a1e:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003a20:	2301      	movs	r3, #1
10003a22:	60fb      	str	r3, [r7, #12]

    if(HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED )
10003a24:	687b      	ldr	r3, [r7, #4]
10003a26:	685b      	ldr	r3, [r3, #4]
10003a28:	781b      	ldrb	r3, [r3, #0]
10003a2a:	2b01      	cmp	r3, #1
10003a2c:	d131      	bne.n	10003a92 <ADCGLOB001_DeInit+0x7a>
    {
        /* Enable the VADC clock gating
         * This line of code is not applicable for XMC4500.
         */

        SET_BIT(SCU_CLK->CGATSET0, SCU_CLK_CGATSET0_VADC_Pos);
10003a2e:	4b1b      	ldr	r3, [pc, #108]	; (10003a9c <ADCGLOB001_DeInit+0x84>)
10003a30:	4a1a      	ldr	r2, [pc, #104]	; (10003a9c <ADCGLOB001_DeInit+0x84>)
10003a32:	68d2      	ldr	r2, [r2, #12]
10003a34:	2101      	movs	r1, #1
10003a36:	430a      	orrs	r2, r1
10003a38:	60da      	str	r2, [r3, #12]
        /* Bring the module out of disabled state */
        CLR_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
10003a3a:	687b      	ldr	r3, [r7, #4]
10003a3c:	681b      	ldr	r3, [r3, #0]
10003a3e:	687a      	ldr	r2, [r7, #4]
10003a40:	6812      	ldr	r2, [r2, #0]
10003a42:	6812      	ldr	r2, [r2, #0]
10003a44:	2101      	movs	r1, #1
10003a46:	438a      	bics	r2, r1
10003a48:	601a      	str	r2, [r3, #0]

        /* Make divider bit fields writable and deconfigure Analog Internal Clock,
     Arbiter Clock & MSB Conversion bits.*/
        HandlePtr->kGlobalPtr->GLOBCFG = \
10003a4a:	687b      	ldr	r3, [r7, #4]
10003a4c:	681a      	ldr	r2, [r3, #0]
10003a4e:	2380      	movs	r3, #128	; 0x80
10003a50:	4913      	ldr	r1, [pc, #76]	; (10003aa0 <ADCGLOB001_DeInit+0x88>)
10003a52:	50d1      	str	r1, [r2, r3]
                (((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)|((~(VADC_GLOBCFG_DIVD_Msk))& \
                        (~(VADC_GLOBCFG_DCMSB_Msk)) & (~(VADC_GLOBCFG_DIVA_Msk))));

        /* Again make the divider bit fields write protected */
        CLR_BIT( HandlePtr->kGlobalPtr->GLOBCFG, VADC_GLOBCFG_DIVWC_Pos);
10003a54:	687b      	ldr	r3, [r7, #4]
10003a56:	681a      	ldr	r2, [r3, #0]
10003a58:	687b      	ldr	r3, [r7, #4]
10003a5a:	6819      	ldr	r1, [r3, #0]
10003a5c:	2380      	movs	r3, #128	; 0x80
10003a5e:	58c9      	ldr	r1, [r1, r3]
10003a60:	4b10      	ldr	r3, [pc, #64]	; (10003aa4 <ADCGLOB001_DeInit+0x8c>)
10003a62:	4019      	ands	r1, r3
10003a64:	2380      	movs	r3, #128	; 0x80
10003a66:	50d1      	str	r1, [r2, r3]
         *  mode.
         * Configure Class0 Conversion Mode for Standard Conversion into default mode.
         * Configure Class0 Sample Time Control for EMUX Conversion into default mode.
         * Configure Class0  Conversion Mode for EMUX Conversion into default mode.
         */
        HandlePtr->kGlobalPtr->GLOBICLASS[0] = \
10003a68:	687b      	ldr	r3, [r7, #4]
10003a6a:	681a      	ldr	r2, [r3, #0]
10003a6c:	23a0      	movs	r3, #160	; 0xa0
10003a6e:	490e      	ldr	r1, [pc, #56]	; (10003aa8 <ADCGLOB001_DeInit+0x90>)
10003a70:	50d1      	str	r1, [r2, r3]
         *  mode.
         * Configure Class1 Conversion Mode for Standard Conversion into default mode.
         * Configure Class1 Sample Time Control for EMUX Conversion into default mode.
         * Configure Class1  Conversion Mode for EMUX Conversion into default mode.
         */
        HandlePtr->kGlobalPtr->GLOBICLASS[1] = \
10003a72:	687b      	ldr	r3, [r7, #4]
10003a74:	681a      	ldr	r2, [r3, #0]
10003a76:	23a4      	movs	r3, #164	; 0xa4
10003a78:	490b      	ldr	r1, [pc, #44]	; (10003aa8 <ADCGLOB001_DeInit+0x90>)
10003a7a:	50d1      	str	r1, [r2, r3]
                ((~(VADC_GLOBICLASS_CME_Msk))&(~(VADC_GLOBICLASS_STCE_Msk))& \
                        (~(VADC_GLOBICLASS_CMS_Msk))&(~(VADC_GLOBICLASS_STCS_Msk)));

        /* Configure global lower and upper boundary value into default value.*/
        HandlePtr->kGlobalPtr->GLOBBOUND = \
10003a7c:	687b      	ldr	r3, [r7, #4]
10003a7e:	681a      	ldr	r2, [r3, #0]
10003a80:	23b8      	movs	r3, #184	; 0xb8
10003a82:	490a      	ldr	r1, [pc, #40]	; (10003aac <ADCGLOB001_DeInit+0x94>)
10003a84:	50d1      	str	r1, [r2, r3]
                ((~(VADC_GLOBBOUND_BOUNDARY1_Msk))&(~(VADC_GLOBBOUND_BOUNDARY0_Msk)));

        HandlePtr->kDynamicDataPtr->StateType = ADCGLOB001_UNINITIALIZED;
10003a86:	687b      	ldr	r3, [r7, #4]
10003a88:	685b      	ldr	r3, [r3, #4]
10003a8a:	2200      	movs	r2, #0
10003a8c:	701a      	strb	r2, [r3, #0]
        Status = (uint32_t)DAVEApp_SUCCESS;
10003a8e:	2300      	movs	r3, #0
10003a90:	60fb      	str	r3, [r7, #12]
    } else {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003a92:	68fb      	ldr	r3, [r7, #12]
}
10003a94:	1c18      	adds	r0, r3, #0
10003a96:	46bd      	mov	sp, r7
10003a98:	b004      	add	sp, #16
10003a9a:	bd80      	pop	{r7, pc}
10003a9c:	40010300 	.word	0x40010300
10003aa0:	fffffc60 	.word	0xfffffc60
10003aa4:	ffff7fff 	.word	0xffff7fff
10003aa8:	f8e0f8e0 	.word	0xf8e0f8e0
10003aac:	f000f000 	.word	0xf000f000

10003ab0 <ADCGLOB001_CLKRequestDisable>:

/**
 * This function disable the control of the module.
 */
status_t ADCGLOB001_CLKRequestDisable(const ADCGLOB001_HandleType * HandlePtr)
{
10003ab0:	b580      	push	{r7, lr}
10003ab2:	b084      	sub	sp, #16
10003ab4:	af00      	add	r7, sp, #0
10003ab6:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003ab8:	2301      	movs	r3, #1
10003aba:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003abc:	687b      	ldr	r3, [r7, #4]
10003abe:	685b      	ldr	r3, [r3, #4]
10003ac0:	781b      	ldrb	r3, [r3, #0]
10003ac2:	2b01      	cmp	r3, #1
10003ac4:	d109      	bne.n	10003ada <ADCGLOB001_CLKRequestDisable+0x2a>
        /* Bring the module in disabled state
         * Module Disable Request Bit
         * 0 : enable the module clock
         * 1 : stop the module clock */

        SET_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
10003ac6:	687b      	ldr	r3, [r7, #4]
10003ac8:	681b      	ldr	r3, [r3, #0]
10003aca:	687a      	ldr	r2, [r7, #4]
10003acc:	6812      	ldr	r2, [r2, #0]
10003ace:	6812      	ldr	r2, [r2, #0]
10003ad0:	2101      	movs	r1, #1
10003ad2:	430a      	orrs	r2, r1
10003ad4:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
10003ad6:	2300      	movs	r3, #0
10003ad8:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003ada:	68fb      	ldr	r3, [r7, #12]
}
10003adc:	1c18      	adds	r0, r3, #0
10003ade:	46bd      	mov	sp, r7
10003ae0:	b004      	add	sp, #16
10003ae2:	bd80      	pop	{r7, pc}

10003ae4 <ADCGLOB001_CLKRequestEnable>:
/**
 * This function enable the control of the module.
 */
status_t ADCGLOB001_CLKRequestEnable(const ADCGLOB001_HandleType * HandlePtr)
{
10003ae4:	b580      	push	{r7, lr}
10003ae6:	b084      	sub	sp, #16
10003ae8:	af00      	add	r7, sp, #0
10003aea:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003aec:	2301      	movs	r3, #1
10003aee:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003af0:	687b      	ldr	r3, [r7, #4]
10003af2:	685b      	ldr	r3, [r3, #4]
10003af4:	781b      	ldrb	r3, [r3, #0]
10003af6:	2b01      	cmp	r3, #1
10003af8:	d109      	bne.n	10003b0e <ADCGLOB001_CLKRequestEnable+0x2a>
    {
        /* Bring the module out of disabled state */

        CLR_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
10003afa:	687b      	ldr	r3, [r7, #4]
10003afc:	681b      	ldr	r3, [r3, #0]
10003afe:	687a      	ldr	r2, [r7, #4]
10003b00:	6812      	ldr	r2, [r2, #0]
10003b02:	6812      	ldr	r2, [r2, #0]
10003b04:	2101      	movs	r1, #1
10003b06:	438a      	bics	r2, r1
10003b08:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
10003b0a:	2300      	movs	r3, #0
10003b0c:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003b0e:	68fb      	ldr	r3, [r7, #12]
}
10003b10:	1c18      	adds	r0, r3, #0
10003b12:	46bd      	mov	sp, r7
10003b14:	b004      	add	sp, #16
10003b16:	bd80      	pop	{r7, pc}

10003b18 <ADCGLOB001_SetStartUpCalibration>:
 */

status_t ADCGLOB001_SetStartUpCalibration(
        const ADCGLOB001_HandleType *HandlePtr
)
{
10003b18:	b580      	push	{r7, lr}
10003b1a:	b084      	sub	sp, #16
10003b1c:	af00      	add	r7, sp, #0
10003b1e:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003b20:	2301      	movs	r3, #1
10003b22:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003b24:	687b      	ldr	r3, [r7, #4]
10003b26:	685b      	ldr	r3, [r3, #4]
10003b28:	781b      	ldrb	r3, [r3, #0]
10003b2a:	2b01      	cmp	r3, #1
10003b2c:	d10c      	bne.n	10003b48 <ADCGLOB001_SetStartUpCalibration+0x30>
    {
        /* Initiate Start-Up Calibration */

        SET_BIT( HandlePtr->kGlobalPtr->GLOBCFG, VADC_GLOBCFG_SUCAL_Pos);
10003b2e:	687b      	ldr	r3, [r7, #4]
10003b30:	681a      	ldr	r2, [r3, #0]
10003b32:	687b      	ldr	r3, [r7, #4]
10003b34:	6819      	ldr	r1, [r3, #0]
10003b36:	2380      	movs	r3, #128	; 0x80
10003b38:	58cb      	ldr	r3, [r1, r3]
10003b3a:	2180      	movs	r1, #128	; 0x80
10003b3c:	0609      	lsls	r1, r1, #24
10003b3e:	4319      	orrs	r1, r3
10003b40:	2380      	movs	r3, #128	; 0x80
10003b42:	50d1      	str	r1, [r2, r3]

        Status = (uint32_t)DAVEApp_SUCCESS;
10003b44:	2300      	movs	r3, #0
10003b46:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003b48:	68fb      	ldr	r3, [r7, #12]
}
10003b4a:	1c18      	adds	r0, r3, #0
10003b4c:	46bd      	mov	sp, r7
10003b4e:	b004      	add	sp, #16
10003b50:	bd80      	pop	{r7, pc}
10003b52:	46c0      	nop			; (mov r8, r8)

10003b54 <ADCGLOB001_StartUpCalibrationInit>:
/**
 * This function Initialise the calibration based on GUI configuration.
 */
status_t ADCGLOB001_StartUpCalibrationInit(void)
{
10003b54:	b580      	push	{r7, lr}
10003b56:	b082      	sub	sp, #8
10003b58:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003b5a:	2301      	movs	r3, #1
10003b5c:	607b      	str	r3, [r7, #4]

    if(ADCGLOB001_Handle0.kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED )
10003b5e:	4b0d      	ldr	r3, [pc, #52]	; (10003b94 <ADCGLOB001_StartUpCalibrationInit+0x40>)
10003b60:	685b      	ldr	r3, [r3, #4]
10003b62:	781b      	ldrb	r3, [r3, #0]
10003b64:	2b01      	cmp	r3, #1
10003b66:	d110      	bne.n	10003b8a <ADCGLOB001_StartUpCalibrationInit+0x36>
    {
        /* Initialise Calibration */

        if(ADCGLOB001_Handle0.keStartCalib == (uint8_t)1)
10003b68:	4b0a      	ldr	r3, [pc, #40]	; (10003b94 <ADCGLOB001_StartUpCalibrationInit+0x40>)
10003b6a:	7d9b      	ldrb	r3, [r3, #22]
10003b6c:	2b01      	cmp	r3, #1
10003b6e:	d10a      	bne.n	10003b86 <ADCGLOB001_StartUpCalibrationInit+0x32>
        {
            /* Initiate Start-Up Calibration */
            SET_BIT( ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG, VADC_GLOBCFG_SUCAL_Pos);
10003b70:	4b08      	ldr	r3, [pc, #32]	; (10003b94 <ADCGLOB001_StartUpCalibrationInit+0x40>)
10003b72:	681a      	ldr	r2, [r3, #0]
10003b74:	4b07      	ldr	r3, [pc, #28]	; (10003b94 <ADCGLOB001_StartUpCalibrationInit+0x40>)
10003b76:	6819      	ldr	r1, [r3, #0]
10003b78:	2380      	movs	r3, #128	; 0x80
10003b7a:	58cb      	ldr	r3, [r1, r3]
10003b7c:	2180      	movs	r1, #128	; 0x80
10003b7e:	0609      	lsls	r1, r1, #24
10003b80:	4319      	orrs	r1, r3
10003b82:	2380      	movs	r3, #128	; 0x80
10003b84:	50d1      	str	r1, [r2, r3]
        }

        Status = (uint32_t)DAVEApp_SUCCESS;
10003b86:	2300      	movs	r3, #0
10003b88:	607b      	str	r3, [r7, #4]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003b8a:	687b      	ldr	r3, [r7, #4]
}
10003b8c:	1c18      	adds	r0, r3, #0
10003b8e:	46bd      	mov	sp, r7
10003b90:	b002      	add	sp, #8
10003b92:	bd80      	pop	{r7, pc}
10003b94:	100063d8 	.word	0x100063d8

10003b98 <ADCGLOB001_EnableSleepModeControl>:
 * reaction to sleep mode.
 */
status_t ADCGLOB001_EnableSleepModeControl(
        const ADCGLOB001_HandleType * HandlePtr
)
{
10003b98:	b580      	push	{r7, lr}
10003b9a:	b084      	sub	sp, #16
10003b9c:	af00      	add	r7, sp, #0
10003b9e:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003ba0:	2301      	movs	r3, #1
10003ba2:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003ba4:	687b      	ldr	r3, [r7, #4]
10003ba6:	685b      	ldr	r3, [r3, #4]
10003ba8:	781b      	ldrb	r3, [r3, #0]
10003baa:	2b01      	cmp	r3, #1
10003bac:	d109      	bne.n	10003bc2 <ADCGLOB001_EnableSleepModeControl+0x2a>
    {
        /* Reset  Sleep Mode Enable Control bit*/
        CLR_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_EDIS_Pos);
10003bae:	687b      	ldr	r3, [r7, #4]
10003bb0:	681b      	ldr	r3, [r3, #0]
10003bb2:	687a      	ldr	r2, [r7, #4]
10003bb4:	6812      	ldr	r2, [r2, #0]
10003bb6:	6812      	ldr	r2, [r2, #0]
10003bb8:	2108      	movs	r1, #8
10003bba:	438a      	bics	r2, r1
10003bbc:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
10003bbe:	2300      	movs	r3, #0
10003bc0:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003bc2:	68fb      	ldr	r3, [r7, #12]
}
10003bc4:	1c18      	adds	r0, r3, #0
10003bc6:	46bd      	mov	sp, r7
10003bc8:	b004      	add	sp, #16
10003bca:	bd80      	pop	{r7, pc}

10003bcc <ADCGLOB001_DisregardSleepModeControl>:
 * This function disregards Sleep Mode Control.
 */
status_t ADCGLOB001_DisregardSleepModeControl(
        const ADCGLOB001_HandleType * HandlePtr
)
{
10003bcc:	b580      	push	{r7, lr}
10003bce:	b084      	sub	sp, #16
10003bd0:	af00      	add	r7, sp, #0
10003bd2:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003bd4:	2301      	movs	r3, #1
10003bd6:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003bd8:	687b      	ldr	r3, [r7, #4]
10003bda:	685b      	ldr	r3, [r3, #4]
10003bdc:	781b      	ldrb	r3, [r3, #0]
10003bde:	2b01      	cmp	r3, #1
10003be0:	d109      	bne.n	10003bf6 <ADCGLOB001_DisregardSleepModeControl+0x2a>
    {
        /* set  Sleep Mode Enable Control bit*/
        SET_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_EDIS_Pos);
10003be2:	687b      	ldr	r3, [r7, #4]
10003be4:	681b      	ldr	r3, [r3, #0]
10003be6:	687a      	ldr	r2, [r7, #4]
10003be8:	6812      	ldr	r2, [r2, #0]
10003bea:	6812      	ldr	r2, [r2, #0]
10003bec:	2108      	movs	r1, #8
10003bee:	430a      	orrs	r2, r1
10003bf0:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
10003bf2:	2300      	movs	r3, #0
10003bf4:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003bf6:	68fb      	ldr	r3, [r7, #12]
}
10003bf8:	1c18      	adds	r0, r3, #0
10003bfa:	46bd      	mov	sp, r7
10003bfc:	b004      	add	sp, #16
10003bfe:	bd80      	pop	{r7, pc}

10003c00 <ADCGLOB001_SetGlobClass0ConvMode>:
 */
status_t ADCGLOB001_SetGlobClass0ConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
10003c00:	b580      	push	{r7, lr}
10003c02:	b084      	sub	sp, #16
10003c04:	af00      	add	r7, sp, #0
10003c06:	6078      	str	r0, [r7, #4]
10003c08:	1c0a      	adds	r2, r1, #0
10003c0a:	1cfb      	adds	r3, r7, #3
10003c0c:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003c0e:	2301      	movs	r3, #1
10003c10:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003c12:	687b      	ldr	r3, [r7, #4]
10003c14:	685b      	ldr	r3, [r3, #4]
10003c16:	781b      	ldrb	r3, [r3, #0]
10003c18:	2b01      	cmp	r3, #1
10003c1a:	d11d      	bne.n	10003c58 <ADCGLOB001_SetGlobClass0ConvMode+0x58>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
10003c1c:	1cfb      	adds	r3, r7, #3
10003c1e:	781b      	ldrb	r3, [r3, #0]
10003c20:	2b02      	cmp	r3, #2
10003c22:	d903      	bls.n	10003c2c <ADCGLOB001_SetGlobClass0ConvMode+0x2c>
10003c24:	1cfb      	adds	r3, r7, #3
10003c26:	781b      	ldrb	r3, [r3, #0]
10003c28:	2b05      	cmp	r3, #5
10003c2a:	d113      	bne.n	10003c54 <ADCGLOB001_SetGlobClass0ConvMode+0x54>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Set the global class0 conversion mode */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
10003c2c:	687b      	ldr	r3, [r7, #4]
10003c2e:	681a      	ldr	r2, [r3, #0]
10003c30:	1cfb      	adds	r3, r7, #3
10003c32:	781b      	ldrb	r3, [r3, #0]
10003c34:	0219      	lsls	r1, r3, #8
10003c36:	23e0      	movs	r3, #224	; 0xe0
10003c38:	00db      	lsls	r3, r3, #3
10003c3a:	4019      	ands	r1, r3
10003c3c:	687b      	ldr	r3, [r7, #4]
10003c3e:	6818      	ldr	r0, [r3, #0]
10003c40:	23a0      	movs	r3, #160	; 0xa0
10003c42:	58c0      	ldr	r0, [r0, r3]
10003c44:	4b07      	ldr	r3, [pc, #28]	; (10003c64 <ADCGLOB001_SetGlobClass0ConvMode+0x64>)
10003c46:	4003      	ands	r3, r0
10003c48:	4319      	orrs	r1, r3
10003c4a:	23a0      	movs	r3, #160	; 0xa0
10003c4c:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_CMS_Msk,
                    VADC_GLOBICLASS_CMS_Pos,
                    (uint32_t)ConversionModeVal
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
10003c4e:	2300      	movs	r3, #0
10003c50:	60fb      	str	r3, [r7, #12]
10003c52:	e001      	b.n	10003c58 <ADCGLOB001_SetGlobClass0ConvMode+0x58>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003c54:	2302      	movs	r3, #2
10003c56:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003c58:	68fb      	ldr	r3, [r7, #12]
}
10003c5a:	1c18      	adds	r0, r3, #0
10003c5c:	46bd      	mov	sp, r7
10003c5e:	b004      	add	sp, #16
10003c60:	bd80      	pop	{r7, pc}
10003c62:	46c0      	nop			; (mov r8, r8)
10003c64:	fffff8ff 	.word	0xfffff8ff

10003c68 <ADCGLOB001_SetGlobClass0SampleTime>:

status_t ADCGLOB001_SetGlobClass0SampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
10003c68:	b580      	push	{r7, lr}
10003c6a:	b084      	sub	sp, #16
10003c6c:	af00      	add	r7, sp, #0
10003c6e:	6078      	str	r0, [r7, #4]
10003c70:	1c0a      	adds	r2, r1, #0
10003c72:	1cfb      	adds	r3, r7, #3
10003c74:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003c76:	2301      	movs	r3, #1
10003c78:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003c7a:	687b      	ldr	r3, [r7, #4]
10003c7c:	685b      	ldr	r3, [r3, #4]
10003c7e:	781b      	ldrb	r3, [r3, #0]
10003c80:	2b01      	cmp	r3, #1
10003c82:	d117      	bne.n	10003cb4 <ADCGLOB001_SetGlobClass0SampleTime+0x4c>
    {
        if(SampleTime < (uint8_t)32){
10003c84:	1cfb      	adds	r3, r7, #3
10003c86:	781b      	ldrb	r3, [r3, #0]
10003c88:	2b1f      	cmp	r3, #31
10003c8a:	d811      	bhi.n	10003cb0 <ADCGLOB001_SetGlobClass0SampleTime+0x48>
            /* Set the global class0 Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
10003c8c:	687b      	ldr	r3, [r7, #4]
10003c8e:	681a      	ldr	r2, [r3, #0]
10003c90:	1cfb      	adds	r3, r7, #3
10003c92:	7819      	ldrb	r1, [r3, #0]
10003c94:	231f      	movs	r3, #31
10003c96:	4019      	ands	r1, r3
10003c98:	687b      	ldr	r3, [r7, #4]
10003c9a:	6818      	ldr	r0, [r3, #0]
10003c9c:	23a0      	movs	r3, #160	; 0xa0
10003c9e:	58c3      	ldr	r3, [r0, r3]
10003ca0:	201f      	movs	r0, #31
10003ca2:	4383      	bics	r3, r0
10003ca4:	4319      	orrs	r1, r3
10003ca6:	23a0      	movs	r3, #160	; 0xa0
10003ca8:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_STCS_Msk,
                    VADC_GLOBICLASS_STCS_Pos,
                    (uint32_t)SampleTime
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
10003caa:	2300      	movs	r3, #0
10003cac:	60fb      	str	r3, [r7, #12]
10003cae:	e001      	b.n	10003cb4 <ADCGLOB001_SetGlobClass0SampleTime+0x4c>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003cb0:	2302      	movs	r3, #2
10003cb2:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003cb4:	68fb      	ldr	r3, [r7, #12]

}
10003cb6:	1c18      	adds	r0, r3, #0
10003cb8:	46bd      	mov	sp, r7
10003cba:	b004      	add	sp, #16
10003cbc:	bd80      	pop	{r7, pc}
10003cbe:	46c0      	nop			; (mov r8, r8)

10003cc0 <ADCGLOB001_SetGlobClass0EmuxConvMode>:
 */
status_t ADCGLOB001_SetGlobClass0EmuxConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
10003cc0:	b580      	push	{r7, lr}
10003cc2:	b084      	sub	sp, #16
10003cc4:	af00      	add	r7, sp, #0
10003cc6:	6078      	str	r0, [r7, #4]
10003cc8:	1c0a      	adds	r2, r1, #0
10003cca:	1cfb      	adds	r3, r7, #3
10003ccc:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003cce:	2301      	movs	r3, #1
10003cd0:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003cd2:	687b      	ldr	r3, [r7, #4]
10003cd4:	685b      	ldr	r3, [r3, #4]
10003cd6:	781b      	ldrb	r3, [r3, #0]
10003cd8:	2b01      	cmp	r3, #1
10003cda:	d11d      	bne.n	10003d18 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x58>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
10003cdc:	1cfb      	adds	r3, r7, #3
10003cde:	781b      	ldrb	r3, [r3, #0]
10003ce0:	2b02      	cmp	r3, #2
10003ce2:	d903      	bls.n	10003cec <ADCGLOB001_SetGlobClass0EmuxConvMode+0x2c>
10003ce4:	1cfb      	adds	r3, r7, #3
10003ce6:	781b      	ldrb	r3, [r3, #0]
10003ce8:	2b05      	cmp	r3, #5
10003cea:	d113      	bne.n	10003d14 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x54>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Set the global class0 External Multiplexer conversion mode*/
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
10003cec:	687b      	ldr	r3, [r7, #4]
10003cee:	681a      	ldr	r2, [r3, #0]
10003cf0:	1cfb      	adds	r3, r7, #3
10003cf2:	781b      	ldrb	r3, [r3, #0]
10003cf4:	0619      	lsls	r1, r3, #24
10003cf6:	23e0      	movs	r3, #224	; 0xe0
10003cf8:	04db      	lsls	r3, r3, #19
10003cfa:	4019      	ands	r1, r3
10003cfc:	687b      	ldr	r3, [r7, #4]
10003cfe:	6818      	ldr	r0, [r3, #0]
10003d00:	23a0      	movs	r3, #160	; 0xa0
10003d02:	58c0      	ldr	r0, [r0, r3]
10003d04:	4b07      	ldr	r3, [pc, #28]	; (10003d24 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x64>)
10003d06:	4003      	ands	r3, r0
10003d08:	4319      	orrs	r1, r3
10003d0a:	23a0      	movs	r3, #160	; 0xa0
10003d0c:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_CME_Msk,
                    VADC_GLOBICLASS_CME_Pos,
                    (uint32_t)ConversionModeVal
            );
            Status = (uint32_t)DAVEApp_SUCCESS;
10003d0e:	2300      	movs	r3, #0
10003d10:	60fb      	str	r3, [r7, #12]
10003d12:	e001      	b.n	10003d18 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x58>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003d14:	2302      	movs	r3, #2
10003d16:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003d18:	68fb      	ldr	r3, [r7, #12]

}
10003d1a:	1c18      	adds	r0, r3, #0
10003d1c:	46bd      	mov	sp, r7
10003d1e:	b004      	add	sp, #16
10003d20:	bd80      	pop	{r7, pc}
10003d22:	46c0      	nop			; (mov r8, r8)
10003d24:	f8ffffff 	.word	0xf8ffffff

10003d28 <ADCGLOB001_SetGlobClass0EmuxSampleTime>:
 */
status_t ADCGLOB001_SetGlobClass0EmuxSampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
10003d28:	b580      	push	{r7, lr}
10003d2a:	b084      	sub	sp, #16
10003d2c:	af00      	add	r7, sp, #0
10003d2e:	6078      	str	r0, [r7, #4]
10003d30:	1c0a      	adds	r2, r1, #0
10003d32:	1cfb      	adds	r3, r7, #3
10003d34:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003d36:	2301      	movs	r3, #1
10003d38:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003d3a:	687b      	ldr	r3, [r7, #4]
10003d3c:	685b      	ldr	r3, [r3, #4]
10003d3e:	781b      	ldrb	r3, [r3, #0]
10003d40:	2b01      	cmp	r3, #1
10003d42:	d119      	bne.n	10003d78 <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x50>
    {
        if(SampleTime < (uint8_t)32){
10003d44:	1cfb      	adds	r3, r7, #3
10003d46:	781b      	ldrb	r3, [r3, #0]
10003d48:	2b1f      	cmp	r3, #31
10003d4a:	d813      	bhi.n	10003d74 <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x4c>

            /* Set the global class0 External Multiplexer Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
10003d4c:	687b      	ldr	r3, [r7, #4]
10003d4e:	681a      	ldr	r2, [r3, #0]
10003d50:	1cfb      	adds	r3, r7, #3
10003d52:	781b      	ldrb	r3, [r3, #0]
10003d54:	0419      	lsls	r1, r3, #16
10003d56:	23f8      	movs	r3, #248	; 0xf8
10003d58:	035b      	lsls	r3, r3, #13
10003d5a:	4019      	ands	r1, r3
10003d5c:	687b      	ldr	r3, [r7, #4]
10003d5e:	6818      	ldr	r0, [r3, #0]
10003d60:	23a0      	movs	r3, #160	; 0xa0
10003d62:	58c0      	ldr	r0, [r0, r3]
10003d64:	4b07      	ldr	r3, [pc, #28]	; (10003d84 <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x5c>)
10003d66:	4003      	ands	r3, r0
10003d68:	4319      	orrs	r1, r3
10003d6a:	23a0      	movs	r3, #160	; 0xa0
10003d6c:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_STCE_Msk,
                    VADC_GLOBICLASS_STCE_Pos,
                    (uint32_t)SampleTime
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
10003d6e:	2300      	movs	r3, #0
10003d70:	60fb      	str	r3, [r7, #12]
10003d72:	e001      	b.n	10003d78 <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x50>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003d74:	2302      	movs	r3, #2
10003d76:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003d78:	68fb      	ldr	r3, [r7, #12]
}
10003d7a:	1c18      	adds	r0, r3, #0
10003d7c:	46bd      	mov	sp, r7
10003d7e:	b004      	add	sp, #16
10003d80:	bd80      	pop	{r7, pc}
10003d82:	46c0      	nop			; (mov r8, r8)
10003d84:	ffe0ffff 	.word	0xffe0ffff

10003d88 <ADCGLOB001_SetGlobClass1ConvMode>:
 */
status_t ADCGLOB001_SetGlobClass1ConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
10003d88:	b580      	push	{r7, lr}
10003d8a:	b084      	sub	sp, #16
10003d8c:	af00      	add	r7, sp, #0
10003d8e:	6078      	str	r0, [r7, #4]
10003d90:	1c0a      	adds	r2, r1, #0
10003d92:	1cfb      	adds	r3, r7, #3
10003d94:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003d96:	2301      	movs	r3, #1
10003d98:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003d9a:	687b      	ldr	r3, [r7, #4]
10003d9c:	685b      	ldr	r3, [r3, #4]
10003d9e:	781b      	ldrb	r3, [r3, #0]
10003da0:	2b01      	cmp	r3, #1
10003da2:	d11d      	bne.n	10003de0 <ADCGLOB001_SetGlobClass1ConvMode+0x58>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
10003da4:	1cfb      	adds	r3, r7, #3
10003da6:	781b      	ldrb	r3, [r3, #0]
10003da8:	2b02      	cmp	r3, #2
10003daa:	d903      	bls.n	10003db4 <ADCGLOB001_SetGlobClass1ConvMode+0x2c>
10003dac:	1cfb      	adds	r3, r7, #3
10003dae:	781b      	ldrb	r3, [r3, #0]
10003db0:	2b05      	cmp	r3, #5
10003db2:	d113      	bne.n	10003ddc <ADCGLOB001_SetGlobClass1ConvMode+0x54>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Set the global class 1 conversion mode */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
10003db4:	687b      	ldr	r3, [r7, #4]
10003db6:	681a      	ldr	r2, [r3, #0]
10003db8:	1cfb      	adds	r3, r7, #3
10003dba:	781b      	ldrb	r3, [r3, #0]
10003dbc:	0219      	lsls	r1, r3, #8
10003dbe:	23e0      	movs	r3, #224	; 0xe0
10003dc0:	00db      	lsls	r3, r3, #3
10003dc2:	4019      	ands	r1, r3
10003dc4:	687b      	ldr	r3, [r7, #4]
10003dc6:	6818      	ldr	r0, [r3, #0]
10003dc8:	23a4      	movs	r3, #164	; 0xa4
10003dca:	58c0      	ldr	r0, [r0, r3]
10003dcc:	4b07      	ldr	r3, [pc, #28]	; (10003dec <ADCGLOB001_SetGlobClass1ConvMode+0x64>)
10003dce:	4003      	ands	r3, r0
10003dd0:	4319      	orrs	r1, r3
10003dd2:	23a4      	movs	r3, #164	; 0xa4
10003dd4:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_CMS_Msk,
                    VADC_GLOBICLASS_CMS_Pos,
                    (uint32_t)ConversionModeVal
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
10003dd6:	2300      	movs	r3, #0
10003dd8:	60fb      	str	r3, [r7, #12]
10003dda:	e001      	b.n	10003de0 <ADCGLOB001_SetGlobClass1ConvMode+0x58>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003ddc:	2302      	movs	r3, #2
10003dde:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003de0:	68fb      	ldr	r3, [r7, #12]
}
10003de2:	1c18      	adds	r0, r3, #0
10003de4:	46bd      	mov	sp, r7
10003de6:	b004      	add	sp, #16
10003de8:	bd80      	pop	{r7, pc}
10003dea:	46c0      	nop			; (mov r8, r8)
10003dec:	fffff8ff 	.word	0xfffff8ff

10003df0 <ADCGLOB001_SetGlobClass1SampleTime>:
 */
status_t ADCGLOB001_SetGlobClass1SampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
10003df0:	b580      	push	{r7, lr}
10003df2:	b084      	sub	sp, #16
10003df4:	af00      	add	r7, sp, #0
10003df6:	6078      	str	r0, [r7, #4]
10003df8:	1c0a      	adds	r2, r1, #0
10003dfa:	1cfb      	adds	r3, r7, #3
10003dfc:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003dfe:	2301      	movs	r3, #1
10003e00:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003e02:	687b      	ldr	r3, [r7, #4]
10003e04:	685b      	ldr	r3, [r3, #4]
10003e06:	781b      	ldrb	r3, [r3, #0]
10003e08:	2b01      	cmp	r3, #1
10003e0a:	d117      	bne.n	10003e3c <ADCGLOB001_SetGlobClass1SampleTime+0x4c>
    {

        if(SampleTime < (uint8_t)32){
10003e0c:	1cfb      	adds	r3, r7, #3
10003e0e:	781b      	ldrb	r3, [r3, #0]
10003e10:	2b1f      	cmp	r3, #31
10003e12:	d811      	bhi.n	10003e38 <ADCGLOB001_SetGlobClass1SampleTime+0x48>
            /* Write the global class 1 Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
10003e14:	687b      	ldr	r3, [r7, #4]
10003e16:	681a      	ldr	r2, [r3, #0]
10003e18:	1cfb      	adds	r3, r7, #3
10003e1a:	7819      	ldrb	r1, [r3, #0]
10003e1c:	231f      	movs	r3, #31
10003e1e:	4019      	ands	r1, r3
10003e20:	687b      	ldr	r3, [r7, #4]
10003e22:	6818      	ldr	r0, [r3, #0]
10003e24:	23a4      	movs	r3, #164	; 0xa4
10003e26:	58c3      	ldr	r3, [r0, r3]
10003e28:	201f      	movs	r0, #31
10003e2a:	4383      	bics	r3, r0
10003e2c:	4319      	orrs	r1, r3
10003e2e:	23a4      	movs	r3, #164	; 0xa4
10003e30:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_STCS_Msk,
                    VADC_GLOBICLASS_STCS_Pos,
                    (uint32_t)SampleTime
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
10003e32:	2300      	movs	r3, #0
10003e34:	60fb      	str	r3, [r7, #12]
10003e36:	e001      	b.n	10003e3c <ADCGLOB001_SetGlobClass1SampleTime+0x4c>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003e38:	2302      	movs	r3, #2
10003e3a:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003e3c:	68fb      	ldr	r3, [r7, #12]
}
10003e3e:	1c18      	adds	r0, r3, #0
10003e40:	46bd      	mov	sp, r7
10003e42:	b004      	add	sp, #16
10003e44:	bd80      	pop	{r7, pc}
10003e46:	46c0      	nop			; (mov r8, r8)

10003e48 <ADCGLOB001_SetGlobClass1EmuxConvMode>:
 */
status_t ADCGLOB001_SetGlobClass1EmuxConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
10003e48:	b580      	push	{r7, lr}
10003e4a:	b084      	sub	sp, #16
10003e4c:	af00      	add	r7, sp, #0
10003e4e:	6078      	str	r0, [r7, #4]
10003e50:	1c0a      	adds	r2, r1, #0
10003e52:	1cfb      	adds	r3, r7, #3
10003e54:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003e56:	2301      	movs	r3, #1
10003e58:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003e5a:	687b      	ldr	r3, [r7, #4]
10003e5c:	685b      	ldr	r3, [r3, #4]
10003e5e:	781b      	ldrb	r3, [r3, #0]
10003e60:	2b01      	cmp	r3, #1
10003e62:	d11d      	bne.n	10003ea0 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x58>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
10003e64:	1cfb      	adds	r3, r7, #3
10003e66:	781b      	ldrb	r3, [r3, #0]
10003e68:	2b02      	cmp	r3, #2
10003e6a:	d903      	bls.n	10003e74 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x2c>
10003e6c:	1cfb      	adds	r3, r7, #3
10003e6e:	781b      	ldrb	r3, [r3, #0]
10003e70:	2b05      	cmp	r3, #5
10003e72:	d113      	bne.n	10003e9c <ADCGLOB001_SetGlobClass1EmuxConvMode+0x54>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Write the global class1 External Multiplexer conversion mode */

            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
10003e74:	687b      	ldr	r3, [r7, #4]
10003e76:	681a      	ldr	r2, [r3, #0]
10003e78:	1cfb      	adds	r3, r7, #3
10003e7a:	781b      	ldrb	r3, [r3, #0]
10003e7c:	0619      	lsls	r1, r3, #24
10003e7e:	23e0      	movs	r3, #224	; 0xe0
10003e80:	04db      	lsls	r3, r3, #19
10003e82:	4019      	ands	r1, r3
10003e84:	687b      	ldr	r3, [r7, #4]
10003e86:	6818      	ldr	r0, [r3, #0]
10003e88:	23a4      	movs	r3, #164	; 0xa4
10003e8a:	58c0      	ldr	r0, [r0, r3]
10003e8c:	4b07      	ldr	r3, [pc, #28]	; (10003eac <ADCGLOB001_SetGlobClass1EmuxConvMode+0x64>)
10003e8e:	4003      	ands	r3, r0
10003e90:	4319      	orrs	r1, r3
10003e92:	23a4      	movs	r3, #164	; 0xa4
10003e94:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_CME_Msk,
                    VADC_GLOBICLASS_CME_Pos,
                    (uint32_t)ConversionModeVal
            );
            Status = (uint32_t)DAVEApp_SUCCESS;
10003e96:	2300      	movs	r3, #0
10003e98:	60fb      	str	r3, [r7, #12]
10003e9a:	e001      	b.n	10003ea0 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x58>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003e9c:	2302      	movs	r3, #2
10003e9e:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003ea0:	68fb      	ldr	r3, [r7, #12]
}
10003ea2:	1c18      	adds	r0, r3, #0
10003ea4:	46bd      	mov	sp, r7
10003ea6:	b004      	add	sp, #16
10003ea8:	bd80      	pop	{r7, pc}
10003eaa:	46c0      	nop			; (mov r8, r8)
10003eac:	f8ffffff 	.word	0xf8ffffff

10003eb0 <ADCGLOB001_SetGlobClass1EmuxSampleTime>:
 */
status_t ADCGLOB001_SetGlobClass1EmuxSampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
10003eb0:	b580      	push	{r7, lr}
10003eb2:	b084      	sub	sp, #16
10003eb4:	af00      	add	r7, sp, #0
10003eb6:	6078      	str	r0, [r7, #4]
10003eb8:	1c0a      	adds	r2, r1, #0
10003eba:	1cfb      	adds	r3, r7, #3
10003ebc:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003ebe:	2301      	movs	r3, #1
10003ec0:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003ec2:	687b      	ldr	r3, [r7, #4]
10003ec4:	685b      	ldr	r3, [r3, #4]
10003ec6:	781b      	ldrb	r3, [r3, #0]
10003ec8:	2b01      	cmp	r3, #1
10003eca:	d119      	bne.n	10003f00 <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x50>
    {
        if(SampleTime < (uint8_t)32){
10003ecc:	1cfb      	adds	r3, r7, #3
10003ece:	781b      	ldrb	r3, [r3, #0]
10003ed0:	2b1f      	cmp	r3, #31
10003ed2:	d813      	bhi.n	10003efc <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x4c>
            /* Write the global class1 External Multiplexer Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
10003ed4:	687b      	ldr	r3, [r7, #4]
10003ed6:	681a      	ldr	r2, [r3, #0]
10003ed8:	1cfb      	adds	r3, r7, #3
10003eda:	781b      	ldrb	r3, [r3, #0]
10003edc:	0419      	lsls	r1, r3, #16
10003ede:	23f8      	movs	r3, #248	; 0xf8
10003ee0:	035b      	lsls	r3, r3, #13
10003ee2:	4019      	ands	r1, r3
10003ee4:	687b      	ldr	r3, [r7, #4]
10003ee6:	6818      	ldr	r0, [r3, #0]
10003ee8:	23a4      	movs	r3, #164	; 0xa4
10003eea:	58c0      	ldr	r0, [r0, r3]
10003eec:	4b07      	ldr	r3, [pc, #28]	; (10003f0c <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x5c>)
10003eee:	4003      	ands	r3, r0
10003ef0:	4319      	orrs	r1, r3
10003ef2:	23a4      	movs	r3, #164	; 0xa4
10003ef4:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_STCE_Msk,
                    VADC_GLOBICLASS_STCE_Pos,
                    (uint32_t)SampleTime
            );
            Status = (uint32_t)DAVEApp_SUCCESS;
10003ef6:	2300      	movs	r3, #0
10003ef8:	60fb      	str	r3, [r7, #12]
10003efa:	e001      	b.n	10003f00 <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x50>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003efc:	2302      	movs	r3, #2
10003efe:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003f00:	68fb      	ldr	r3, [r7, #12]
}
10003f02:	1c18      	adds	r0, r3, #0
10003f04:	46bd      	mov	sp, r7
10003f06:	b004      	add	sp, #16
10003f08:	bd80      	pop	{r7, pc}
10003f0a:	46c0      	nop			; (mov r8, r8)
10003f0c:	ffe0ffff 	.word	0xffe0ffff

10003f10 <ADCGLOB001_GetDisableBitStatus>:
 */
status_t ADCGLOB001_GetDisableBitStatus(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t *StatusValue
)
{
10003f10:	b580      	push	{r7, lr}
10003f12:	b084      	sub	sp, #16
10003f14:	af00      	add	r7, sp, #0
10003f16:	6078      	str	r0, [r7, #4]
10003f18:	6039      	str	r1, [r7, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003f1a:	2301      	movs	r3, #1
10003f1c:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003f1e:	687b      	ldr	r3, [r7, #4]
10003f20:	685b      	ldr	r3, [r3, #4]
10003f22:	781b      	ldrb	r3, [r3, #0]
10003f24:	2b01      	cmp	r3, #1
10003f26:	d10a      	bne.n	10003f3e <ADCGLOB001_GetDisableBitStatus+0x2e>
    {
        /*Read the status value */

        *StatusValue = (uint8_t) RD_REG( HandlePtr->kGlobalPtr->CLC,
10003f28:	687b      	ldr	r3, [r7, #4]
10003f2a:	681b      	ldr	r3, [r3, #0]
10003f2c:	681a      	ldr	r2, [r3, #0]
10003f2e:	2302      	movs	r3, #2
10003f30:	4013      	ands	r3, r2
10003f32:	085b      	lsrs	r3, r3, #1
10003f34:	b2da      	uxtb	r2, r3
10003f36:	683b      	ldr	r3, [r7, #0]
10003f38:	701a      	strb	r2, [r3, #0]
                VADC_CLC_DISS_Msk,
                VADC_CLC_DISS_Pos
        );
        Status = (uint32_t)DAVEApp_SUCCESS;
10003f3a:	2300      	movs	r3, #0
10003f3c:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003f3e:	68fb      	ldr	r3, [r7, #12]
}
10003f40:	1c18      	adds	r0, r3, #0
10003f42:	46bd      	mov	sp, r7
10003f44:	b004      	add	sp, #16
10003f46:	bd80      	pop	{r7, pc}

10003f48 <ADCGLOB001_GetIdValue>:

status_t ADCGLOB001_GetIdValue(
        const ADCGLOB001_HandleType * HandlePtr,
        uint32_t *IDValue
)
{
10003f48:	b580      	push	{r7, lr}
10003f4a:	b084      	sub	sp, #16
10003f4c:	af00      	add	r7, sp, #0
10003f4e:	6078      	str	r0, [r7, #4]
10003f50:	6039      	str	r1, [r7, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003f52:	2301      	movs	r3, #1
10003f54:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003f56:	687b      	ldr	r3, [r7, #4]
10003f58:	685b      	ldr	r3, [r3, #4]
10003f5a:	781b      	ldrb	r3, [r3, #0]
10003f5c:	2b01      	cmp	r3, #1
10003f5e:	d106      	bne.n	10003f6e <ADCGLOB001_GetIdValue+0x26>
    {
        /*Read the ID value */
        *IDValue =(uint32_t)HandlePtr->kGlobalPtr->ID;
10003f60:	687b      	ldr	r3, [r7, #4]
10003f62:	681b      	ldr	r3, [r3, #0]
10003f64:	689a      	ldr	r2, [r3, #8]
10003f66:	683b      	ldr	r3, [r7, #0]
10003f68:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
10003f6a:	2300      	movs	r3, #0
10003f6c:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003f6e:	68fb      	ldr	r3, [r7, #12]
}
10003f70:	1c18      	adds	r0, r3, #0
10003f72:	46bd      	mov	sp, r7
10003f74:	b004      	add	sp, #16
10003f76:	bd80      	pop	{r7, pc}

10003f78 <EnableWritetoVadcRegisters>:
/* By default all Vadc registers are writable.
 * EnableWritetoVadcRegisters function is called to write to registers, this function can be called
 * only if the vadc registers disabled for writing by calling the function DisableWritetoVadcRegisters() */

void EnableWritetoVadcRegisters(void)
{
10003f78:	b580      	push	{r7, lr}
10003f7a:	b082      	sub	sp, #8
10003f7c:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003f7e:	2301      	movs	r3, #1
10003f80:	607b      	str	r3, [r7, #4]

    SCU_GENERAL->PASSWD = 0x000000C0U;
10003f82:	4b34      	ldr	r3, [pc, #208]	; (10004054 <EnableWritetoVadcRegisters+0xdc>)
10003f84:	22c0      	movs	r2, #192	; 0xc0
10003f86:	625a      	str	r2, [r3, #36]	; 0x24
    if (((SCU_GENERAL->PASSWD)&SCU_GENERAL_PASSWD_PROTS_Msk)==0)
10003f88:	4b32      	ldr	r3, [pc, #200]	; (10004054 <EnableWritetoVadcRegisters+0xdc>)
10003f8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
10003f8c:	2304      	movs	r3, #4
10003f8e:	4013      	ands	r3, r2
10003f90:	d159      	bne.n	10004046 <EnableWritetoVadcRegisters+0xce>
    {
        /*Channel control registers*/
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APC0_Msk, VADC_ACCPROT0_APC0_Pos, 0U);
10003f92:	4a31      	ldr	r2, [pc, #196]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10003f94:	4930      	ldr	r1, [pc, #192]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10003f96:	2388      	movs	r3, #136	; 0x88
10003f98:	58cb      	ldr	r3, [r1, r3]
10003f9a:	2101      	movs	r1, #1
10003f9c:	1c18      	adds	r0, r3, #0
10003f9e:	4388      	bics	r0, r1
10003fa0:	1c01      	adds	r1, r0, #0
10003fa2:	2388      	movs	r3, #136	; 0x88
10003fa4:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APC1_Msk, VADC_ACCPROT0_APC1_Pos, 0U);
10003fa6:	4a2c      	ldr	r2, [pc, #176]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10003fa8:	492b      	ldr	r1, [pc, #172]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10003faa:	2388      	movs	r3, #136	; 0x88
10003fac:	58cb      	ldr	r3, [r1, r3]
10003fae:	2102      	movs	r1, #2
10003fb0:	1c18      	adds	r0, r3, #0
10003fb2:	4388      	bics	r0, r1
10003fb4:	1c01      	adds	r1, r0, #0
10003fb6:	2388      	movs	r3, #136	; 0x88
10003fb8:	50d1      	str	r1, [r2, r3]

        /*    Enable write to External multiplexer control registers*/
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APEM_Msk, VADC_ACCPROT0_APEM_Pos, 0U);
10003fba:	4a27      	ldr	r2, [pc, #156]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10003fbc:	4926      	ldr	r1, [pc, #152]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10003fbe:	2388      	movs	r3, #136	; 0x88
10003fc0:	58c9      	ldr	r1, [r1, r3]
10003fc2:	4b26      	ldr	r3, [pc, #152]	; (1000405c <EnableWritetoVadcRegisters+0xe4>)
10003fc4:	4019      	ands	r1, r3
10003fc6:	2388      	movs	r3, #136	; 0x88
10003fc8:	50d1      	str	r1, [r2, r3]

        /*    Initialization control registers */
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_API0_Msk, VADC_ACCPROT0_API0_Pos, 0U);
10003fca:	4a23      	ldr	r2, [pc, #140]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10003fcc:	4922      	ldr	r1, [pc, #136]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10003fce:	2388      	movs	r3, #136	; 0x88
10003fd0:	58c9      	ldr	r1, [r1, r3]
10003fd2:	4b23      	ldr	r3, [pc, #140]	; (10004060 <EnableWritetoVadcRegisters+0xe8>)
10003fd4:	4019      	ands	r1, r3
10003fd6:	2388      	movs	r3, #136	; 0x88
10003fd8:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_API1_Msk, VADC_ACCPROT0_API1_Pos, 0U);
10003fda:	4a1f      	ldr	r2, [pc, #124]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10003fdc:	491e      	ldr	r1, [pc, #120]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10003fde:	2388      	movs	r3, #136	; 0x88
10003fe0:	58c9      	ldr	r1, [r1, r3]
10003fe2:	4b20      	ldr	r3, [pc, #128]	; (10004064 <EnableWritetoVadcRegisters+0xec>)
10003fe4:	4019      	ands	r1, r3
10003fe6:	2388      	movs	r3, #136	; 0x88
10003fe8:	50d1      	str	r1, [r2, r3]

        /*    Enable write to Gobal configuration registers */
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APGC_Msk, VADC_ACCPROT0_APGC_Pos, 0U);
10003fea:	4a1b      	ldr	r2, [pc, #108]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10003fec:	491a      	ldr	r1, [pc, #104]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10003fee:	2388      	movs	r3, #136	; 0x88
10003ff0:	58cb      	ldr	r3, [r1, r3]
10003ff2:	005b      	lsls	r3, r3, #1
10003ff4:	0859      	lsrs	r1, r3, #1
10003ff6:	2388      	movs	r3, #136	; 0x88
10003ff8:	50d1      	str	r1, [r2, r3]

        /*    Enable write to Service request control registers*/
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APS1_Msk, VADC_ACCPROT1_APS0_Pos, 0U);
10003ffa:	4a17      	ldr	r2, [pc, #92]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10003ffc:	4916      	ldr	r1, [pc, #88]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10003ffe:	238c      	movs	r3, #140	; 0x8c
10004000:	58cb      	ldr	r3, [r1, r3]
10004002:	2102      	movs	r1, #2
10004004:	1c18      	adds	r0, r3, #0
10004006:	4388      	bics	r0, r1
10004008:	1c01      	adds	r1, r0, #0
1000400a:	238c      	movs	r3, #140	; 0x8c
1000400c:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APS1_Msk, VADC_ACCPROT1_APS1_Pos, 0U);
1000400e:	4a12      	ldr	r2, [pc, #72]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10004010:	4911      	ldr	r1, [pc, #68]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10004012:	238c      	movs	r3, #140	; 0x8c
10004014:	58cb      	ldr	r3, [r1, r3]
10004016:	2102      	movs	r1, #2
10004018:	1c18      	adds	r0, r3, #0
1000401a:	4388      	bics	r0, r1
1000401c:	1c01      	adds	r1, r0, #0
1000401e:	238c      	movs	r3, #140	; 0x8c
10004020:	50d1      	str	r1, [r2, r3]

        /*Enable write to Result control registers*/
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APR0_Msk, VADC_ACCPROT1_APR0_Pos, 0U);
10004022:	4a0d      	ldr	r2, [pc, #52]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10004024:	490c      	ldr	r1, [pc, #48]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10004026:	238c      	movs	r3, #140	; 0x8c
10004028:	58c9      	ldr	r1, [r1, r3]
1000402a:	4b0d      	ldr	r3, [pc, #52]	; (10004060 <EnableWritetoVadcRegisters+0xe8>)
1000402c:	4019      	ands	r1, r3
1000402e:	238c      	movs	r3, #140	; 0x8c
10004030:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APR1_Msk, VADC_ACCPROT1_APR1_Pos, 0U);
10004032:	4a09      	ldr	r2, [pc, #36]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10004034:	4908      	ldr	r1, [pc, #32]	; (10004058 <EnableWritetoVadcRegisters+0xe0>)
10004036:	238c      	movs	r3, #140	; 0x8c
10004038:	58c9      	ldr	r1, [r1, r3]
1000403a:	4b0a      	ldr	r3, [pc, #40]	; (10004064 <EnableWritetoVadcRegisters+0xec>)
1000403c:	4019      	ands	r1, r3
1000403e:	238c      	movs	r3, #140	; 0x8c
10004040:	50d1      	str	r1, [r2, r3]
        Status = (uint32_t)DAVEApp_SUCCESS;
10004042:	2300      	movs	r3, #0
10004044:	607b      	str	r3, [r7, #4]
    }
    SCU_GENERAL->PASSWD = 0x000000C3UL;
10004046:	4b03      	ldr	r3, [pc, #12]	; (10004054 <EnableWritetoVadcRegisters+0xdc>)
10004048:	22c3      	movs	r2, #195	; 0xc3
1000404a:	625a      	str	r2, [r3, #36]	; 0x24
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

}
1000404c:	46bd      	mov	sp, r7
1000404e:	b002      	add	sp, #8
10004050:	bd80      	pop	{r7, pc}
10004052:	46c0      	nop			; (mov r8, r8)
10004054:	40010000 	.word	0x40010000
10004058:	48030000 	.word	0x48030000
1000405c:	ffff7fff 	.word	0xffff7fff
10004060:	fffeffff 	.word	0xfffeffff
10004064:	fffdffff 	.word	0xfffdffff

10004068 <DisableWritetoVadcRegisters>:
 * be called only if the user wants to disable writing to vadc registers. To enable writing to registers
 * EnableWritetoVadcRegisters() function needs to be called. */


void DisableWritetoVadcRegisters(void)
{
10004068:	b580      	push	{r7, lr}
1000406a:	b082      	sub	sp, #8
1000406c:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
1000406e:	2301      	movs	r3, #1
10004070:	607b      	str	r3, [r7, #4]

    SCU_GENERAL->PASSWD = 0x000000C0U;
10004072:	4b33      	ldr	r3, [pc, #204]	; (10004140 <DisableWritetoVadcRegisters+0xd8>)
10004074:	22c0      	movs	r2, #192	; 0xc0
10004076:	625a      	str	r2, [r3, #36]	; 0x24
    if (((SCU_GENERAL->PASSWD)&SCU_GENERAL_PASSWD_PROTS_Msk)==0)
10004078:	4b31      	ldr	r3, [pc, #196]	; (10004140 <DisableWritetoVadcRegisters+0xd8>)
1000407a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
1000407c:	2304      	movs	r3, #4
1000407e:	4013      	ands	r3, r2
10004080:	d157      	bne.n	10004132 <DisableWritetoVadcRegisters+0xca>
    {
        /*Channel control registers*/
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APC0_Msk, VADC_ACCPROT0_APC0_Pos, 1U);
10004082:	4a30      	ldr	r2, [pc, #192]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
10004084:	492f      	ldr	r1, [pc, #188]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
10004086:	2388      	movs	r3, #136	; 0x88
10004088:	58cb      	ldr	r3, [r1, r3]
1000408a:	2101      	movs	r1, #1
1000408c:	4319      	orrs	r1, r3
1000408e:	2388      	movs	r3, #136	; 0x88
10004090:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APC1_Msk, VADC_ACCPROT0_APC1_Pos, 1U);
10004092:	4a2c      	ldr	r2, [pc, #176]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
10004094:	492b      	ldr	r1, [pc, #172]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
10004096:	2388      	movs	r3, #136	; 0x88
10004098:	58cb      	ldr	r3, [r1, r3]
1000409a:	2102      	movs	r1, #2
1000409c:	4319      	orrs	r1, r3
1000409e:	2388      	movs	r3, #136	; 0x88
100040a0:	50d1      	str	r1, [r2, r3]

        /*Enable write to External multiplexer control registers*/
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APEM_Msk, VADC_ACCPROT0_APEM_Pos, 1U);
100040a2:	4a28      	ldr	r2, [pc, #160]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
100040a4:	4927      	ldr	r1, [pc, #156]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
100040a6:	2388      	movs	r3, #136	; 0x88
100040a8:	58cb      	ldr	r3, [r1, r3]
100040aa:	2180      	movs	r1, #128	; 0x80
100040ac:	0209      	lsls	r1, r1, #8
100040ae:	4319      	orrs	r1, r3
100040b0:	2388      	movs	r3, #136	; 0x88
100040b2:	50d1      	str	r1, [r2, r3]

        /*Initialization control registers*/
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_API0_Msk, VADC_ACCPROT0_API0_Pos, 1U);
100040b4:	4a23      	ldr	r2, [pc, #140]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
100040b6:	4923      	ldr	r1, [pc, #140]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
100040b8:	2388      	movs	r3, #136	; 0x88
100040ba:	58cb      	ldr	r3, [r1, r3]
100040bc:	2180      	movs	r1, #128	; 0x80
100040be:	0249      	lsls	r1, r1, #9
100040c0:	4319      	orrs	r1, r3
100040c2:	2388      	movs	r3, #136	; 0x88
100040c4:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_API1_Msk, VADC_ACCPROT0_API1_Pos, 1U);
100040c6:	4a1f      	ldr	r2, [pc, #124]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
100040c8:	491e      	ldr	r1, [pc, #120]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
100040ca:	2388      	movs	r3, #136	; 0x88
100040cc:	58cb      	ldr	r3, [r1, r3]
100040ce:	2180      	movs	r1, #128	; 0x80
100040d0:	0289      	lsls	r1, r1, #10
100040d2:	4319      	orrs	r1, r3
100040d4:	2388      	movs	r3, #136	; 0x88
100040d6:	50d1      	str	r1, [r2, r3]

        /*Enable write to Gobal configuration registers*/
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APGC_Msk, VADC_ACCPROT0_APGC_Pos, 1U);
100040d8:	4a1a      	ldr	r2, [pc, #104]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
100040da:	491a      	ldr	r1, [pc, #104]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
100040dc:	2388      	movs	r3, #136	; 0x88
100040de:	58cb      	ldr	r3, [r1, r3]
100040e0:	2180      	movs	r1, #128	; 0x80
100040e2:	0609      	lsls	r1, r1, #24
100040e4:	4319      	orrs	r1, r3
100040e6:	2388      	movs	r3, #136	; 0x88
100040e8:	50d1      	str	r1, [r2, r3]

        /*Enable write to Service request control registers*/
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APS0_Msk, VADC_ACCPROT1_APS0_Pos, 1U);
100040ea:	4a16      	ldr	r2, [pc, #88]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
100040ec:	4915      	ldr	r1, [pc, #84]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
100040ee:	238c      	movs	r3, #140	; 0x8c
100040f0:	58cb      	ldr	r3, [r1, r3]
100040f2:	2101      	movs	r1, #1
100040f4:	4319      	orrs	r1, r3
100040f6:	238c      	movs	r3, #140	; 0x8c
100040f8:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APS1_Msk, VADC_ACCPROT1_APS1_Pos, 1U);
100040fa:	4a12      	ldr	r2, [pc, #72]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
100040fc:	4911      	ldr	r1, [pc, #68]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
100040fe:	238c      	movs	r3, #140	; 0x8c
10004100:	58cb      	ldr	r3, [r1, r3]
10004102:	2102      	movs	r1, #2
10004104:	4319      	orrs	r1, r3
10004106:	238c      	movs	r3, #140	; 0x8c
10004108:	50d1      	str	r1, [r2, r3]

        /*Enable write to Result control registers*/
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APR0_Msk, VADC_ACCPROT1_APR0_Pos, 1U);
1000410a:	4a0e      	ldr	r2, [pc, #56]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
1000410c:	490d      	ldr	r1, [pc, #52]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
1000410e:	238c      	movs	r3, #140	; 0x8c
10004110:	58cb      	ldr	r3, [r1, r3]
10004112:	2180      	movs	r1, #128	; 0x80
10004114:	0249      	lsls	r1, r1, #9
10004116:	4319      	orrs	r1, r3
10004118:	238c      	movs	r3, #140	; 0x8c
1000411a:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APR1_Msk, VADC_ACCPROT1_APR1_Pos, 1U);
1000411c:	4a09      	ldr	r2, [pc, #36]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
1000411e:	4909      	ldr	r1, [pc, #36]	; (10004144 <DisableWritetoVadcRegisters+0xdc>)
10004120:	238c      	movs	r3, #140	; 0x8c
10004122:	58cb      	ldr	r3, [r1, r3]
10004124:	2180      	movs	r1, #128	; 0x80
10004126:	0289      	lsls	r1, r1, #10
10004128:	4319      	orrs	r1, r3
1000412a:	238c      	movs	r3, #140	; 0x8c
1000412c:	50d1      	str	r1, [r2, r3]
        Status = (uint32_t)DAVEApp_SUCCESS;
1000412e:	2300      	movs	r3, #0
10004130:	607b      	str	r3, [r7, #4]
    }

    SCU_GENERAL->PASSWD = 0x000000C3UL;
10004132:	4b03      	ldr	r3, [pc, #12]	; (10004140 <DisableWritetoVadcRegisters+0xd8>)
10004134:	22c3      	movs	r2, #195	; 0xc3
10004136:	625a      	str	r2, [r3, #36]	; 0x24
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

}
10004138:	46bd      	mov	sp, r7
1000413a:	b002      	add	sp, #8
1000413c:	bd80      	pop	{r7, pc}
1000413e:	46c0      	nop			; (mov r8, r8)
10004140:	40010000 	.word	0x40010000
10004144:	48030000 	.word	0x48030000

10004148 <__aeabi_uidiv>:
10004148:	2900      	cmp	r1, #0
1000414a:	d034      	beq.n	100041b6 <.udivsi3_skip_div0_test+0x6a>

1000414c <.udivsi3_skip_div0_test>:
1000414c:	2301      	movs	r3, #1
1000414e:	2200      	movs	r2, #0
10004150:	b410      	push	{r4}
10004152:	4288      	cmp	r0, r1
10004154:	d32c      	bcc.n	100041b0 <.udivsi3_skip_div0_test+0x64>
10004156:	2401      	movs	r4, #1
10004158:	0724      	lsls	r4, r4, #28
1000415a:	42a1      	cmp	r1, r4
1000415c:	d204      	bcs.n	10004168 <.udivsi3_skip_div0_test+0x1c>
1000415e:	4281      	cmp	r1, r0
10004160:	d202      	bcs.n	10004168 <.udivsi3_skip_div0_test+0x1c>
10004162:	0109      	lsls	r1, r1, #4
10004164:	011b      	lsls	r3, r3, #4
10004166:	e7f8      	b.n	1000415a <.udivsi3_skip_div0_test+0xe>
10004168:	00e4      	lsls	r4, r4, #3
1000416a:	42a1      	cmp	r1, r4
1000416c:	d204      	bcs.n	10004178 <.udivsi3_skip_div0_test+0x2c>
1000416e:	4281      	cmp	r1, r0
10004170:	d202      	bcs.n	10004178 <.udivsi3_skip_div0_test+0x2c>
10004172:	0049      	lsls	r1, r1, #1
10004174:	005b      	lsls	r3, r3, #1
10004176:	e7f8      	b.n	1000416a <.udivsi3_skip_div0_test+0x1e>
10004178:	4288      	cmp	r0, r1
1000417a:	d301      	bcc.n	10004180 <.udivsi3_skip_div0_test+0x34>
1000417c:	1a40      	subs	r0, r0, r1
1000417e:	431a      	orrs	r2, r3
10004180:	084c      	lsrs	r4, r1, #1
10004182:	42a0      	cmp	r0, r4
10004184:	d302      	bcc.n	1000418c <.udivsi3_skip_div0_test+0x40>
10004186:	1b00      	subs	r0, r0, r4
10004188:	085c      	lsrs	r4, r3, #1
1000418a:	4322      	orrs	r2, r4
1000418c:	088c      	lsrs	r4, r1, #2
1000418e:	42a0      	cmp	r0, r4
10004190:	d302      	bcc.n	10004198 <.udivsi3_skip_div0_test+0x4c>
10004192:	1b00      	subs	r0, r0, r4
10004194:	089c      	lsrs	r4, r3, #2
10004196:	4322      	orrs	r2, r4
10004198:	08cc      	lsrs	r4, r1, #3
1000419a:	42a0      	cmp	r0, r4
1000419c:	d302      	bcc.n	100041a4 <.udivsi3_skip_div0_test+0x58>
1000419e:	1b00      	subs	r0, r0, r4
100041a0:	08dc      	lsrs	r4, r3, #3
100041a2:	4322      	orrs	r2, r4
100041a4:	2800      	cmp	r0, #0
100041a6:	d003      	beq.n	100041b0 <.udivsi3_skip_div0_test+0x64>
100041a8:	091b      	lsrs	r3, r3, #4
100041aa:	d001      	beq.n	100041b0 <.udivsi3_skip_div0_test+0x64>
100041ac:	0909      	lsrs	r1, r1, #4
100041ae:	e7e3      	b.n	10004178 <.udivsi3_skip_div0_test+0x2c>
100041b0:	1c10      	adds	r0, r2, #0
100041b2:	bc10      	pop	{r4}
100041b4:	4770      	bx	lr
100041b6:	2800      	cmp	r0, #0
100041b8:	d001      	beq.n	100041be <.udivsi3_skip_div0_test+0x72>
100041ba:	2000      	movs	r0, #0
100041bc:	43c0      	mvns	r0, r0
100041be:	b407      	push	{r0, r1, r2}
100041c0:	4802      	ldr	r0, [pc, #8]	; (100041cc <.udivsi3_skip_div0_test+0x80>)
100041c2:	a102      	add	r1, pc, #8	; (adr r1, 100041cc <.udivsi3_skip_div0_test+0x80>)
100041c4:	1840      	adds	r0, r0, r1
100041c6:	9002      	str	r0, [sp, #8]
100041c8:	bd03      	pop	{r0, r1, pc}
100041ca:	46c0      	nop			; (mov r8, r8)
100041cc:	00000019 	.word	0x00000019

100041d0 <__aeabi_uidivmod>:
100041d0:	2900      	cmp	r1, #0
100041d2:	d0f0      	beq.n	100041b6 <.udivsi3_skip_div0_test+0x6a>
100041d4:	b503      	push	{r0, r1, lr}
100041d6:	f7ff ffb9 	bl	1000414c <.udivsi3_skip_div0_test>
100041da:	bc0e      	pop	{r1, r2, r3}
100041dc:	4342      	muls	r2, r0
100041de:	1a89      	subs	r1, r1, r2
100041e0:	4718      	bx	r3
100041e2:	46c0      	nop			; (mov r8, r8)

100041e4 <__aeabi_idiv0>:
100041e4:	4770      	bx	lr
100041e6:	46c0      	nop			; (mov r8, r8)

100041e8 <__aeabi_cfrcmple>:
100041e8:	4684      	mov	ip, r0
100041ea:	1c08      	adds	r0, r1, #0
100041ec:	4661      	mov	r1, ip
100041ee:	e7ff      	b.n	100041f0 <__aeabi_cfcmpeq>

100041f0 <__aeabi_cfcmpeq>:
100041f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
100041f2:	f000 fa17 	bl	10004624 <__lesf2>
100041f6:	2800      	cmp	r0, #0
100041f8:	d401      	bmi.n	100041fe <__aeabi_cfcmpeq+0xe>
100041fa:	2100      	movs	r1, #0
100041fc:	42c8      	cmn	r0, r1
100041fe:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10004200 <__aeabi_fcmpeq>:
10004200:	b510      	push	{r4, lr}
10004202:	f000 f99f 	bl	10004544 <__eqsf2>
10004206:	4240      	negs	r0, r0
10004208:	3001      	adds	r0, #1
1000420a:	bd10      	pop	{r4, pc}

1000420c <__aeabi_fcmplt>:
1000420c:	b510      	push	{r4, lr}
1000420e:	f000 fa09 	bl	10004624 <__lesf2>
10004212:	2800      	cmp	r0, #0
10004214:	db01      	blt.n	1000421a <__aeabi_fcmplt+0xe>
10004216:	2000      	movs	r0, #0
10004218:	bd10      	pop	{r4, pc}
1000421a:	2001      	movs	r0, #1
1000421c:	bd10      	pop	{r4, pc}
1000421e:	46c0      	nop			; (mov r8, r8)

10004220 <__aeabi_fcmple>:
10004220:	b510      	push	{r4, lr}
10004222:	f000 f9ff 	bl	10004624 <__lesf2>
10004226:	2800      	cmp	r0, #0
10004228:	dd01      	ble.n	1000422e <__aeabi_fcmple+0xe>
1000422a:	2000      	movs	r0, #0
1000422c:	bd10      	pop	{r4, pc}
1000422e:	2001      	movs	r0, #1
10004230:	bd10      	pop	{r4, pc}
10004232:	46c0      	nop			; (mov r8, r8)

10004234 <__aeabi_fcmpgt>:
10004234:	b510      	push	{r4, lr}
10004236:	f000 f9ad 	bl	10004594 <__gesf2>
1000423a:	2800      	cmp	r0, #0
1000423c:	dc01      	bgt.n	10004242 <__aeabi_fcmpgt+0xe>
1000423e:	2000      	movs	r0, #0
10004240:	bd10      	pop	{r4, pc}
10004242:	2001      	movs	r0, #1
10004244:	bd10      	pop	{r4, pc}
10004246:	46c0      	nop			; (mov r8, r8)

10004248 <__aeabi_fcmpge>:
10004248:	b510      	push	{r4, lr}
1000424a:	f000 f9a3 	bl	10004594 <__gesf2>
1000424e:	2800      	cmp	r0, #0
10004250:	da01      	bge.n	10004256 <__aeabi_fcmpge+0xe>
10004252:	2000      	movs	r0, #0
10004254:	bd10      	pop	{r4, pc}
10004256:	2001      	movs	r0, #1
10004258:	bd10      	pop	{r4, pc}
1000425a:	46c0      	nop			; (mov r8, r8)

1000425c <__aeabi_f2uiz>:
1000425c:	219e      	movs	r1, #158	; 0x9e
1000425e:	b510      	push	{r4, lr}
10004260:	05c9      	lsls	r1, r1, #23
10004262:	1c04      	adds	r4, r0, #0
10004264:	f7ff fff0 	bl	10004248 <__aeabi_fcmpge>
10004268:	2800      	cmp	r0, #0
1000426a:	d103      	bne.n	10004274 <__aeabi_f2uiz+0x18>
1000426c:	1c20      	adds	r0, r4, #0
1000426e:	f000 fd2b 	bl	10004cc8 <__aeabi_f2iz>
10004272:	bd10      	pop	{r4, pc}
10004274:	229e      	movs	r2, #158	; 0x9e
10004276:	1c20      	adds	r0, r4, #0
10004278:	05d1      	lsls	r1, r2, #23
1000427a:	f000 fb4b 	bl	10004914 <__aeabi_fsub>
1000427e:	f000 fd23 	bl	10004cc8 <__aeabi_f2iz>
10004282:	2380      	movs	r3, #128	; 0x80
10004284:	061c      	lsls	r4, r3, #24
10004286:	1900      	adds	r0, r0, r4
10004288:	e7f3      	b.n	10004272 <__aeabi_f2uiz+0x16>
1000428a:	46c0      	nop			; (mov r8, r8)
1000428c:	0000      	movs	r0, r0
	...

10004290 <__aeabi_d2uiz>:
10004290:	b538      	push	{r3, r4, r5, lr}
10004292:	4b0e      	ldr	r3, [pc, #56]	; (100042cc <__aeabi_d2uiz+0x3c>)
10004294:	4a0c      	ldr	r2, [pc, #48]	; (100042c8 <__aeabi_d2uiz+0x38>)
10004296:	1c04      	adds	r4, r0, #0
10004298:	1c0d      	adds	r5, r1, #0
1000429a:	f001 ff15 	bl	100060c8 <__aeabi_dcmpge>
1000429e:	2800      	cmp	r0, #0
100042a0:	d104      	bne.n	100042ac <__aeabi_d2uiz+0x1c>
100042a2:	1c20      	adds	r0, r4, #0
100042a4:	1c29      	adds	r1, r5, #0
100042a6:	f001 fe53 	bl	10005f50 <__aeabi_d2iz>
100042aa:	bd38      	pop	{r3, r4, r5, pc}
100042ac:	4b07      	ldr	r3, [pc, #28]	; (100042cc <__aeabi_d2uiz+0x3c>)
100042ae:	4a06      	ldr	r2, [pc, #24]	; (100042c8 <__aeabi_d2uiz+0x38>)
100042b0:	1c20      	adds	r0, r4, #0
100042b2:	1c29      	adds	r1, r5, #0
100042b4:	f001 faca 	bl	1000584c <__aeabi_dsub>
100042b8:	f001 fe4a 	bl	10005f50 <__aeabi_d2iz>
100042bc:	2380      	movs	r3, #128	; 0x80
100042be:	0619      	lsls	r1, r3, #24
100042c0:	1840      	adds	r0, r0, r1
100042c2:	e7f2      	b.n	100042aa <__aeabi_d2uiz+0x1a>
100042c4:	46c0      	nop			; (mov r8, r8)
100042c6:	46c0      	nop			; (mov r8, r8)
100042c8:	00000000 	.word	0x00000000
100042cc:	41e00000 	.word	0x41e00000

100042d0 <__aeabi_fdiv>:
100042d0:	b5f0      	push	{r4, r5, r6, r7, lr}
100042d2:	465f      	mov	r7, fp
100042d4:	4656      	mov	r6, sl
100042d6:	464d      	mov	r5, r9
100042d8:	4644      	mov	r4, r8
100042da:	b4f0      	push	{r4, r5, r6, r7}
100042dc:	0245      	lsls	r5, r0, #9
100042de:	0044      	lsls	r4, r0, #1
100042e0:	b083      	sub	sp, #12
100042e2:	1c0e      	adds	r6, r1, #0
100042e4:	0a6d      	lsrs	r5, r5, #9
100042e6:	0e24      	lsrs	r4, r4, #24
100042e8:	0fc7      	lsrs	r7, r0, #31
100042ea:	2c00      	cmp	r4, #0
100042ec:	d107      	bne.n	100042fe <__aeabi_fdiv+0x2e>
100042ee:	2d00      	cmp	r5, #0
100042f0:	d000      	beq.n	100042f4 <__aeabi_fdiv+0x24>
100042f2:	e091      	b.n	10004418 <__aeabi_fdiv+0x148>
100042f4:	2104      	movs	r1, #4
100042f6:	2201      	movs	r2, #1
100042f8:	4688      	mov	r8, r1
100042fa:	4692      	mov	sl, r2
100042fc:	e009      	b.n	10004312 <__aeabi_fdiv+0x42>
100042fe:	2cff      	cmp	r4, #255	; 0xff
10004300:	d055      	beq.n	100043ae <__aeabi_fdiv+0xde>
10004302:	2380      	movs	r3, #128	; 0x80
10004304:	0418      	lsls	r0, r3, #16
10004306:	2100      	movs	r1, #0
10004308:	4305      	orrs	r5, r0
1000430a:	00ed      	lsls	r5, r5, #3
1000430c:	3c7f      	subs	r4, #127	; 0x7f
1000430e:	4688      	mov	r8, r1
10004310:	468a      	mov	sl, r1
10004312:	1c33      	adds	r3, r6, #0
10004314:	0058      	lsls	r0, r3, #1
10004316:	0276      	lsls	r6, r6, #9
10004318:	0fd9      	lsrs	r1, r3, #31
1000431a:	0a76      	lsrs	r6, r6, #9
1000431c:	0e00      	lsrs	r0, r0, #24
1000431e:	468b      	mov	fp, r1
10004320:	d14c      	bne.n	100043bc <__aeabi_fdiv+0xec>
10004322:	2201      	movs	r2, #1
10004324:	4694      	mov	ip, r2
10004326:	2e00      	cmp	r6, #0
10004328:	d000      	beq.n	1000432c <__aeabi_fdiv+0x5c>
1000432a:	e081      	b.n	10004430 <__aeabi_fdiv+0x160>
1000432c:	465b      	mov	r3, fp
1000432e:	407b      	eors	r3, r7
10004330:	4662      	mov	r2, ip
10004332:	4641      	mov	r1, r8
10004334:	9301      	str	r3, [sp, #4]
10004336:	430a      	orrs	r2, r1
10004338:	2a0f      	cmp	r2, #15
1000433a:	d950      	bls.n	100043de <__aeabi_fdiv+0x10e>
1000433c:	1a20      	subs	r0, r4, r0
1000433e:	0169      	lsls	r1, r5, #5
10004340:	4681      	mov	r9, r0
10004342:	0175      	lsls	r5, r6, #5
10004344:	42a9      	cmp	r1, r5
10004346:	d300      	bcc.n	1000434a <__aeabi_fdiv+0x7a>
10004348:	e0b3      	b.n	100044b2 <__aeabi_fdiv+0x1e2>
1000434a:	2201      	movs	r2, #1
1000434c:	4253      	negs	r3, r2
1000434e:	4499      	add	r9, r3
10004350:	241b      	movs	r4, #27
10004352:	2600      	movs	r6, #0
10004354:	2701      	movs	r7, #1
10004356:	1e62      	subs	r2, r4, #1
10004358:	1c38      	adds	r0, r7, #0
1000435a:	4010      	ands	r0, r2
1000435c:	004b      	lsls	r3, r1, #1
1000435e:	0076      	lsls	r6, r6, #1
10004360:	2900      	cmp	r1, #0
10004362:	da00      	bge.n	10004366 <__aeabi_fdiv+0x96>
10004364:	e0a9      	b.n	100044ba <__aeabi_fdiv+0x1ea>
10004366:	429d      	cmp	r5, r3
10004368:	d800      	bhi.n	1000436c <__aeabi_fdiv+0x9c>
1000436a:	e0a6      	b.n	100044ba <__aeabi_fdiv+0x1ea>
1000436c:	3c01      	subs	r4, #1
1000436e:	2c00      	cmp	r4, #0
10004370:	dc00      	bgt.n	10004374 <__aeabi_fdiv+0xa4>
10004372:	e0ab      	b.n	100044cc <__aeabi_fdiv+0x1fc>
10004374:	2800      	cmp	r0, #0
10004376:	d00c      	beq.n	10004392 <__aeabi_fdiv+0xc2>
10004378:	1c19      	adds	r1, r3, #0
1000437a:	0076      	lsls	r6, r6, #1
1000437c:	005b      	lsls	r3, r3, #1
1000437e:	2900      	cmp	r1, #0
10004380:	db01      	blt.n	10004386 <__aeabi_fdiv+0xb6>
10004382:	429d      	cmp	r5, r3
10004384:	d801      	bhi.n	1000438a <__aeabi_fdiv+0xba>
10004386:	1b5b      	subs	r3, r3, r5
10004388:	433e      	orrs	r6, r7
1000438a:	3c01      	subs	r4, #1
1000438c:	2c00      	cmp	r4, #0
1000438e:	dc00      	bgt.n	10004392 <__aeabi_fdiv+0xc2>
10004390:	e09c      	b.n	100044cc <__aeabi_fdiv+0x1fc>
10004392:	0059      	lsls	r1, r3, #1
10004394:	0072      	lsls	r2, r6, #1
10004396:	2b00      	cmp	r3, #0
10004398:	db01      	blt.n	1000439e <__aeabi_fdiv+0xce>
1000439a:	428d      	cmp	r5, r1
1000439c:	d801      	bhi.n	100043a2 <__aeabi_fdiv+0xd2>
1000439e:	1b49      	subs	r1, r1, r5
100043a0:	433a      	orrs	r2, r7
100043a2:	3c01      	subs	r4, #1
100043a4:	004b      	lsls	r3, r1, #1
100043a6:	0056      	lsls	r6, r2, #1
100043a8:	2900      	cmp	r1, #0
100043aa:	daea      	bge.n	10004382 <__aeabi_fdiv+0xb2>
100043ac:	e7eb      	b.n	10004386 <__aeabi_fdiv+0xb6>
100043ae:	2d00      	cmp	r5, #0
100043b0:	d12d      	bne.n	1000440e <__aeabi_fdiv+0x13e>
100043b2:	2008      	movs	r0, #8
100043b4:	2102      	movs	r1, #2
100043b6:	4680      	mov	r8, r0
100043b8:	468a      	mov	sl, r1
100043ba:	e7aa      	b.n	10004312 <__aeabi_fdiv+0x42>
100043bc:	28ff      	cmp	r0, #255	; 0xff
100043be:	d020      	beq.n	10004402 <__aeabi_fdiv+0x132>
100043c0:	2280      	movs	r2, #128	; 0x80
100043c2:	0413      	lsls	r3, r2, #16
100043c4:	2100      	movs	r1, #0
100043c6:	431e      	orrs	r6, r3
100043c8:	468c      	mov	ip, r1
100043ca:	465b      	mov	r3, fp
100043cc:	407b      	eors	r3, r7
100043ce:	4662      	mov	r2, ip
100043d0:	4641      	mov	r1, r8
100043d2:	00f6      	lsls	r6, r6, #3
100043d4:	387f      	subs	r0, #127	; 0x7f
100043d6:	9301      	str	r3, [sp, #4]
100043d8:	430a      	orrs	r2, r1
100043da:	2a0f      	cmp	r2, #15
100043dc:	d8ae      	bhi.n	1000433c <__aeabi_fdiv+0x6c>
100043de:	4956      	ldr	r1, [pc, #344]	; (10004538 <__aeabi_fdiv+0x268>)
100043e0:	0092      	lsls	r2, r2, #2
100043e2:	588a      	ldr	r2, [r1, r2]
100043e4:	4697      	mov	pc, r2
100043e6:	9b01      	ldr	r3, [sp, #4]
100043e8:	26ff      	movs	r6, #255	; 0xff
100043ea:	2500      	movs	r5, #0
100043ec:	05f0      	lsls	r0, r6, #23
100043ee:	4328      	orrs	r0, r5
100043f0:	07de      	lsls	r6, r3, #31
100043f2:	4330      	orrs	r0, r6
100043f4:	b003      	add	sp, #12
100043f6:	bc3c      	pop	{r2, r3, r4, r5}
100043f8:	4690      	mov	r8, r2
100043fa:	4699      	mov	r9, r3
100043fc:	46a2      	mov	sl, r4
100043fe:	46ab      	mov	fp, r5
10004400:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004402:	1c33      	adds	r3, r6, #0
10004404:	1e5a      	subs	r2, r3, #1
10004406:	4193      	sbcs	r3, r2
10004408:	3302      	adds	r3, #2
1000440a:	469c      	mov	ip, r3
1000440c:	e78e      	b.n	1000432c <__aeabi_fdiv+0x5c>
1000440e:	220c      	movs	r2, #12
10004410:	2303      	movs	r3, #3
10004412:	4690      	mov	r8, r2
10004414:	469a      	mov	sl, r3
10004416:	e77c      	b.n	10004312 <__aeabi_fdiv+0x42>
10004418:	1c28      	adds	r0, r5, #0
1000441a:	f001 fe5f 	bl	100060dc <__clzsi2>
1000441e:	2276      	movs	r2, #118	; 0x76
10004420:	1f44      	subs	r4, r0, #5
10004422:	4253      	negs	r3, r2
10004424:	40a5      	lsls	r5, r4
10004426:	1a1c      	subs	r4, r3, r0
10004428:	2000      	movs	r0, #0
1000442a:	4680      	mov	r8, r0
1000442c:	4682      	mov	sl, r0
1000442e:	e770      	b.n	10004312 <__aeabi_fdiv+0x42>
10004430:	1c30      	adds	r0, r6, #0
10004432:	f001 fe53 	bl	100060dc <__clzsi2>
10004436:	2376      	movs	r3, #118	; 0x76
10004438:	1f41      	subs	r1, r0, #5
1000443a:	408e      	lsls	r6, r1
1000443c:	425a      	negs	r2, r3
1000443e:	2100      	movs	r1, #0
10004440:	1a10      	subs	r0, r2, r0
10004442:	468c      	mov	ip, r1
10004444:	e772      	b.n	1000432c <__aeabi_fdiv+0x5c>
10004446:	2300      	movs	r3, #0
10004448:	4d3c      	ldr	r5, [pc, #240]	; (1000453c <__aeabi_fdiv+0x26c>)
1000444a:	26ff      	movs	r6, #255	; 0xff
1000444c:	e7ce      	b.n	100043ec <__aeabi_fdiv+0x11c>
1000444e:	465f      	mov	r7, fp
10004450:	1c35      	adds	r5, r6, #0
10004452:	9701      	str	r7, [sp, #4]
10004454:	4663      	mov	r3, ip
10004456:	2b02      	cmp	r3, #2
10004458:	d0c5      	beq.n	100043e6 <__aeabi_fdiv+0x116>
1000445a:	2b03      	cmp	r3, #3
1000445c:	d063      	beq.n	10004526 <__aeabi_fdiv+0x256>
1000445e:	2b01      	cmp	r3, #1
10004460:	d043      	beq.n	100044ea <__aeabi_fdiv+0x21a>
10004462:	4649      	mov	r1, r9
10004464:	317f      	adds	r1, #127	; 0x7f
10004466:	2900      	cmp	r1, #0
10004468:	dd35      	ble.n	100044d6 <__aeabi_fdiv+0x206>
1000446a:	270f      	movs	r7, #15
1000446c:	402f      	ands	r7, r5
1000446e:	2f04      	cmp	r7, #4
10004470:	d000      	beq.n	10004474 <__aeabi_fdiv+0x1a4>
10004472:	3504      	adds	r5, #4
10004474:	012b      	lsls	r3, r5, #4
10004476:	d503      	bpl.n	10004480 <__aeabi_fdiv+0x1b0>
10004478:	4a31      	ldr	r2, [pc, #196]	; (10004540 <__aeabi_fdiv+0x270>)
1000447a:	4649      	mov	r1, r9
1000447c:	4015      	ands	r5, r2
1000447e:	3180      	adds	r1, #128	; 0x80
10004480:	29fe      	cmp	r1, #254	; 0xfe
10004482:	dcb0      	bgt.n	100043e6 <__aeabi_fdiv+0x116>
10004484:	01a8      	lsls	r0, r5, #6
10004486:	0a45      	lsrs	r5, r0, #9
10004488:	b2ce      	uxtb	r6, r1
1000448a:	9b01      	ldr	r3, [sp, #4]
1000448c:	e7ae      	b.n	100043ec <__aeabi_fdiv+0x11c>
1000448e:	2600      	movs	r6, #0
10004490:	2500      	movs	r5, #0
10004492:	e7ab      	b.n	100043ec <__aeabi_fdiv+0x11c>
10004494:	2080      	movs	r0, #128	; 0x80
10004496:	03c1      	lsls	r1, r0, #15
10004498:	420d      	tst	r5, r1
1000449a:	d011      	beq.n	100044c0 <__aeabi_fdiv+0x1f0>
1000449c:	420e      	tst	r6, r1
1000449e:	d10f      	bne.n	100044c0 <__aeabi_fdiv+0x1f0>
100044a0:	430e      	orrs	r6, r1
100044a2:	0273      	lsls	r3, r6, #9
100044a4:	0a5d      	lsrs	r5, r3, #9
100044a6:	26ff      	movs	r6, #255	; 0xff
100044a8:	465b      	mov	r3, fp
100044aa:	e79f      	b.n	100043ec <__aeabi_fdiv+0x11c>
100044ac:	9701      	str	r7, [sp, #4]
100044ae:	4653      	mov	r3, sl
100044b0:	e7d1      	b.n	10004456 <__aeabi_fdiv+0x186>
100044b2:	1b49      	subs	r1, r1, r5
100044b4:	241a      	movs	r4, #26
100044b6:	2601      	movs	r6, #1
100044b8:	e74c      	b.n	10004354 <__aeabi_fdiv+0x84>
100044ba:	1b5b      	subs	r3, r3, r5
100044bc:	433e      	orrs	r6, r7
100044be:	e755      	b.n	1000436c <__aeabi_fdiv+0x9c>
100044c0:	430d      	orrs	r5, r1
100044c2:	026a      	lsls	r2, r5, #9
100044c4:	0a55      	lsrs	r5, r2, #9
100044c6:	1c3b      	adds	r3, r7, #0
100044c8:	26ff      	movs	r6, #255	; 0xff
100044ca:	e78f      	b.n	100043ec <__aeabi_fdiv+0x11c>
100044cc:	1c1d      	adds	r5, r3, #0
100044ce:	1e6b      	subs	r3, r5, #1
100044d0:	419d      	sbcs	r5, r3
100044d2:	4335      	orrs	r5, r6
100044d4:	e7c5      	b.n	10004462 <__aeabi_fdiv+0x192>
100044d6:	247e      	movs	r4, #126	; 0x7e
100044d8:	4267      	negs	r7, r4
100044da:	464a      	mov	r2, r9
100044dc:	1ab9      	subs	r1, r7, r2
100044de:	291b      	cmp	r1, #27
100044e0:	dd08      	ble.n	100044f4 <__aeabi_fdiv+0x224>
100044e2:	9b01      	ldr	r3, [sp, #4]
100044e4:	2600      	movs	r6, #0
100044e6:	2500      	movs	r5, #0
100044e8:	e780      	b.n	100043ec <__aeabi_fdiv+0x11c>
100044ea:	9d01      	ldr	r5, [sp, #4]
100044ec:	2600      	movs	r6, #0
100044ee:	402b      	ands	r3, r5
100044f0:	2500      	movs	r5, #0
100044f2:	e77b      	b.n	100043ec <__aeabi_fdiv+0x11c>
100044f4:	464e      	mov	r6, r9
100044f6:	369e      	adds	r6, #158	; 0x9e
100044f8:	1c28      	adds	r0, r5, #0
100044fa:	40b5      	lsls	r5, r6
100044fc:	1c2b      	adds	r3, r5, #0
100044fe:	1e5d      	subs	r5, r3, #1
10004500:	41ab      	sbcs	r3, r5
10004502:	40c8      	lsrs	r0, r1
10004504:	4303      	orrs	r3, r0
10004506:	250f      	movs	r5, #15
10004508:	401d      	ands	r5, r3
1000450a:	2d04      	cmp	r5, #4
1000450c:	d000      	beq.n	10004510 <__aeabi_fdiv+0x240>
1000450e:	3304      	adds	r3, #4
10004510:	015a      	lsls	r2, r3, #5
10004512:	d503      	bpl.n	1000451c <__aeabi_fdiv+0x24c>
10004514:	9b01      	ldr	r3, [sp, #4]
10004516:	2601      	movs	r6, #1
10004518:	2500      	movs	r5, #0
1000451a:	e767      	b.n	100043ec <__aeabi_fdiv+0x11c>
1000451c:	019c      	lsls	r4, r3, #6
1000451e:	0a65      	lsrs	r5, r4, #9
10004520:	9b01      	ldr	r3, [sp, #4]
10004522:	2600      	movs	r6, #0
10004524:	e762      	b.n	100043ec <__aeabi_fdiv+0x11c>
10004526:	2780      	movs	r7, #128	; 0x80
10004528:	03fc      	lsls	r4, r7, #15
1000452a:	4325      	orrs	r5, r4
1000452c:	026e      	lsls	r6, r5, #9
1000452e:	0a75      	lsrs	r5, r6, #9
10004530:	9b01      	ldr	r3, [sp, #4]
10004532:	26ff      	movs	r6, #255	; 0xff
10004534:	e75a      	b.n	100043ec <__aeabi_fdiv+0x11c>
10004536:	46c0      	nop			; (mov r8, r8)
10004538:	100063f0 	.word	0x100063f0
1000453c:	007fffff 	.word	0x007fffff
10004540:	f7ffffff 	.word	0xf7ffffff

10004544 <__eqsf2>:
10004544:	0243      	lsls	r3, r0, #9
10004546:	0042      	lsls	r2, r0, #1
10004548:	b570      	push	{r4, r5, r6, lr}
1000454a:	0a5c      	lsrs	r4, r3, #9
1000454c:	0fc6      	lsrs	r6, r0, #31
1000454e:	0e13      	lsrs	r3, r2, #24
10004550:	0248      	lsls	r0, r1, #9
10004552:	004a      	lsls	r2, r1, #1
10004554:	0a45      	lsrs	r5, r0, #9
10004556:	0e12      	lsrs	r2, r2, #24
10004558:	0fc9      	lsrs	r1, r1, #31
1000455a:	2bff      	cmp	r3, #255	; 0xff
1000455c:	d005      	beq.n	1000456a <__eqsf2+0x26>
1000455e:	2aff      	cmp	r2, #255	; 0xff
10004560:	d008      	beq.n	10004574 <__eqsf2+0x30>
10004562:	2001      	movs	r0, #1
10004564:	4293      	cmp	r3, r2
10004566:	d00b      	beq.n	10004580 <__eqsf2+0x3c>
10004568:	bd70      	pop	{r4, r5, r6, pc}
1000456a:	2001      	movs	r0, #1
1000456c:	2c00      	cmp	r4, #0
1000456e:	d1fb      	bne.n	10004568 <__eqsf2+0x24>
10004570:	2aff      	cmp	r2, #255	; 0xff
10004572:	d1f6      	bne.n	10004562 <__eqsf2+0x1e>
10004574:	2001      	movs	r0, #1
10004576:	2d00      	cmp	r5, #0
10004578:	d1f6      	bne.n	10004568 <__eqsf2+0x24>
1000457a:	2001      	movs	r0, #1
1000457c:	4293      	cmp	r3, r2
1000457e:	d1f3      	bne.n	10004568 <__eqsf2+0x24>
10004580:	42ac      	cmp	r4, r5
10004582:	d1f1      	bne.n	10004568 <__eqsf2+0x24>
10004584:	428e      	cmp	r6, r1
10004586:	d003      	beq.n	10004590 <__eqsf2+0x4c>
10004588:	2b00      	cmp	r3, #0
1000458a:	d1ed      	bne.n	10004568 <__eqsf2+0x24>
1000458c:	2c00      	cmp	r4, #0
1000458e:	d1eb      	bne.n	10004568 <__eqsf2+0x24>
10004590:	2000      	movs	r0, #0
10004592:	e7e9      	b.n	10004568 <__eqsf2+0x24>

10004594 <__gesf2>:
10004594:	b5f0      	push	{r4, r5, r6, r7, lr}
10004596:	0243      	lsls	r3, r0, #9
10004598:	0042      	lsls	r2, r0, #1
1000459a:	004f      	lsls	r7, r1, #1
1000459c:	0fc6      	lsrs	r6, r0, #31
1000459e:	0248      	lsls	r0, r1, #9
100045a0:	0a5c      	lsrs	r4, r3, #9
100045a2:	0a45      	lsrs	r5, r0, #9
100045a4:	0e13      	lsrs	r3, r2, #24
100045a6:	0fc9      	lsrs	r1, r1, #31
100045a8:	0e3a      	lsrs	r2, r7, #24
100045aa:	2bff      	cmp	r3, #255	; 0xff
100045ac:	d026      	beq.n	100045fc <__gesf2+0x68>
100045ae:	2aff      	cmp	r2, #255	; 0xff
100045b0:	d029      	beq.n	10004606 <__gesf2+0x72>
100045b2:	2b00      	cmp	r3, #0
100045b4:	d10c      	bne.n	100045d0 <__gesf2+0x3c>
100045b6:	4260      	negs	r0, r4
100045b8:	4160      	adcs	r0, r4
100045ba:	4684      	mov	ip, r0
100045bc:	2a00      	cmp	r2, #0
100045be:	d00a      	beq.n	100045d6 <__gesf2+0x42>
100045c0:	2800      	cmp	r0, #0
100045c2:	d116      	bne.n	100045f2 <__gesf2+0x5e>
100045c4:	428e      	cmp	r6, r1
100045c6:	d021      	beq.n	1000460c <__gesf2+0x78>
100045c8:	2e00      	cmp	r6, #0
100045ca:	d114      	bne.n	100045f6 <__gesf2+0x62>
100045cc:	2001      	movs	r0, #1
100045ce:	e014      	b.n	100045fa <__gesf2+0x66>
100045d0:	2a00      	cmp	r2, #0
100045d2:	d1f7      	bne.n	100045c4 <__gesf2+0x30>
100045d4:	4694      	mov	ip, r2
100045d6:	426f      	negs	r7, r5
100045d8:	416f      	adcs	r7, r5
100045da:	4660      	mov	r0, ip
100045dc:	2800      	cmp	r0, #0
100045de:	d105      	bne.n	100045ec <__gesf2+0x58>
100045e0:	2f00      	cmp	r7, #0
100045e2:	d0ef      	beq.n	100045c4 <__gesf2+0x30>
100045e4:	2001      	movs	r0, #1
100045e6:	2e00      	cmp	r6, #0
100045e8:	d007      	beq.n	100045fa <__gesf2+0x66>
100045ea:	e004      	b.n	100045f6 <__gesf2+0x62>
100045ec:	2000      	movs	r0, #0
100045ee:	2f00      	cmp	r7, #0
100045f0:	d103      	bne.n	100045fa <__gesf2+0x66>
100045f2:	2900      	cmp	r1, #0
100045f4:	d1ea      	bne.n	100045cc <__gesf2+0x38>
100045f6:	2101      	movs	r1, #1
100045f8:	4248      	negs	r0, r1
100045fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
100045fc:	2c00      	cmp	r4, #0
100045fe:	d0d6      	beq.n	100045ae <__gesf2+0x1a>
10004600:	2202      	movs	r2, #2
10004602:	4250      	negs	r0, r2
10004604:	e7f9      	b.n	100045fa <__gesf2+0x66>
10004606:	2d00      	cmp	r5, #0
10004608:	d0d3      	beq.n	100045b2 <__gesf2+0x1e>
1000460a:	e7f9      	b.n	10004600 <__gesf2+0x6c>
1000460c:	4293      	cmp	r3, r2
1000460e:	dcdb      	bgt.n	100045c8 <__gesf2+0x34>
10004610:	db04      	blt.n	1000461c <__gesf2+0x88>
10004612:	42ac      	cmp	r4, r5
10004614:	d8d8      	bhi.n	100045c8 <__gesf2+0x34>
10004616:	2000      	movs	r0, #0
10004618:	42ac      	cmp	r4, r5
1000461a:	d2ee      	bcs.n	100045fa <__gesf2+0x66>
1000461c:	2e00      	cmp	r6, #0
1000461e:	d0ea      	beq.n	100045f6 <__gesf2+0x62>
10004620:	2001      	movs	r0, #1
10004622:	e7ea      	b.n	100045fa <__gesf2+0x66>

10004624 <__lesf2>:
10004624:	b5f0      	push	{r4, r5, r6, r7, lr}
10004626:	0243      	lsls	r3, r0, #9
10004628:	0042      	lsls	r2, r0, #1
1000462a:	004f      	lsls	r7, r1, #1
1000462c:	0fc6      	lsrs	r6, r0, #31
1000462e:	0248      	lsls	r0, r1, #9
10004630:	0a5c      	lsrs	r4, r3, #9
10004632:	0a45      	lsrs	r5, r0, #9
10004634:	0e13      	lsrs	r3, r2, #24
10004636:	0fc9      	lsrs	r1, r1, #31
10004638:	0e3a      	lsrs	r2, r7, #24
1000463a:	2bff      	cmp	r3, #255	; 0xff
1000463c:	d026      	beq.n	1000468c <__lesf2+0x68>
1000463e:	2aff      	cmp	r2, #255	; 0xff
10004640:	d028      	beq.n	10004694 <__lesf2+0x70>
10004642:	2b00      	cmp	r3, #0
10004644:	d00f      	beq.n	10004666 <__lesf2+0x42>
10004646:	2a00      	cmp	r2, #0
10004648:	d114      	bne.n	10004674 <__lesf2+0x50>
1000464a:	4694      	mov	ip, r2
1000464c:	426f      	negs	r7, r5
1000464e:	416f      	adcs	r7, r5
10004650:	4660      	mov	r0, ip
10004652:	2800      	cmp	r0, #0
10004654:	d014      	beq.n	10004680 <__lesf2+0x5c>
10004656:	2000      	movs	r0, #0
10004658:	2f00      	cmp	r7, #0
1000465a:	d103      	bne.n	10004664 <__lesf2+0x40>
1000465c:	2900      	cmp	r1, #0
1000465e:	d10d      	bne.n	1000467c <__lesf2+0x58>
10004660:	2101      	movs	r1, #1
10004662:	4248      	negs	r0, r1
10004664:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004666:	4260      	negs	r0, r4
10004668:	4160      	adcs	r0, r4
1000466a:	4684      	mov	ip, r0
1000466c:	2a00      	cmp	r2, #0
1000466e:	d0ed      	beq.n	1000464c <__lesf2+0x28>
10004670:	2800      	cmp	r0, #0
10004672:	d1f3      	bne.n	1000465c <__lesf2+0x38>
10004674:	428e      	cmp	r6, r1
10004676:	d011      	beq.n	1000469c <__lesf2+0x78>
10004678:	2e00      	cmp	r6, #0
1000467a:	d1f1      	bne.n	10004660 <__lesf2+0x3c>
1000467c:	2001      	movs	r0, #1
1000467e:	e7f1      	b.n	10004664 <__lesf2+0x40>
10004680:	2f00      	cmp	r7, #0
10004682:	d0f7      	beq.n	10004674 <__lesf2+0x50>
10004684:	2001      	movs	r0, #1
10004686:	2e00      	cmp	r6, #0
10004688:	d0ec      	beq.n	10004664 <__lesf2+0x40>
1000468a:	e7e9      	b.n	10004660 <__lesf2+0x3c>
1000468c:	2002      	movs	r0, #2
1000468e:	2c00      	cmp	r4, #0
10004690:	d1e8      	bne.n	10004664 <__lesf2+0x40>
10004692:	e7d4      	b.n	1000463e <__lesf2+0x1a>
10004694:	2002      	movs	r0, #2
10004696:	2d00      	cmp	r5, #0
10004698:	d1e4      	bne.n	10004664 <__lesf2+0x40>
1000469a:	e7d2      	b.n	10004642 <__lesf2+0x1e>
1000469c:	4293      	cmp	r3, r2
1000469e:	dceb      	bgt.n	10004678 <__lesf2+0x54>
100046a0:	db04      	blt.n	100046ac <__lesf2+0x88>
100046a2:	42ac      	cmp	r4, r5
100046a4:	d8e8      	bhi.n	10004678 <__lesf2+0x54>
100046a6:	2000      	movs	r0, #0
100046a8:	42ac      	cmp	r4, r5
100046aa:	d2db      	bcs.n	10004664 <__lesf2+0x40>
100046ac:	2e00      	cmp	r6, #0
100046ae:	d0d7      	beq.n	10004660 <__lesf2+0x3c>
100046b0:	2001      	movs	r0, #1
100046b2:	e7d7      	b.n	10004664 <__lesf2+0x40>

100046b4 <__aeabi_fmul>:
100046b4:	b5f0      	push	{r4, r5, r6, r7, lr}
100046b6:	465f      	mov	r7, fp
100046b8:	4656      	mov	r6, sl
100046ba:	464d      	mov	r5, r9
100046bc:	4644      	mov	r4, r8
100046be:	b4f0      	push	{r4, r5, r6, r7}
100046c0:	0245      	lsls	r5, r0, #9
100046c2:	0046      	lsls	r6, r0, #1
100046c4:	b083      	sub	sp, #12
100046c6:	1c0f      	adds	r7, r1, #0
100046c8:	0a6d      	lsrs	r5, r5, #9
100046ca:	0e36      	lsrs	r6, r6, #24
100046cc:	0fc4      	lsrs	r4, r0, #31
100046ce:	2e00      	cmp	r6, #0
100046d0:	d106      	bne.n	100046e0 <__aeabi_fmul+0x2c>
100046d2:	2d00      	cmp	r5, #0
100046d4:	d170      	bne.n	100047b8 <__aeabi_fmul+0x104>
100046d6:	2104      	movs	r1, #4
100046d8:	2201      	movs	r2, #1
100046da:	4688      	mov	r8, r1
100046dc:	4692      	mov	sl, r2
100046de:	e009      	b.n	100046f4 <__aeabi_fmul+0x40>
100046e0:	2eff      	cmp	r6, #255	; 0xff
100046e2:	d043      	beq.n	1000476c <__aeabi_fmul+0xb8>
100046e4:	2380      	movs	r3, #128	; 0x80
100046e6:	0418      	lsls	r0, r3, #16
100046e8:	2100      	movs	r1, #0
100046ea:	4305      	orrs	r5, r0
100046ec:	00ed      	lsls	r5, r5, #3
100046ee:	3e7f      	subs	r6, #127	; 0x7f
100046f0:	4688      	mov	r8, r1
100046f2:	468a      	mov	sl, r1
100046f4:	1c38      	adds	r0, r7, #0
100046f6:	0043      	lsls	r3, r0, #1
100046f8:	027f      	lsls	r7, r7, #9
100046fa:	0fc1      	lsrs	r1, r0, #31
100046fc:	0a7f      	lsrs	r7, r7, #9
100046fe:	0e1b      	lsrs	r3, r3, #24
10004700:	468b      	mov	fp, r1
10004702:	d13a      	bne.n	1000477a <__aeabi_fmul+0xc6>
10004704:	2101      	movs	r1, #1
10004706:	2f00      	cmp	r7, #0
10004708:	d162      	bne.n	100047d0 <__aeabi_fmul+0x11c>
1000470a:	4658      	mov	r0, fp
1000470c:	4060      	eors	r0, r4
1000470e:	4642      	mov	r2, r8
10004710:	9001      	str	r0, [sp, #4]
10004712:	430a      	orrs	r2, r1
10004714:	2a0f      	cmp	r2, #15
10004716:	d93f      	bls.n	10004798 <__aeabi_fmul+0xe4>
10004718:	042c      	lsls	r4, r5, #16
1000471a:	18f0      	adds	r0, r6, r3
1000471c:	0c26      	lsrs	r6, r4, #16
1000471e:	043b      	lsls	r3, r7, #16
10004720:	0c1a      	lsrs	r2, r3, #16
10004722:	1c31      	adds	r1, r6, #0
10004724:	4351      	muls	r1, r2
10004726:	0c3f      	lsrs	r7, r7, #16
10004728:	0c2d      	lsrs	r5, r5, #16
1000472a:	437e      	muls	r6, r7
1000472c:	436a      	muls	r2, r5
1000472e:	4681      	mov	r9, r0
10004730:	0c08      	lsrs	r0, r1, #16
10004732:	1836      	adds	r6, r6, r0
10004734:	1c2c      	adds	r4, r5, #0
10004736:	18b3      	adds	r3, r6, r2
10004738:	437c      	muls	r4, r7
1000473a:	429a      	cmp	r2, r3
1000473c:	d900      	bls.n	10004740 <__aeabi_fmul+0x8c>
1000473e:	e09a      	b.n	10004876 <__aeabi_fmul+0x1c2>
10004740:	0409      	lsls	r1, r1, #16
10004742:	041d      	lsls	r5, r3, #16
10004744:	0c08      	lsrs	r0, r1, #16
10004746:	182e      	adds	r6, r5, r0
10004748:	01b5      	lsls	r5, r6, #6
1000474a:	0c1b      	lsrs	r3, r3, #16
1000474c:	1e69      	subs	r1, r5, #1
1000474e:	418d      	sbcs	r5, r1
10004750:	0eb2      	lsrs	r2, r6, #26
10004752:	18e7      	adds	r7, r4, r3
10004754:	4315      	orrs	r5, r2
10004756:	01bc      	lsls	r4, r7, #6
10004758:	4325      	orrs	r5, r4
1000475a:	012b      	lsls	r3, r5, #4
1000475c:	d54b      	bpl.n	100047f6 <__aeabi_fmul+0x142>
1000475e:	2001      	movs	r0, #1
10004760:	4028      	ands	r0, r5
10004762:	2101      	movs	r1, #1
10004764:	086d      	lsrs	r5, r5, #1
10004766:	4489      	add	r9, r1
10004768:	4305      	orrs	r5, r0
1000476a:	e044      	b.n	100047f6 <__aeabi_fmul+0x142>
1000476c:	2d00      	cmp	r5, #0
1000476e:	d11e      	bne.n	100047ae <__aeabi_fmul+0xfa>
10004770:	2008      	movs	r0, #8
10004772:	2102      	movs	r1, #2
10004774:	4680      	mov	r8, r0
10004776:	468a      	mov	sl, r1
10004778:	e7bc      	b.n	100046f4 <__aeabi_fmul+0x40>
1000477a:	2bff      	cmp	r3, #255	; 0xff
1000477c:	d012      	beq.n	100047a4 <__aeabi_fmul+0xf0>
1000477e:	2280      	movs	r2, #128	; 0x80
10004780:	0410      	lsls	r0, r2, #16
10004782:	4307      	orrs	r7, r0
10004784:	4658      	mov	r0, fp
10004786:	2100      	movs	r1, #0
10004788:	4060      	eors	r0, r4
1000478a:	4642      	mov	r2, r8
1000478c:	00ff      	lsls	r7, r7, #3
1000478e:	3b7f      	subs	r3, #127	; 0x7f
10004790:	9001      	str	r0, [sp, #4]
10004792:	430a      	orrs	r2, r1
10004794:	2a0f      	cmp	r2, #15
10004796:	d8bf      	bhi.n	10004718 <__aeabi_fmul+0x64>
10004798:	0090      	lsls	r0, r2, #2
1000479a:	4a5b      	ldr	r2, [pc, #364]	; (10004908 <__aeabi_fmul+0x254>)
1000479c:	4684      	mov	ip, r0
1000479e:	4462      	add	r2, ip
100047a0:	6810      	ldr	r0, [r2, #0]
100047a2:	4687      	mov	pc, r0
100047a4:	1c39      	adds	r1, r7, #0
100047a6:	1e4a      	subs	r2, r1, #1
100047a8:	4191      	sbcs	r1, r2
100047aa:	3102      	adds	r1, #2
100047ac:	e7ad      	b.n	1000470a <__aeabi_fmul+0x56>
100047ae:	220c      	movs	r2, #12
100047b0:	2303      	movs	r3, #3
100047b2:	4690      	mov	r8, r2
100047b4:	469a      	mov	sl, r3
100047b6:	e79d      	b.n	100046f4 <__aeabi_fmul+0x40>
100047b8:	1c28      	adds	r0, r5, #0
100047ba:	f001 fc8f 	bl	100060dc <__clzsi2>
100047be:	2276      	movs	r2, #118	; 0x76
100047c0:	1f46      	subs	r6, r0, #5
100047c2:	4253      	negs	r3, r2
100047c4:	40b5      	lsls	r5, r6
100047c6:	1a1e      	subs	r6, r3, r0
100047c8:	2000      	movs	r0, #0
100047ca:	4680      	mov	r8, r0
100047cc:	4682      	mov	sl, r0
100047ce:	e791      	b.n	100046f4 <__aeabi_fmul+0x40>
100047d0:	1c38      	adds	r0, r7, #0
100047d2:	f001 fc83 	bl	100060dc <__clzsi2>
100047d6:	2176      	movs	r1, #118	; 0x76
100047d8:	1f43      	subs	r3, r0, #5
100047da:	424a      	negs	r2, r1
100047dc:	409f      	lsls	r7, r3
100047de:	2100      	movs	r1, #0
100047e0:	1a13      	subs	r3, r2, r0
100047e2:	e792      	b.n	1000470a <__aeabi_fmul+0x56>
100047e4:	9401      	str	r4, [sp, #4]
100047e6:	4651      	mov	r1, sl
100047e8:	2902      	cmp	r1, #2
100047ea:	d02c      	beq.n	10004846 <__aeabi_fmul+0x192>
100047ec:	2903      	cmp	r1, #3
100047ee:	d100      	bne.n	100047f2 <__aeabi_fmul+0x13e>
100047f0:	e080      	b.n	100048f4 <__aeabi_fmul+0x240>
100047f2:	2901      	cmp	r1, #1
100047f4:	d048      	beq.n	10004888 <__aeabi_fmul+0x1d4>
100047f6:	464e      	mov	r6, r9
100047f8:	367f      	adds	r6, #127	; 0x7f
100047fa:	2e00      	cmp	r6, #0
100047fc:	dd51      	ble.n	100048a2 <__aeabi_fmul+0x1ee>
100047fe:	240f      	movs	r4, #15
10004800:	402c      	ands	r4, r5
10004802:	2c04      	cmp	r4, #4
10004804:	d000      	beq.n	10004808 <__aeabi_fmul+0x154>
10004806:	3504      	adds	r5, #4
10004808:	012a      	lsls	r2, r5, #4
1000480a:	d503      	bpl.n	10004814 <__aeabi_fmul+0x160>
1000480c:	493f      	ldr	r1, [pc, #252]	; (1000490c <__aeabi_fmul+0x258>)
1000480e:	464e      	mov	r6, r9
10004810:	400d      	ands	r5, r1
10004812:	3680      	adds	r6, #128	; 0x80
10004814:	2efe      	cmp	r6, #254	; 0xfe
10004816:	dd3d      	ble.n	10004894 <__aeabi_fmul+0x1e0>
10004818:	9b01      	ldr	r3, [sp, #4]
1000481a:	2401      	movs	r4, #1
1000481c:	401c      	ands	r4, r3
1000481e:	21ff      	movs	r1, #255	; 0xff
10004820:	2500      	movs	r5, #0
10004822:	05c8      	lsls	r0, r1, #23
10004824:	07e2      	lsls	r2, r4, #31
10004826:	4328      	orrs	r0, r5
10004828:	4310      	orrs	r0, r2
1000482a:	b003      	add	sp, #12
1000482c:	bc3c      	pop	{r2, r3, r4, r5}
1000482e:	4690      	mov	r8, r2
10004830:	4699      	mov	r9, r3
10004832:	46a2      	mov	sl, r4
10004834:	46ab      	mov	fp, r5
10004836:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004838:	2400      	movs	r4, #0
1000483a:	4d35      	ldr	r5, [pc, #212]	; (10004910 <__aeabi_fmul+0x25c>)
1000483c:	21ff      	movs	r1, #255	; 0xff
1000483e:	e7f0      	b.n	10004822 <__aeabi_fmul+0x16e>
10004840:	4651      	mov	r1, sl
10004842:	2902      	cmp	r1, #2
10004844:	d1d2      	bne.n	100047ec <__aeabi_fmul+0x138>
10004846:	9d01      	ldr	r5, [sp, #4]
10004848:	2401      	movs	r4, #1
1000484a:	402c      	ands	r4, r5
1000484c:	21ff      	movs	r1, #255	; 0xff
1000484e:	2500      	movs	r5, #0
10004850:	e7e7      	b.n	10004822 <__aeabi_fmul+0x16e>
10004852:	465e      	mov	r6, fp
10004854:	1c3d      	adds	r5, r7, #0
10004856:	9601      	str	r6, [sp, #4]
10004858:	e7c6      	b.n	100047e8 <__aeabi_fmul+0x134>
1000485a:	1c3d      	adds	r5, r7, #0
1000485c:	e7c4      	b.n	100047e8 <__aeabi_fmul+0x134>
1000485e:	2680      	movs	r6, #128	; 0x80
10004860:	03f3      	lsls	r3, r6, #15
10004862:	421d      	tst	r5, r3
10004864:	d00b      	beq.n	1000487e <__aeabi_fmul+0x1ca>
10004866:	421f      	tst	r7, r3
10004868:	d109      	bne.n	1000487e <__aeabi_fmul+0x1ca>
1000486a:	431f      	orrs	r7, r3
1000486c:	027a      	lsls	r2, r7, #9
1000486e:	0a55      	lsrs	r5, r2, #9
10004870:	465c      	mov	r4, fp
10004872:	21ff      	movs	r1, #255	; 0xff
10004874:	e7d5      	b.n	10004822 <__aeabi_fmul+0x16e>
10004876:	2280      	movs	r2, #128	; 0x80
10004878:	0257      	lsls	r7, r2, #9
1000487a:	19e4      	adds	r4, r4, r7
1000487c:	e760      	b.n	10004740 <__aeabi_fmul+0x8c>
1000487e:	431d      	orrs	r5, r3
10004880:	026f      	lsls	r7, r5, #9
10004882:	0a7d      	lsrs	r5, r7, #9
10004884:	21ff      	movs	r1, #255	; 0xff
10004886:	e7cc      	b.n	10004822 <__aeabi_fmul+0x16e>
10004888:	9b01      	ldr	r3, [sp, #4]
1000488a:	2500      	movs	r5, #0
1000488c:	4019      	ands	r1, r3
1000488e:	b2cc      	uxtb	r4, r1
10004890:	2100      	movs	r1, #0
10004892:	e7c6      	b.n	10004822 <__aeabi_fmul+0x16e>
10004894:	9801      	ldr	r0, [sp, #4]
10004896:	01ad      	lsls	r5, r5, #6
10004898:	2401      	movs	r4, #1
1000489a:	0a6d      	lsrs	r5, r5, #9
1000489c:	b2f1      	uxtb	r1, r6
1000489e:	4004      	ands	r4, r0
100048a0:	e7bf      	b.n	10004822 <__aeabi_fmul+0x16e>
100048a2:	267e      	movs	r6, #126	; 0x7e
100048a4:	4273      	negs	r3, r6
100048a6:	464a      	mov	r2, r9
100048a8:	1a9f      	subs	r7, r3, r2
100048aa:	2f1b      	cmp	r7, #27
100048ac:	dd05      	ble.n	100048ba <__aeabi_fmul+0x206>
100048ae:	9d01      	ldr	r5, [sp, #4]
100048b0:	2401      	movs	r4, #1
100048b2:	402c      	ands	r4, r5
100048b4:	2100      	movs	r1, #0
100048b6:	2500      	movs	r5, #0
100048b8:	e7b3      	b.n	10004822 <__aeabi_fmul+0x16e>
100048ba:	4649      	mov	r1, r9
100048bc:	319e      	adds	r1, #158	; 0x9e
100048be:	1c2c      	adds	r4, r5, #0
100048c0:	408d      	lsls	r5, r1
100048c2:	1c2e      	adds	r6, r5, #0
100048c4:	40fc      	lsrs	r4, r7
100048c6:	1e75      	subs	r5, r6, #1
100048c8:	41ae      	sbcs	r6, r5
100048ca:	4326      	orrs	r6, r4
100048cc:	200f      	movs	r0, #15
100048ce:	4030      	ands	r0, r6
100048d0:	2804      	cmp	r0, #4
100048d2:	d000      	beq.n	100048d6 <__aeabi_fmul+0x222>
100048d4:	3604      	adds	r6, #4
100048d6:	0170      	lsls	r0, r6, #5
100048d8:	d505      	bpl.n	100048e6 <__aeabi_fmul+0x232>
100048da:	9f01      	ldr	r7, [sp, #4]
100048dc:	2401      	movs	r4, #1
100048de:	403c      	ands	r4, r7
100048e0:	2101      	movs	r1, #1
100048e2:	2500      	movs	r5, #0
100048e4:	e79d      	b.n	10004822 <__aeabi_fmul+0x16e>
100048e6:	9a01      	ldr	r2, [sp, #4]
100048e8:	01b3      	lsls	r3, r6, #6
100048ea:	2401      	movs	r4, #1
100048ec:	0a5d      	lsrs	r5, r3, #9
100048ee:	4014      	ands	r4, r2
100048f0:	2100      	movs	r1, #0
100048f2:	e796      	b.n	10004822 <__aeabi_fmul+0x16e>
100048f4:	2280      	movs	r2, #128	; 0x80
100048f6:	03d0      	lsls	r0, r2, #15
100048f8:	4305      	orrs	r5, r0
100048fa:	026c      	lsls	r4, r5, #9
100048fc:	9901      	ldr	r1, [sp, #4]
100048fe:	0a65      	lsrs	r5, r4, #9
10004900:	2401      	movs	r4, #1
10004902:	400c      	ands	r4, r1
10004904:	21ff      	movs	r1, #255	; 0xff
10004906:	e78c      	b.n	10004822 <__aeabi_fmul+0x16e>
10004908:	10006430 	.word	0x10006430
1000490c:	f7ffffff 	.word	0xf7ffffff
10004910:	007fffff 	.word	0x007fffff

10004914 <__aeabi_fsub>:
10004914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10004916:	0243      	lsls	r3, r0, #9
10004918:	0045      	lsls	r5, r0, #1
1000491a:	024f      	lsls	r7, r1, #9
1000491c:	004c      	lsls	r4, r1, #1
1000491e:	0fc2      	lsrs	r2, r0, #31
10004920:	0998      	lsrs	r0, r3, #6
10004922:	4684      	mov	ip, r0
10004924:	0e2d      	lsrs	r5, r5, #24
10004926:	0e20      	lsrs	r0, r4, #24
10004928:	0fc9      	lsrs	r1, r1, #31
1000492a:	09bf      	lsrs	r7, r7, #6
1000492c:	28ff      	cmp	r0, #255	; 0xff
1000492e:	d054      	beq.n	100049da <__aeabi_fsub+0xc6>
10004930:	2601      	movs	r6, #1
10004932:	4071      	eors	r1, r6
10004934:	428a      	cmp	r2, r1
10004936:	d03b      	beq.n	100049b0 <__aeabi_fsub+0x9c>
10004938:	1a2c      	subs	r4, r5, r0
1000493a:	2c00      	cmp	r4, #0
1000493c:	dc00      	bgt.n	10004940 <__aeabi_fsub+0x2c>
1000493e:	e089      	b.n	10004a54 <__aeabi_fsub+0x140>
10004940:	2800      	cmp	r0, #0
10004942:	d125      	bne.n	10004990 <__aeabi_fsub+0x7c>
10004944:	2f00      	cmp	r7, #0
10004946:	d14b      	bne.n	100049e0 <__aeabi_fsub+0xcc>
10004948:	1c6e      	adds	r6, r5, #1
1000494a:	1c2c      	adds	r4, r5, #0
1000494c:	4663      	mov	r3, ip
1000494e:	1c15      	adds	r5, r2, #0
10004950:	220f      	movs	r2, #15
10004952:	401a      	ands	r2, r3
10004954:	2a04      	cmp	r2, #4
10004956:	d000      	beq.n	1000495a <__aeabi_fsub+0x46>
10004958:	3304      	adds	r3, #4
1000495a:	2780      	movs	r7, #128	; 0x80
1000495c:	04f9      	lsls	r1, r7, #19
1000495e:	2201      	movs	r2, #1
10004960:	4019      	ands	r1, r3
10004962:	402a      	ands	r2, r5
10004964:	2900      	cmp	r1, #0
10004966:	d006      	beq.n	10004976 <__aeabi_fsub+0x62>
10004968:	2eff      	cmp	r6, #255	; 0xff
1000496a:	d100      	bne.n	1000496e <__aeabi_fsub+0x5a>
1000496c:	e081      	b.n	10004a72 <__aeabi_fsub+0x15e>
1000496e:	4db1      	ldr	r5, [pc, #708]	; (10004c34 <__aeabi_fsub+0x320>)
10004970:	1c34      	adds	r4, r6, #0
10004972:	402b      	ands	r3, r5
10004974:	3601      	adds	r6, #1
10004976:	b2f6      	uxtb	r6, r6
10004978:	08dd      	lsrs	r5, r3, #3
1000497a:	2e01      	cmp	r6, #1
1000497c:	dd62      	ble.n	10004a44 <__aeabi_fsub+0x130>
1000497e:	026b      	lsls	r3, r5, #9
10004980:	0a5d      	lsrs	r5, r3, #9
10004982:	b2e4      	uxtb	r4, r4
10004984:	05e4      	lsls	r4, r4, #23
10004986:	4325      	orrs	r5, r4
10004988:	1c28      	adds	r0, r5, #0
1000498a:	07d2      	lsls	r2, r2, #31
1000498c:	4310      	orrs	r0, r2
1000498e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10004990:	2dff      	cmp	r5, #255	; 0xff
10004992:	d051      	beq.n	10004a38 <__aeabi_fsub+0x124>
10004994:	2180      	movs	r1, #128	; 0x80
10004996:	04cb      	lsls	r3, r1, #19
10004998:	431f      	orrs	r7, r3
1000499a:	2601      	movs	r6, #1
1000499c:	2c1b      	cmp	r4, #27
1000499e:	dd70      	ble.n	10004a82 <__aeabi_fsub+0x16e>
100049a0:	4667      	mov	r7, ip
100049a2:	1c2c      	adds	r4, r5, #0
100049a4:	1bbb      	subs	r3, r7, r6
100049a6:	1c15      	adds	r5, r2, #0
100049a8:	0158      	lsls	r0, r3, #5
100049aa:	d422      	bmi.n	100049f2 <__aeabi_fsub+0xde>
100049ac:	1c66      	adds	r6, r4, #1
100049ae:	e7cf      	b.n	10004950 <__aeabi_fsub+0x3c>
100049b0:	1a2e      	subs	r6, r5, r0
100049b2:	2e00      	cmp	r6, #0
100049b4:	dd76      	ble.n	10004aa4 <__aeabi_fsub+0x190>
100049b6:	2800      	cmp	r0, #0
100049b8:	d032      	beq.n	10004a20 <__aeabi_fsub+0x10c>
100049ba:	2dff      	cmp	r5, #255	; 0xff
100049bc:	d03c      	beq.n	10004a38 <__aeabi_fsub+0x124>
100049be:	2480      	movs	r4, #128	; 0x80
100049c0:	04e1      	lsls	r1, r4, #19
100049c2:	430f      	orrs	r7, r1
100049c4:	2301      	movs	r3, #1
100049c6:	2e1b      	cmp	r6, #27
100049c8:	dc00      	bgt.n	100049cc <__aeabi_fsub+0xb8>
100049ca:	e0d1      	b.n	10004b70 <__aeabi_fsub+0x25c>
100049cc:	4463      	add	r3, ip
100049ce:	1c2c      	adds	r4, r5, #0
100049d0:	0158      	lsls	r0, r3, #5
100049d2:	d47a      	bmi.n	10004aca <__aeabi_fsub+0x1b6>
100049d4:	1c66      	adds	r6, r4, #1
100049d6:	1c15      	adds	r5, r2, #0
100049d8:	e7ba      	b.n	10004950 <__aeabi_fsub+0x3c>
100049da:	2f00      	cmp	r7, #0
100049dc:	d1aa      	bne.n	10004934 <__aeabi_fsub+0x20>
100049de:	e7a7      	b.n	10004930 <__aeabi_fsub+0x1c>
100049e0:	3c01      	subs	r4, #1
100049e2:	2c00      	cmp	r4, #0
100049e4:	d16d      	bne.n	10004ac2 <__aeabi_fsub+0x1ae>
100049e6:	4663      	mov	r3, ip
100049e8:	1c2c      	adds	r4, r5, #0
100049ea:	1bdb      	subs	r3, r3, r7
100049ec:	1c15      	adds	r5, r2, #0
100049ee:	0158      	lsls	r0, r3, #5
100049f0:	d5dc      	bpl.n	100049ac <__aeabi_fsub+0x98>
100049f2:	019a      	lsls	r2, r3, #6
100049f4:	0996      	lsrs	r6, r2, #6
100049f6:	1c30      	adds	r0, r6, #0
100049f8:	f001 fb70 	bl	100060dc <__clzsi2>
100049fc:	3805      	subs	r0, #5
100049fe:	4086      	lsls	r6, r0
10004a00:	4284      	cmp	r4, r0
10004a02:	dc39      	bgt.n	10004a78 <__aeabi_fsub+0x164>
10004a04:	1b00      	subs	r0, r0, r4
10004a06:	231f      	movs	r3, #31
10004a08:	1a1a      	subs	r2, r3, r0
10004a0a:	1c33      	adds	r3, r6, #0
10004a0c:	1c31      	adds	r1, r6, #0
10004a0e:	1c44      	adds	r4, r0, #1
10004a10:	4093      	lsls	r3, r2
10004a12:	40e1      	lsrs	r1, r4
10004a14:	1e5e      	subs	r6, r3, #1
10004a16:	41b3      	sbcs	r3, r6
10004a18:	430b      	orrs	r3, r1
10004a1a:	2601      	movs	r6, #1
10004a1c:	2400      	movs	r4, #0
10004a1e:	e797      	b.n	10004950 <__aeabi_fsub+0x3c>
10004a20:	2f00      	cmp	r7, #0
10004a22:	d100      	bne.n	10004a26 <__aeabi_fsub+0x112>
10004a24:	e790      	b.n	10004948 <__aeabi_fsub+0x34>
10004a26:	3e01      	subs	r6, #1
10004a28:	2e00      	cmp	r6, #0
10004a2a:	d103      	bne.n	10004a34 <__aeabi_fsub+0x120>
10004a2c:	4664      	mov	r4, ip
10004a2e:	193b      	adds	r3, r7, r4
10004a30:	1c2c      	adds	r4, r5, #0
10004a32:	e7cd      	b.n	100049d0 <__aeabi_fsub+0xbc>
10004a34:	2dff      	cmp	r5, #255	; 0xff
10004a36:	d1c5      	bne.n	100049c4 <__aeabi_fsub+0xb0>
10004a38:	1c15      	adds	r5, r2, #0
10004a3a:	2280      	movs	r2, #128	; 0x80
10004a3c:	4663      	mov	r3, ip
10004a3e:	0056      	lsls	r6, r2, #1
10004a40:	24ff      	movs	r4, #255	; 0xff
10004a42:	e785      	b.n	10004950 <__aeabi_fsub+0x3c>
10004a44:	2d00      	cmp	r5, #0
10004a46:	d09c      	beq.n	10004982 <__aeabi_fsub+0x6e>
10004a48:	2c00      	cmp	r4, #0
10004a4a:	d028      	beq.n	10004a9e <__aeabi_fsub+0x18a>
10004a4c:	2080      	movs	r0, #128	; 0x80
10004a4e:	03c7      	lsls	r7, r0, #15
10004a50:	433d      	orrs	r5, r7
10004a52:	e794      	b.n	1000497e <__aeabi_fsub+0x6a>
10004a54:	2c00      	cmp	r4, #0
10004a56:	d145      	bne.n	10004ae4 <__aeabi_fsub+0x1d0>
10004a58:	1c6b      	adds	r3, r5, #1
10004a5a:	b2d8      	uxtb	r0, r3
10004a5c:	2801      	cmp	r0, #1
10004a5e:	dc00      	bgt.n	10004a62 <__aeabi_fsub+0x14e>
10004a60:	e090      	b.n	10004b84 <__aeabi_fsub+0x270>
10004a62:	4664      	mov	r4, ip
10004a64:	1be6      	subs	r6, r4, r7
10004a66:	0173      	lsls	r3, r6, #5
10004a68:	d557      	bpl.n	10004b1a <__aeabi_fsub+0x206>
10004a6a:	1b3e      	subs	r6, r7, r4
10004a6c:	1c2c      	adds	r4, r5, #0
10004a6e:	1c0d      	adds	r5, r1, #0
10004a70:	e7c1      	b.n	100049f6 <__aeabi_fsub+0xe2>
10004a72:	24ff      	movs	r4, #255	; 0xff
10004a74:	2500      	movs	r5, #0
10004a76:	e785      	b.n	10004984 <__aeabi_fsub+0x70>
10004a78:	4b6e      	ldr	r3, [pc, #440]	; (10004c34 <__aeabi_fsub+0x320>)
10004a7a:	1a24      	subs	r4, r4, r0
10004a7c:	4033      	ands	r3, r6
10004a7e:	1c66      	adds	r6, r4, #1
10004a80:	e766      	b.n	10004950 <__aeabi_fsub+0x3c>
10004a82:	1c38      	adds	r0, r7, #0
10004a84:	2120      	movs	r1, #32
10004a86:	40e0      	lsrs	r0, r4
10004a88:	1b0c      	subs	r4, r1, r4
10004a8a:	40a7      	lsls	r7, r4
10004a8c:	1c3e      	adds	r6, r7, #0
10004a8e:	1e77      	subs	r7, r6, #1
10004a90:	41be      	sbcs	r6, r7
10004a92:	4306      	orrs	r6, r0
10004a94:	4667      	mov	r7, ip
10004a96:	1c2c      	adds	r4, r5, #0
10004a98:	1bbb      	subs	r3, r7, r6
10004a9a:	1c15      	adds	r5, r2, #0
10004a9c:	e784      	b.n	100049a8 <__aeabi_fsub+0x94>
10004a9e:	0269      	lsls	r1, r5, #9
10004aa0:	0a4d      	lsrs	r5, r1, #9
10004aa2:	e76f      	b.n	10004984 <__aeabi_fsub+0x70>
10004aa4:	2e00      	cmp	r6, #0
10004aa6:	d179      	bne.n	10004b9c <__aeabi_fsub+0x288>
10004aa8:	1c6c      	adds	r4, r5, #1
10004aaa:	b2e0      	uxtb	r0, r4
10004aac:	2801      	cmp	r0, #1
10004aae:	dd4b      	ble.n	10004b48 <__aeabi_fsub+0x234>
10004ab0:	2cff      	cmp	r4, #255	; 0xff
10004ab2:	d100      	bne.n	10004ab6 <__aeabi_fsub+0x1a2>
10004ab4:	e098      	b.n	10004be8 <__aeabi_fsub+0x2d4>
10004ab6:	4661      	mov	r1, ip
10004ab8:	187f      	adds	r7, r7, r1
10004aba:	1cae      	adds	r6, r5, #2
10004abc:	087b      	lsrs	r3, r7, #1
10004abe:	1c15      	adds	r5, r2, #0
10004ac0:	e746      	b.n	10004950 <__aeabi_fsub+0x3c>
10004ac2:	2dff      	cmp	r5, #255	; 0xff
10004ac4:	d000      	beq.n	10004ac8 <__aeabi_fsub+0x1b4>
10004ac6:	e768      	b.n	1000499a <__aeabi_fsub+0x86>
10004ac8:	e7b6      	b.n	10004a38 <__aeabi_fsub+0x124>
10004aca:	1c67      	adds	r7, r4, #1
10004acc:	2fff      	cmp	r7, #255	; 0xff
10004ace:	d036      	beq.n	10004b3e <__aeabi_fsub+0x22a>
10004ad0:	4858      	ldr	r0, [pc, #352]	; (10004c34 <__aeabi_fsub+0x320>)
10004ad2:	2101      	movs	r1, #1
10004ad4:	4019      	ands	r1, r3
10004ad6:	4003      	ands	r3, r0
10004ad8:	085b      	lsrs	r3, r3, #1
10004ada:	1ca6      	adds	r6, r4, #2
10004adc:	430b      	orrs	r3, r1
10004ade:	1c3c      	adds	r4, r7, #0
10004ae0:	1c15      	adds	r5, r2, #0
10004ae2:	e735      	b.n	10004950 <__aeabi_fsub+0x3c>
10004ae4:	4266      	negs	r6, r4
10004ae6:	2d00      	cmp	r5, #0
10004ae8:	d01e      	beq.n	10004b28 <__aeabi_fsub+0x214>
10004aea:	28ff      	cmp	r0, #255	; 0xff
10004aec:	d06f      	beq.n	10004bce <__aeabi_fsub+0x2ba>
10004aee:	2580      	movs	r5, #128	; 0x80
10004af0:	4662      	mov	r2, ip
10004af2:	04eb      	lsls	r3, r5, #19
10004af4:	431a      	orrs	r2, r3
10004af6:	4694      	mov	ip, r2
10004af8:	2501      	movs	r5, #1
10004afa:	2e1b      	cmp	r6, #27
10004afc:	dc09      	bgt.n	10004b12 <__aeabi_fsub+0x1fe>
10004afe:	4662      	mov	r2, ip
10004b00:	2320      	movs	r3, #32
10004b02:	40f2      	lsrs	r2, r6
10004b04:	4664      	mov	r4, ip
10004b06:	1b9e      	subs	r6, r3, r6
10004b08:	40b4      	lsls	r4, r6
10004b0a:	1c25      	adds	r5, r4, #0
10004b0c:	1e6c      	subs	r4, r5, #1
10004b0e:	41a5      	sbcs	r5, r4
10004b10:	4315      	orrs	r5, r2
10004b12:	1b7b      	subs	r3, r7, r5
10004b14:	1c04      	adds	r4, r0, #0
10004b16:	1c0d      	adds	r5, r1, #0
10004b18:	e769      	b.n	100049ee <__aeabi_fsub+0xda>
10004b1a:	2e00      	cmp	r6, #0
10004b1c:	d10c      	bne.n	10004b38 <__aeabi_fsub+0x224>
10004b1e:	2200      	movs	r2, #0
10004b20:	2601      	movs	r6, #1
10004b22:	2304      	movs	r3, #4
10004b24:	2400      	movs	r4, #0
10004b26:	e726      	b.n	10004976 <__aeabi_fsub+0x62>
10004b28:	4664      	mov	r4, ip
10004b2a:	2c00      	cmp	r4, #0
10004b2c:	d155      	bne.n	10004bda <__aeabi_fsub+0x2c6>
10004b2e:	1c46      	adds	r6, r0, #1
10004b30:	1c3b      	adds	r3, r7, #0
10004b32:	1c04      	adds	r4, r0, #0
10004b34:	1c0d      	adds	r5, r1, #0
10004b36:	e70b      	b.n	10004950 <__aeabi_fsub+0x3c>
10004b38:	1c2c      	adds	r4, r5, #0
10004b3a:	1c15      	adds	r5, r2, #0
10004b3c:	e75b      	b.n	100049f6 <__aeabi_fsub+0xe2>
10004b3e:	2380      	movs	r3, #128	; 0x80
10004b40:	005e      	lsls	r6, r3, #1
10004b42:	24ff      	movs	r4, #255	; 0xff
10004b44:	2304      	movs	r3, #4
10004b46:	e716      	b.n	10004976 <__aeabi_fsub+0x62>
10004b48:	2d00      	cmp	r5, #0
10004b4a:	d000      	beq.n	10004b4e <__aeabi_fsub+0x23a>
10004b4c:	e08d      	b.n	10004c6a <__aeabi_fsub+0x356>
10004b4e:	4665      	mov	r5, ip
10004b50:	2d00      	cmp	r5, #0
10004b52:	d100      	bne.n	10004b56 <__aeabi_fsub+0x242>
10004b54:	e0ad      	b.n	10004cb2 <__aeabi_fsub+0x39e>
10004b56:	2f00      	cmp	r7, #0
10004b58:	d100      	bne.n	10004b5c <__aeabi_fsub+0x248>
10004b5a:	e081      	b.n	10004c60 <__aeabi_fsub+0x34c>
10004b5c:	197b      	adds	r3, r7, r5
10004b5e:	015c      	lsls	r4, r3, #5
10004b60:	d400      	bmi.n	10004b64 <__aeabi_fsub+0x250>
10004b62:	e07e      	b.n	10004c62 <__aeabi_fsub+0x34e>
10004b64:	4f33      	ldr	r7, [pc, #204]	; (10004c34 <__aeabi_fsub+0x320>)
10004b66:	1c15      	adds	r5, r2, #0
10004b68:	403b      	ands	r3, r7
10004b6a:	2602      	movs	r6, #2
10004b6c:	2401      	movs	r4, #1
10004b6e:	e6ef      	b.n	10004950 <__aeabi_fsub+0x3c>
10004b70:	1c38      	adds	r0, r7, #0
10004b72:	2320      	movs	r3, #32
10004b74:	40f0      	lsrs	r0, r6
10004b76:	1b9e      	subs	r6, r3, r6
10004b78:	40b7      	lsls	r7, r6
10004b7a:	1c3b      	adds	r3, r7, #0
10004b7c:	1e5f      	subs	r7, r3, #1
10004b7e:	41bb      	sbcs	r3, r7
10004b80:	4303      	orrs	r3, r0
10004b82:	e723      	b.n	100049cc <__aeabi_fsub+0xb8>
10004b84:	2d00      	cmp	r5, #0
10004b86:	d115      	bne.n	10004bb4 <__aeabi_fsub+0x2a0>
10004b88:	4665      	mov	r5, ip
10004b8a:	2d00      	cmp	r5, #0
10004b8c:	d147      	bne.n	10004c1e <__aeabi_fsub+0x30a>
10004b8e:	2f00      	cmp	r7, #0
10004b90:	d0c5      	beq.n	10004b1e <__aeabi_fsub+0x20a>
10004b92:	1c3b      	adds	r3, r7, #0
10004b94:	1c0d      	adds	r5, r1, #0
10004b96:	2601      	movs	r6, #1
10004b98:	2400      	movs	r4, #0
10004b9a:	e6d9      	b.n	10004950 <__aeabi_fsub+0x3c>
10004b9c:	4276      	negs	r6, r6
10004b9e:	2d00      	cmp	r5, #0
10004ba0:	d126      	bne.n	10004bf0 <__aeabi_fsub+0x2dc>
10004ba2:	4665      	mov	r5, ip
10004ba4:	2d00      	cmp	r5, #0
10004ba6:	d000      	beq.n	10004baa <__aeabi_fsub+0x296>
10004ba8:	e07d      	b.n	10004ca6 <__aeabi_fsub+0x392>
10004baa:	1c46      	adds	r6, r0, #1
10004bac:	1c3b      	adds	r3, r7, #0
10004bae:	1c04      	adds	r4, r0, #0
10004bb0:	1c15      	adds	r5, r2, #0
10004bb2:	e6cd      	b.n	10004950 <__aeabi_fsub+0x3c>
10004bb4:	4665      	mov	r5, ip
10004bb6:	2d00      	cmp	r5, #0
10004bb8:	d140      	bne.n	10004c3c <__aeabi_fsub+0x328>
10004bba:	2f00      	cmp	r7, #0
10004bbc:	d107      	bne.n	10004bce <__aeabi_fsub+0x2ba>
10004bbe:	2180      	movs	r1, #128	; 0x80
10004bc0:	2200      	movs	r2, #0
10004bc2:	004e      	lsls	r6, r1, #1
10004bc4:	4b1c      	ldr	r3, [pc, #112]	; (10004c38 <__aeabi_fsub+0x324>)
10004bc6:	24ff      	movs	r4, #255	; 0xff
10004bc8:	e6d5      	b.n	10004976 <__aeabi_fsub+0x62>
10004bca:	28ff      	cmp	r0, #255	; 0xff
10004bcc:	d194      	bne.n	10004af8 <__aeabi_fsub+0x1e4>
10004bce:	2080      	movs	r0, #128	; 0x80
10004bd0:	1c3b      	adds	r3, r7, #0
10004bd2:	1c0d      	adds	r5, r1, #0
10004bd4:	0046      	lsls	r6, r0, #1
10004bd6:	24ff      	movs	r4, #255	; 0xff
10004bd8:	e6ba      	b.n	10004950 <__aeabi_fsub+0x3c>
10004bda:	3e01      	subs	r6, #1
10004bdc:	2e00      	cmp	r6, #0
10004bde:	d1f4      	bne.n	10004bca <__aeabi_fsub+0x2b6>
10004be0:	1b3b      	subs	r3, r7, r4
10004be2:	1c0d      	adds	r5, r1, #0
10004be4:	1c04      	adds	r4, r0, #0
10004be6:	e702      	b.n	100049ee <__aeabi_fsub+0xda>
10004be8:	2580      	movs	r5, #128	; 0x80
10004bea:	006e      	lsls	r6, r5, #1
10004bec:	2304      	movs	r3, #4
10004bee:	e6c2      	b.n	10004976 <__aeabi_fsub+0x62>
10004bf0:	28ff      	cmp	r0, #255	; 0xff
10004bf2:	d052      	beq.n	10004c9a <__aeabi_fsub+0x386>
10004bf4:	2480      	movs	r4, #128	; 0x80
10004bf6:	4661      	mov	r1, ip
10004bf8:	04e3      	lsls	r3, r4, #19
10004bfa:	4319      	orrs	r1, r3
10004bfc:	468c      	mov	ip, r1
10004bfe:	2301      	movs	r3, #1
10004c00:	2e1b      	cmp	r6, #27
10004c02:	dc09      	bgt.n	10004c18 <__aeabi_fsub+0x304>
10004c04:	2120      	movs	r1, #32
10004c06:	4664      	mov	r4, ip
10004c08:	40f4      	lsrs	r4, r6
10004c0a:	4665      	mov	r5, ip
10004c0c:	1b8e      	subs	r6, r1, r6
10004c0e:	40b5      	lsls	r5, r6
10004c10:	1c2b      	adds	r3, r5, #0
10004c12:	1e59      	subs	r1, r3, #1
10004c14:	418b      	sbcs	r3, r1
10004c16:	4323      	orrs	r3, r4
10004c18:	19db      	adds	r3, r3, r7
10004c1a:	1c04      	adds	r4, r0, #0
10004c1c:	e6d8      	b.n	100049d0 <__aeabi_fsub+0xbc>
10004c1e:	2f00      	cmp	r7, #0
10004c20:	d01e      	beq.n	10004c60 <__aeabi_fsub+0x34c>
10004c22:	1beb      	subs	r3, r5, r7
10004c24:	0158      	lsls	r0, r3, #5
10004c26:	d54b      	bpl.n	10004cc0 <__aeabi_fsub+0x3ac>
10004c28:	1b7b      	subs	r3, r7, r5
10004c2a:	2601      	movs	r6, #1
10004c2c:	1c0d      	adds	r5, r1, #0
10004c2e:	2400      	movs	r4, #0
10004c30:	e68e      	b.n	10004950 <__aeabi_fsub+0x3c>
10004c32:	46c0      	nop			; (mov r8, r8)
10004c34:	fbffffff 	.word	0xfbffffff
10004c38:	03fffffc 	.word	0x03fffffc
10004c3c:	2f00      	cmp	r7, #0
10004c3e:	d100      	bne.n	10004c42 <__aeabi_fsub+0x32e>
10004c40:	e6fa      	b.n	10004a38 <__aeabi_fsub+0x124>
10004c42:	2080      	movs	r0, #128	; 0x80
10004c44:	08eb      	lsrs	r3, r5, #3
10004c46:	03c4      	lsls	r4, r0, #15
10004c48:	4223      	tst	r3, r4
10004c4a:	d037      	beq.n	10004cbc <__aeabi_fsub+0x3a8>
10004c4c:	08ff      	lsrs	r7, r7, #3
10004c4e:	4227      	tst	r7, r4
10004c50:	d134      	bne.n	10004cbc <__aeabi_fsub+0x3a8>
10004c52:	1c3b      	adds	r3, r7, #0
10004c54:	1c0d      	adds	r5, r1, #0
10004c56:	2280      	movs	r2, #128	; 0x80
10004c58:	00db      	lsls	r3, r3, #3
10004c5a:	0056      	lsls	r6, r2, #1
10004c5c:	24ff      	movs	r4, #255	; 0xff
10004c5e:	e677      	b.n	10004950 <__aeabi_fsub+0x3c>
10004c60:	4663      	mov	r3, ip
10004c62:	1c15      	adds	r5, r2, #0
10004c64:	2601      	movs	r6, #1
10004c66:	2400      	movs	r4, #0
10004c68:	e672      	b.n	10004950 <__aeabi_fsub+0x3c>
10004c6a:	4664      	mov	r4, ip
10004c6c:	2c00      	cmp	r4, #0
10004c6e:	d014      	beq.n	10004c9a <__aeabi_fsub+0x386>
10004c70:	2f00      	cmp	r7, #0
10004c72:	d100      	bne.n	10004c76 <__aeabi_fsub+0x362>
10004c74:	e6e0      	b.n	10004a38 <__aeabi_fsub+0x124>
10004c76:	2380      	movs	r3, #128	; 0x80
10004c78:	08e6      	lsrs	r6, r4, #3
10004c7a:	03d8      	lsls	r0, r3, #15
10004c7c:	1c31      	adds	r1, r6, #0
10004c7e:	4206      	tst	r6, r0
10004c80:	d003      	beq.n	10004c8a <__aeabi_fsub+0x376>
10004c82:	08f9      	lsrs	r1, r7, #3
10004c84:	4201      	tst	r1, r0
10004c86:	d000      	beq.n	10004c8a <__aeabi_fsub+0x376>
10004c88:	1c31      	adds	r1, r6, #0
10004c8a:	1c15      	adds	r5, r2, #0
10004c8c:	2280      	movs	r2, #128	; 0x80
10004c8e:	00cb      	lsls	r3, r1, #3
10004c90:	0056      	lsls	r6, r2, #1
10004c92:	24ff      	movs	r4, #255	; 0xff
10004c94:	e65c      	b.n	10004950 <__aeabi_fsub+0x3c>
10004c96:	28ff      	cmp	r0, #255	; 0xff
10004c98:	d1b1      	bne.n	10004bfe <__aeabi_fsub+0x2ea>
10004c9a:	2080      	movs	r0, #128	; 0x80
10004c9c:	1c3b      	adds	r3, r7, #0
10004c9e:	1c15      	adds	r5, r2, #0
10004ca0:	0046      	lsls	r6, r0, #1
10004ca2:	24ff      	movs	r4, #255	; 0xff
10004ca4:	e654      	b.n	10004950 <__aeabi_fsub+0x3c>
10004ca6:	3e01      	subs	r6, #1
10004ca8:	2e00      	cmp	r6, #0
10004caa:	d1f4      	bne.n	10004c96 <__aeabi_fsub+0x382>
10004cac:	197b      	adds	r3, r7, r5
10004cae:	1c04      	adds	r4, r0, #0
10004cb0:	e68e      	b.n	100049d0 <__aeabi_fsub+0xbc>
10004cb2:	1c3b      	adds	r3, r7, #0
10004cb4:	1c15      	adds	r5, r2, #0
10004cb6:	2601      	movs	r6, #1
10004cb8:	2400      	movs	r4, #0
10004cba:	e649      	b.n	10004950 <__aeabi_fsub+0x3c>
10004cbc:	1c15      	adds	r5, r2, #0
10004cbe:	e7ca      	b.n	10004c56 <__aeabi_fsub+0x342>
10004cc0:	2b00      	cmp	r3, #0
10004cc2:	d100      	bne.n	10004cc6 <__aeabi_fsub+0x3b2>
10004cc4:	e72b      	b.n	10004b1e <__aeabi_fsub+0x20a>
10004cc6:	e7cc      	b.n	10004c62 <__aeabi_fsub+0x34e>

10004cc8 <__aeabi_f2iz>:
10004cc8:	0243      	lsls	r3, r0, #9
10004cca:	0042      	lsls	r2, r0, #1
10004ccc:	0a59      	lsrs	r1, r3, #9
10004cce:	0e13      	lsrs	r3, r2, #24
10004cd0:	0fc2      	lsrs	r2, r0, #31
10004cd2:	2000      	movs	r0, #0
10004cd4:	2b7e      	cmp	r3, #126	; 0x7e
10004cd6:	dd0d      	ble.n	10004cf4 <__aeabi_f2iz+0x2c>
10004cd8:	2b9d      	cmp	r3, #157	; 0x9d
10004cda:	dc0c      	bgt.n	10004cf6 <__aeabi_f2iz+0x2e>
10004cdc:	2080      	movs	r0, #128	; 0x80
10004cde:	0400      	lsls	r0, r0, #16
10004ce0:	4301      	orrs	r1, r0
10004ce2:	2b95      	cmp	r3, #149	; 0x95
10004ce4:	dc0a      	bgt.n	10004cfc <__aeabi_f2iz+0x34>
10004ce6:	2096      	movs	r0, #150	; 0x96
10004ce8:	1ac3      	subs	r3, r0, r3
10004cea:	40d9      	lsrs	r1, r3
10004cec:	4248      	negs	r0, r1
10004cee:	2a00      	cmp	r2, #0
10004cf0:	d100      	bne.n	10004cf4 <__aeabi_f2iz+0x2c>
10004cf2:	1c08      	adds	r0, r1, #0
10004cf4:	4770      	bx	lr
10004cf6:	4903      	ldr	r1, [pc, #12]	; (10004d04 <__aeabi_f2iz+0x3c>)
10004cf8:	1850      	adds	r0, r2, r1
10004cfa:	e7fb      	b.n	10004cf4 <__aeabi_f2iz+0x2c>
10004cfc:	3b96      	subs	r3, #150	; 0x96
10004cfe:	4099      	lsls	r1, r3
10004d00:	e7f4      	b.n	10004cec <__aeabi_f2iz+0x24>
10004d02:	46c0      	nop			; (mov r8, r8)
10004d04:	7fffffff 	.word	0x7fffffff

10004d08 <__aeabi_ui2f>:
10004d08:	b510      	push	{r4, lr}
10004d0a:	1e04      	subs	r4, r0, #0
10004d0c:	d034      	beq.n	10004d78 <__aeabi_ui2f+0x70>
10004d0e:	f001 f9e5 	bl	100060dc <__clzsi2>
10004d12:	239e      	movs	r3, #158	; 0x9e
10004d14:	1a1b      	subs	r3, r3, r0
10004d16:	2b96      	cmp	r3, #150	; 0x96
10004d18:	dc07      	bgt.n	10004d2a <__aeabi_ui2f+0x22>
10004d1a:	3808      	subs	r0, #8
10004d1c:	4084      	lsls	r4, r0
10004d1e:	0264      	lsls	r4, r4, #9
10004d20:	0a61      	lsrs	r1, r4, #9
10004d22:	b2db      	uxtb	r3, r3
10004d24:	05d8      	lsls	r0, r3, #23
10004d26:	4308      	orrs	r0, r1
10004d28:	bd10      	pop	{r4, pc}
10004d2a:	2b99      	cmp	r3, #153	; 0x99
10004d2c:	dd0a      	ble.n	10004d44 <__aeabi_ui2f+0x3c>
10004d2e:	1c02      	adds	r2, r0, #0
10004d30:	321b      	adds	r2, #27
10004d32:	1c21      	adds	r1, r4, #0
10004d34:	4091      	lsls	r1, r2
10004d36:	1c0a      	adds	r2, r1, #0
10004d38:	1e51      	subs	r1, r2, #1
10004d3a:	418a      	sbcs	r2, r1
10004d3c:	2105      	movs	r1, #5
10004d3e:	1a09      	subs	r1, r1, r0
10004d40:	40cc      	lsrs	r4, r1
10004d42:	4314      	orrs	r4, r2
10004d44:	2805      	cmp	r0, #5
10004d46:	dc1a      	bgt.n	10004d7e <__aeabi_ui2f+0x76>
10004d48:	4a18      	ldr	r2, [pc, #96]	; (10004dac <__aeabi_ui2f+0xa4>)
10004d4a:	210f      	movs	r1, #15
10004d4c:	4022      	ands	r2, r4
10004d4e:	400c      	ands	r4, r1
10004d50:	2c04      	cmp	r4, #4
10004d52:	d000      	beq.n	10004d56 <__aeabi_ui2f+0x4e>
10004d54:	3204      	adds	r2, #4
10004d56:	0151      	lsls	r1, r2, #5
10004d58:	d505      	bpl.n	10004d66 <__aeabi_ui2f+0x5e>
10004d5a:	249f      	movs	r4, #159	; 0x9f
10004d5c:	1a23      	subs	r3, r4, r0
10004d5e:	2bff      	cmp	r3, #255	; 0xff
10004d60:	d021      	beq.n	10004da6 <__aeabi_ui2f+0x9e>
10004d62:	4812      	ldr	r0, [pc, #72]	; (10004dac <__aeabi_ui2f+0xa4>)
10004d64:	4002      	ands	r2, r0
10004d66:	1c59      	adds	r1, r3, #1
10004d68:	b2cc      	uxtb	r4, r1
10004d6a:	08d2      	lsrs	r2, r2, #3
10004d6c:	2c01      	cmp	r4, #1
10004d6e:	dd09      	ble.n	10004d84 <__aeabi_ui2f+0x7c>
10004d70:	0250      	lsls	r0, r2, #9
10004d72:	0a41      	lsrs	r1, r0, #9
10004d74:	b2db      	uxtb	r3, r3
10004d76:	e7d5      	b.n	10004d24 <__aeabi_ui2f+0x1c>
10004d78:	2300      	movs	r3, #0
10004d7a:	2100      	movs	r1, #0
10004d7c:	e7d2      	b.n	10004d24 <__aeabi_ui2f+0x1c>
10004d7e:	1f42      	subs	r2, r0, #5
10004d80:	4094      	lsls	r4, r2
10004d82:	e7e1      	b.n	10004d48 <__aeabi_ui2f+0x40>
10004d84:	2a00      	cmp	r2, #0
10004d86:	d00b      	beq.n	10004da0 <__aeabi_ui2f+0x98>
10004d88:	2b00      	cmp	r3, #0
10004d8a:	d006      	beq.n	10004d9a <__aeabi_ui2f+0x92>
10004d8c:	2180      	movs	r1, #128	; 0x80
10004d8e:	03cc      	lsls	r4, r1, #15
10004d90:	4322      	orrs	r2, r4
10004d92:	0252      	lsls	r2, r2, #9
10004d94:	0a51      	lsrs	r1, r2, #9
10004d96:	b2db      	uxtb	r3, r3
10004d98:	e7c4      	b.n	10004d24 <__aeabi_ui2f+0x1c>
10004d9a:	0250      	lsls	r0, r2, #9
10004d9c:	0a41      	lsrs	r1, r0, #9
10004d9e:	e7c1      	b.n	10004d24 <__aeabi_ui2f+0x1c>
10004da0:	b2db      	uxtb	r3, r3
10004da2:	2100      	movs	r1, #0
10004da4:	e7be      	b.n	10004d24 <__aeabi_ui2f+0x1c>
10004da6:	23ff      	movs	r3, #255	; 0xff
10004da8:	2100      	movs	r1, #0
10004daa:	e7bb      	b.n	10004d24 <__aeabi_ui2f+0x1c>
10004dac:	fbffffff 	.word	0xfbffffff

10004db0 <__aeabi_ddiv>:
10004db0:	b5f0      	push	{r4, r5, r6, r7, lr}
10004db2:	464d      	mov	r5, r9
10004db4:	4644      	mov	r4, r8
10004db6:	465f      	mov	r7, fp
10004db8:	4656      	mov	r6, sl
10004dba:	b4f0      	push	{r4, r5, r6, r7}
10004dbc:	1c1d      	adds	r5, r3, #0
10004dbe:	004b      	lsls	r3, r1, #1
10004dc0:	1c14      	adds	r4, r2, #0
10004dc2:	030e      	lsls	r6, r1, #12
10004dc4:	0d5b      	lsrs	r3, r3, #21
10004dc6:	0fca      	lsrs	r2, r1, #31
10004dc8:	b087      	sub	sp, #28
10004dca:	1c07      	adds	r7, r0, #0
10004dcc:	0b36      	lsrs	r6, r6, #12
10004dce:	4698      	mov	r8, r3
10004dd0:	4691      	mov	r9, r2
10004dd2:	2b00      	cmp	r3, #0
10004dd4:	d11d      	bne.n	10004e12 <__aeabi_ddiv+0x62>
10004dd6:	1c32      	adds	r2, r6, #0
10004dd8:	4302      	orrs	r2, r0
10004dda:	d100      	bne.n	10004dde <__aeabi_ddiv+0x2e>
10004ddc:	e181      	b.n	100050e2 <__aeabi_ddiv+0x332>
10004dde:	2e00      	cmp	r6, #0
10004de0:	d100      	bne.n	10004de4 <__aeabi_ddiv+0x34>
10004de2:	e204      	b.n	100051ee <__aeabi_ddiv+0x43e>
10004de4:	1c30      	adds	r0, r6, #0
10004de6:	f001 f979 	bl	100060dc <__clzsi2>
10004dea:	2827      	cmp	r0, #39	; 0x27
10004dec:	dd00      	ble.n	10004df0 <__aeabi_ddiv+0x40>
10004dee:	e1f8      	b.n	100051e2 <__aeabi_ddiv+0x432>
10004df0:	2128      	movs	r1, #40	; 0x28
10004df2:	1c03      	adds	r3, r0, #0
10004df4:	3b08      	subs	r3, #8
10004df6:	1a0a      	subs	r2, r1, r0
10004df8:	1c39      	adds	r1, r7, #0
10004dfa:	409e      	lsls	r6, r3
10004dfc:	40d1      	lsrs	r1, r2
10004dfe:	430e      	orrs	r6, r1
10004e00:	409f      	lsls	r7, r3
10004e02:	4bc1      	ldr	r3, [pc, #772]	; (10005108 <__aeabi_ddiv+0x358>)
10004e04:	2100      	movs	r1, #0
10004e06:	1a18      	subs	r0, r3, r0
10004e08:	2200      	movs	r2, #0
10004e0a:	4680      	mov	r8, r0
10004e0c:	468a      	mov	sl, r1
10004e0e:	9200      	str	r2, [sp, #0]
10004e10:	e00f      	b.n	10004e32 <__aeabi_ddiv+0x82>
10004e12:	48be      	ldr	r0, [pc, #760]	; (1000510c <__aeabi_ddiv+0x35c>)
10004e14:	4283      	cmp	r3, r0
10004e16:	d031      	beq.n	10004e7c <__aeabi_ddiv+0xcc>
10004e18:	2180      	movs	r1, #128	; 0x80
10004e1a:	034b      	lsls	r3, r1, #13
10004e1c:	431e      	orrs	r6, r3
10004e1e:	48bc      	ldr	r0, [pc, #752]	; (10005110 <__aeabi_ddiv+0x360>)
10004e20:	0f7a      	lsrs	r2, r7, #29
10004e22:	00f6      	lsls	r6, r6, #3
10004e24:	2100      	movs	r1, #0
10004e26:	2300      	movs	r3, #0
10004e28:	4316      	orrs	r6, r2
10004e2a:	00ff      	lsls	r7, r7, #3
10004e2c:	4480      	add	r8, r0
10004e2e:	468a      	mov	sl, r1
10004e30:	9300      	str	r3, [sp, #0]
10004e32:	1c29      	adds	r1, r5, #0
10004e34:	1c20      	adds	r0, r4, #0
10004e36:	1c25      	adds	r5, r4, #0
10004e38:	004a      	lsls	r2, r1, #1
10004e3a:	030c      	lsls	r4, r1, #12
10004e3c:	0fcb      	lsrs	r3, r1, #31
10004e3e:	0b24      	lsrs	r4, r4, #12
10004e40:	0d52      	lsrs	r2, r2, #21
10004e42:	469b      	mov	fp, r3
10004e44:	d125      	bne.n	10004e92 <__aeabi_ddiv+0xe2>
10004e46:	1c21      	adds	r1, r4, #0
10004e48:	4301      	orrs	r1, r0
10004e4a:	d100      	bne.n	10004e4e <__aeabi_ddiv+0x9e>
10004e4c:	e150      	b.n	100050f0 <__aeabi_ddiv+0x340>
10004e4e:	2c00      	cmp	r4, #0
10004e50:	d100      	bne.n	10004e54 <__aeabi_ddiv+0xa4>
10004e52:	e1c2      	b.n	100051da <__aeabi_ddiv+0x42a>
10004e54:	1c20      	adds	r0, r4, #0
10004e56:	f001 f941 	bl	100060dc <__clzsi2>
10004e5a:	2827      	cmp	r0, #39	; 0x27
10004e5c:	dd00      	ble.n	10004e60 <__aeabi_ddiv+0xb0>
10004e5e:	e1b6      	b.n	100051ce <__aeabi_ddiv+0x41e>
10004e60:	1c03      	adds	r3, r0, #0
10004e62:	2228      	movs	r2, #40	; 0x28
10004e64:	3b08      	subs	r3, #8
10004e66:	1c29      	adds	r1, r5, #0
10004e68:	1a12      	subs	r2, r2, r0
10004e6a:	409c      	lsls	r4, r3
10004e6c:	40d1      	lsrs	r1, r2
10004e6e:	430c      	orrs	r4, r1
10004e70:	409d      	lsls	r5, r3
10004e72:	4ba5      	ldr	r3, [pc, #660]	; (10005108 <__aeabi_ddiv+0x358>)
10004e74:	1a1a      	subs	r2, r3, r0
10004e76:	2000      	movs	r0, #0
10004e78:	9002      	str	r0, [sp, #8]
10004e7a:	e019      	b.n	10004eb0 <__aeabi_ddiv+0x100>
10004e7c:	1c32      	adds	r2, r6, #0
10004e7e:	433a      	orrs	r2, r7
10004e80:	d000      	beq.n	10004e84 <__aeabi_ddiv+0xd4>
10004e82:	e129      	b.n	100050d8 <__aeabi_ddiv+0x328>
10004e84:	2708      	movs	r7, #8
10004e86:	2302      	movs	r3, #2
10004e88:	46ba      	mov	sl, r7
10004e8a:	2600      	movs	r6, #0
10004e8c:	2700      	movs	r7, #0
10004e8e:	9300      	str	r3, [sp, #0]
10004e90:	e7cf      	b.n	10004e32 <__aeabi_ddiv+0x82>
10004e92:	489e      	ldr	r0, [pc, #632]	; (1000510c <__aeabi_ddiv+0x35c>)
10004e94:	4282      	cmp	r2, r0
10004e96:	d100      	bne.n	10004e9a <__aeabi_ddiv+0xea>
10004e98:	e113      	b.n	100050c2 <__aeabi_ddiv+0x312>
10004e9a:	2180      	movs	r1, #128	; 0x80
10004e9c:	034b      	lsls	r3, r1, #13
10004e9e:	431c      	orrs	r4, r3
10004ea0:	499b      	ldr	r1, [pc, #620]	; (10005110 <__aeabi_ddiv+0x360>)
10004ea2:	0f68      	lsrs	r0, r5, #29
10004ea4:	00e4      	lsls	r4, r4, #3
10004ea6:	2300      	movs	r3, #0
10004ea8:	4304      	orrs	r4, r0
10004eaa:	00ed      	lsls	r5, r5, #3
10004eac:	1852      	adds	r2, r2, r1
10004eae:	9302      	str	r3, [sp, #8]
10004eb0:	4648      	mov	r0, r9
10004eb2:	465b      	mov	r3, fp
10004eb4:	4043      	eors	r3, r0
10004eb6:	9802      	ldr	r0, [sp, #8]
10004eb8:	4651      	mov	r1, sl
10004eba:	9301      	str	r3, [sp, #4]
10004ebc:	4301      	orrs	r1, r0
10004ebe:	290f      	cmp	r1, #15
10004ec0:	d800      	bhi.n	10004ec4 <__aeabi_ddiv+0x114>
10004ec2:	e0df      	b.n	10005084 <__aeabi_ddiv+0x2d4>
10004ec4:	4643      	mov	r3, r8
10004ec6:	1a9a      	subs	r2, r3, r2
10004ec8:	9204      	str	r2, [sp, #16]
10004eca:	42a6      	cmp	r6, r4
10004ecc:	d800      	bhi.n	10004ed0 <__aeabi_ddiv+0x120>
10004ece:	e16e      	b.n	100051ae <__aeabi_ddiv+0x3fe>
10004ed0:	0871      	lsrs	r1, r6, #1
10004ed2:	087b      	lsrs	r3, r7, #1
10004ed4:	07f6      	lsls	r6, r6, #31
10004ed6:	4333      	orrs	r3, r6
10004ed8:	07fa      	lsls	r2, r7, #31
10004eda:	4689      	mov	r9, r1
10004edc:	4698      	mov	r8, r3
10004ede:	9202      	str	r2, [sp, #8]
10004ee0:	0e28      	lsrs	r0, r5, #24
10004ee2:	0224      	lsls	r4, r4, #8
10004ee4:	4304      	orrs	r4, r0
10004ee6:	022d      	lsls	r5, r5, #8
10004ee8:	0427      	lsls	r7, r4, #16
10004eea:	0c39      	lsrs	r1, r7, #16
10004eec:	46ab      	mov	fp, r5
10004eee:	0c25      	lsrs	r5, r4, #16
10004ef0:	9100      	str	r1, [sp, #0]
10004ef2:	4648      	mov	r0, r9
10004ef4:	1c29      	adds	r1, r5, #0
10004ef6:	f7ff f927 	bl	10004148 <__aeabi_uidiv>
10004efa:	9f00      	ldr	r7, [sp, #0]
10004efc:	1c06      	adds	r6, r0, #0
10004efe:	4347      	muls	r7, r0
10004f00:	1c29      	adds	r1, r5, #0
10004f02:	4648      	mov	r0, r9
10004f04:	f7ff f964 	bl	100041d0 <__aeabi_uidivmod>
10004f08:	4643      	mov	r3, r8
10004f0a:	0408      	lsls	r0, r1, #16
10004f0c:	0c1a      	lsrs	r2, r3, #16
10004f0e:	4310      	orrs	r0, r2
10004f10:	4287      	cmp	r7, r0
10004f12:	d907      	bls.n	10004f24 <__aeabi_ddiv+0x174>
10004f14:	1900      	adds	r0, r0, r4
10004f16:	3e01      	subs	r6, #1
10004f18:	4284      	cmp	r4, r0
10004f1a:	d803      	bhi.n	10004f24 <__aeabi_ddiv+0x174>
10004f1c:	4287      	cmp	r7, r0
10004f1e:	d901      	bls.n	10004f24 <__aeabi_ddiv+0x174>
10004f20:	3e01      	subs	r6, #1
10004f22:	1900      	adds	r0, r0, r4
10004f24:	1bc1      	subs	r1, r0, r7
10004f26:	468a      	mov	sl, r1
10004f28:	1c08      	adds	r0, r1, #0
10004f2a:	1c29      	adds	r1, r5, #0
10004f2c:	f7ff f90c 	bl	10004148 <__aeabi_uidiv>
10004f30:	9b00      	ldr	r3, [sp, #0]
10004f32:	1c07      	adds	r7, r0, #0
10004f34:	4343      	muls	r3, r0
10004f36:	1c29      	adds	r1, r5, #0
10004f38:	4650      	mov	r0, sl
10004f3a:	4699      	mov	r9, r3
10004f3c:	f7ff f948 	bl	100041d0 <__aeabi_uidivmod>
10004f40:	4642      	mov	r2, r8
10004f42:	0410      	lsls	r0, r2, #16
10004f44:	040b      	lsls	r3, r1, #16
10004f46:	0c01      	lsrs	r1, r0, #16
10004f48:	430b      	orrs	r3, r1
10004f4a:	4599      	cmp	r9, r3
10004f4c:	d904      	bls.n	10004f58 <__aeabi_ddiv+0x1a8>
10004f4e:	191b      	adds	r3, r3, r4
10004f50:	3f01      	subs	r7, #1
10004f52:	429c      	cmp	r4, r3
10004f54:	d800      	bhi.n	10004f58 <__aeabi_ddiv+0x1a8>
10004f56:	e164      	b.n	10005222 <__aeabi_ddiv+0x472>
10004f58:	0436      	lsls	r6, r6, #16
10004f5a:	433e      	orrs	r6, r7
10004f5c:	465f      	mov	r7, fp
10004f5e:	464a      	mov	r2, r9
10004f60:	0c39      	lsrs	r1, r7, #16
10004f62:	4689      	mov	r9, r1
10004f64:	1a9b      	subs	r3, r3, r2
10004f66:	4659      	mov	r1, fp
10004f68:	0432      	lsls	r2, r6, #16
10004f6a:	0c17      	lsrs	r7, r2, #16
10004f6c:	040a      	lsls	r2, r1, #16
10004f6e:	4649      	mov	r1, r9
10004f70:	4379      	muls	r1, r7
10004f72:	0c12      	lsrs	r2, r2, #16
10004f74:	9203      	str	r2, [sp, #12]
10004f76:	468c      	mov	ip, r1
10004f78:	9903      	ldr	r1, [sp, #12]
10004f7a:	0c30      	lsrs	r0, r6, #16
10004f7c:	437a      	muls	r2, r7
10004f7e:	4341      	muls	r1, r0
10004f80:	464f      	mov	r7, r9
10004f82:	4378      	muls	r0, r7
10004f84:	448c      	add	ip, r1
10004f86:	0c17      	lsrs	r7, r2, #16
10004f88:	4467      	add	r7, ip
10004f8a:	42b9      	cmp	r1, r7
10004f8c:	d902      	bls.n	10004f94 <__aeabi_ddiv+0x1e4>
10004f8e:	2180      	movs	r1, #128	; 0x80
10004f90:	0249      	lsls	r1, r1, #9
10004f92:	1840      	adds	r0, r0, r1
10004f94:	0c39      	lsrs	r1, r7, #16
10004f96:	0412      	lsls	r2, r2, #16
10004f98:	1840      	adds	r0, r0, r1
10004f9a:	043f      	lsls	r7, r7, #16
10004f9c:	0c11      	lsrs	r1, r2, #16
10004f9e:	187f      	adds	r7, r7, r1
10004fa0:	4283      	cmp	r3, r0
10004fa2:	d200      	bcs.n	10004fa6 <__aeabi_ddiv+0x1f6>
10004fa4:	e127      	b.n	100051f6 <__aeabi_ddiv+0x446>
10004fa6:	d100      	bne.n	10004faa <__aeabi_ddiv+0x1fa>
10004fa8:	e141      	b.n	1000522e <__aeabi_ddiv+0x47e>
10004faa:	9902      	ldr	r1, [sp, #8]
10004fac:	1a1b      	subs	r3, r3, r0
10004fae:	1bcf      	subs	r7, r1, r7
10004fb0:	42b9      	cmp	r1, r7
10004fb2:	4180      	sbcs	r0, r0
10004fb4:	4241      	negs	r1, r0
10004fb6:	1a5a      	subs	r2, r3, r1
10004fb8:	4690      	mov	r8, r2
10004fba:	42a2      	cmp	r2, r4
10004fbc:	d100      	bne.n	10004fc0 <__aeabi_ddiv+0x210>
10004fbe:	e15f      	b.n	10005280 <__aeabi_ddiv+0x4d0>
10004fc0:	1c10      	adds	r0, r2, #0
10004fc2:	1c29      	adds	r1, r5, #0
10004fc4:	f7ff f8c0 	bl	10004148 <__aeabi_uidiv>
10004fc8:	9b00      	ldr	r3, [sp, #0]
10004fca:	9002      	str	r0, [sp, #8]
10004fcc:	4343      	muls	r3, r0
10004fce:	1c29      	adds	r1, r5, #0
10004fd0:	4640      	mov	r0, r8
10004fd2:	469a      	mov	sl, r3
10004fd4:	f7ff f8fc 	bl	100041d0 <__aeabi_uidivmod>
10004fd8:	0c38      	lsrs	r0, r7, #16
10004fda:	0409      	lsls	r1, r1, #16
10004fdc:	4301      	orrs	r1, r0
10004fde:	458a      	cmp	sl, r1
10004fe0:	d90a      	bls.n	10004ff8 <__aeabi_ddiv+0x248>
10004fe2:	9a02      	ldr	r2, [sp, #8]
10004fe4:	1909      	adds	r1, r1, r4
10004fe6:	3a01      	subs	r2, #1
10004fe8:	9202      	str	r2, [sp, #8]
10004fea:	428c      	cmp	r4, r1
10004fec:	d804      	bhi.n	10004ff8 <__aeabi_ddiv+0x248>
10004fee:	458a      	cmp	sl, r1
10004ff0:	d902      	bls.n	10004ff8 <__aeabi_ddiv+0x248>
10004ff2:	3a01      	subs	r2, #1
10004ff4:	9202      	str	r2, [sp, #8]
10004ff6:	1909      	adds	r1, r1, r4
10004ff8:	4653      	mov	r3, sl
10004ffa:	1ac8      	subs	r0, r1, r3
10004ffc:	1c29      	adds	r1, r5, #0
10004ffe:	9005      	str	r0, [sp, #20]
10005000:	f7ff f8a2 	bl	10004148 <__aeabi_uidiv>
10005004:	9a00      	ldr	r2, [sp, #0]
10005006:	1c29      	adds	r1, r5, #0
10005008:	4342      	muls	r2, r0
1000500a:	4680      	mov	r8, r0
1000500c:	9805      	ldr	r0, [sp, #20]
1000500e:	4692      	mov	sl, r2
10005010:	f7ff f8de 	bl	100041d0 <__aeabi_uidivmod>
10005014:	043f      	lsls	r7, r7, #16
10005016:	040d      	lsls	r5, r1, #16
10005018:	0c3a      	lsrs	r2, r7, #16
1000501a:	432a      	orrs	r2, r5
1000501c:	4592      	cmp	sl, r2
1000501e:	d909      	bls.n	10005034 <__aeabi_ddiv+0x284>
10005020:	2101      	movs	r1, #1
10005022:	424b      	negs	r3, r1
10005024:	1912      	adds	r2, r2, r4
10005026:	4498      	add	r8, r3
10005028:	4294      	cmp	r4, r2
1000502a:	d803      	bhi.n	10005034 <__aeabi_ddiv+0x284>
1000502c:	4592      	cmp	sl, r2
1000502e:	d901      	bls.n	10005034 <__aeabi_ddiv+0x284>
10005030:	4498      	add	r8, r3
10005032:	1912      	adds	r2, r2, r4
10005034:	9d02      	ldr	r5, [sp, #8]
10005036:	4643      	mov	r3, r8
10005038:	042f      	lsls	r7, r5, #16
1000503a:	431f      	orrs	r7, r3
1000503c:	4650      	mov	r0, sl
1000503e:	1a11      	subs	r1, r2, r0
10005040:	0438      	lsls	r0, r7, #16
10005042:	0c03      	lsrs	r3, r0, #16
10005044:	464d      	mov	r5, r9
10005046:	435d      	muls	r5, r3
10005048:	9803      	ldr	r0, [sp, #12]
1000504a:	46ac      	mov	ip, r5
1000504c:	9d03      	ldr	r5, [sp, #12]
1000504e:	0c3a      	lsrs	r2, r7, #16
10005050:	4358      	muls	r0, r3
10005052:	4355      	muls	r5, r2
10005054:	464b      	mov	r3, r9
10005056:	435a      	muls	r2, r3
10005058:	44ac      	add	ip, r5
1000505a:	0c03      	lsrs	r3, r0, #16
1000505c:	4463      	add	r3, ip
1000505e:	429d      	cmp	r5, r3
10005060:	d902      	bls.n	10005068 <__aeabi_ddiv+0x2b8>
10005062:	2580      	movs	r5, #128	; 0x80
10005064:	026d      	lsls	r5, r5, #9
10005066:	1952      	adds	r2, r2, r5
10005068:	0c1d      	lsrs	r5, r3, #16
1000506a:	0400      	lsls	r0, r0, #16
1000506c:	1952      	adds	r2, r2, r5
1000506e:	041b      	lsls	r3, r3, #16
10005070:	0c05      	lsrs	r5, r0, #16
10005072:	195b      	adds	r3, r3, r5
10005074:	4291      	cmp	r1, r2
10005076:	d200      	bcs.n	1000507a <__aeabi_ddiv+0x2ca>
10005078:	e0e6      	b.n	10005248 <__aeabi_ddiv+0x498>
1000507a:	d100      	bne.n	1000507e <__aeabi_ddiv+0x2ce>
1000507c:	e13d      	b.n	100052fa <__aeabi_ddiv+0x54a>
1000507e:	2201      	movs	r2, #1
10005080:	4317      	orrs	r7, r2
10005082:	e05a      	b.n	1000513a <__aeabi_ddiv+0x38a>
10005084:	0089      	lsls	r1, r1, #2
10005086:	4823      	ldr	r0, [pc, #140]	; (10005114 <__aeabi_ddiv+0x364>)
10005088:	468c      	mov	ip, r1
1000508a:	4460      	add	r0, ip
1000508c:	6801      	ldr	r1, [r0, #0]
1000508e:	468f      	mov	pc, r1
10005090:	9b01      	ldr	r3, [sp, #4]
10005092:	4a1e      	ldr	r2, [pc, #120]	; (1000510c <__aeabi_ddiv+0x35c>)
10005094:	2600      	movs	r6, #0
10005096:	2700      	movs	r7, #0
10005098:	2000      	movs	r0, #0
1000509a:	2100      	movs	r1, #0
1000509c:	1c38      	adds	r0, r7, #0
1000509e:	0d0f      	lsrs	r7, r1, #20
100050a0:	053c      	lsls	r4, r7, #20
100050a2:	4d1d      	ldr	r5, [pc, #116]	; (10005118 <__aeabi_ddiv+0x368>)
100050a4:	4334      	orrs	r4, r6
100050a6:	0512      	lsls	r2, r2, #20
100050a8:	4025      	ands	r5, r4
100050aa:	4315      	orrs	r5, r2
100050ac:	006e      	lsls	r6, r5, #1
100050ae:	07db      	lsls	r3, r3, #31
100050b0:	0871      	lsrs	r1, r6, #1
100050b2:	4319      	orrs	r1, r3
100050b4:	b007      	add	sp, #28
100050b6:	bc3c      	pop	{r2, r3, r4, r5}
100050b8:	4690      	mov	r8, r2
100050ba:	4699      	mov	r9, r3
100050bc:	46a2      	mov	sl, r4
100050be:	46ab      	mov	fp, r5
100050c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
100050c2:	1c21      	adds	r1, r4, #0
100050c4:	2003      	movs	r0, #3
100050c6:	4329      	orrs	r1, r5
100050c8:	9002      	str	r0, [sp, #8]
100050ca:	d000      	beq.n	100050ce <__aeabi_ddiv+0x31e>
100050cc:	e6f0      	b.n	10004eb0 <__aeabi_ddiv+0x100>
100050ce:	2302      	movs	r3, #2
100050d0:	2400      	movs	r4, #0
100050d2:	2500      	movs	r5, #0
100050d4:	9302      	str	r3, [sp, #8]
100050d6:	e6eb      	b.n	10004eb0 <__aeabi_ddiv+0x100>
100050d8:	200c      	movs	r0, #12
100050da:	2103      	movs	r1, #3
100050dc:	4682      	mov	sl, r0
100050de:	9100      	str	r1, [sp, #0]
100050e0:	e6a7      	b.n	10004e32 <__aeabi_ddiv+0x82>
100050e2:	2704      	movs	r7, #4
100050e4:	2301      	movs	r3, #1
100050e6:	46ba      	mov	sl, r7
100050e8:	2600      	movs	r6, #0
100050ea:	2700      	movs	r7, #0
100050ec:	9300      	str	r3, [sp, #0]
100050ee:	e6a0      	b.n	10004e32 <__aeabi_ddiv+0x82>
100050f0:	2101      	movs	r1, #1
100050f2:	2400      	movs	r4, #0
100050f4:	2500      	movs	r5, #0
100050f6:	9102      	str	r1, [sp, #8]
100050f8:	e6da      	b.n	10004eb0 <__aeabi_ddiv+0x100>
100050fa:	2701      	movs	r7, #1
100050fc:	2300      	movs	r3, #0
100050fe:	4e07      	ldr	r6, [pc, #28]	; (1000511c <__aeabi_ddiv+0x36c>)
10005100:	427f      	negs	r7, r7
10005102:	4a02      	ldr	r2, [pc, #8]	; (1000510c <__aeabi_ddiv+0x35c>)
10005104:	e7c8      	b.n	10005098 <__aeabi_ddiv+0x2e8>
10005106:	46c0      	nop			; (mov r8, r8)
10005108:	fffffc0d 	.word	0xfffffc0d
1000510c:	000007ff 	.word	0x000007ff
10005110:	fffffc01 	.word	0xfffffc01
10005114:	10006470 	.word	0x10006470
10005118:	800fffff 	.word	0x800fffff
1000511c:	000fffff 	.word	0x000fffff
10005120:	1c2f      	adds	r7, r5, #0
10005122:	465a      	mov	r2, fp
10005124:	9d02      	ldr	r5, [sp, #8]
10005126:	1c26      	adds	r6, r4, #0
10005128:	9201      	str	r2, [sp, #4]
1000512a:	2d02      	cmp	r5, #2
1000512c:	d0b0      	beq.n	10005090 <__aeabi_ddiv+0x2e0>
1000512e:	2d03      	cmp	r5, #3
10005130:	d100      	bne.n	10005134 <__aeabi_ddiv+0x384>
10005132:	e101      	b.n	10005338 <__aeabi_ddiv+0x588>
10005134:	2d01      	cmp	r5, #1
10005136:	d100      	bne.n	1000513a <__aeabi_ddiv+0x38a>
10005138:	e09c      	b.n	10005274 <__aeabi_ddiv+0x4c4>
1000513a:	9b04      	ldr	r3, [sp, #16]
1000513c:	4882      	ldr	r0, [pc, #520]	; (10005348 <__aeabi_ddiv+0x598>)
1000513e:	181a      	adds	r2, r3, r0
10005140:	2a00      	cmp	r2, #0
10005142:	dc00      	bgt.n	10005146 <__aeabi_ddiv+0x396>
10005144:	e08c      	b.n	10005260 <__aeabi_ddiv+0x4b0>
10005146:	240f      	movs	r4, #15
10005148:	403c      	ands	r4, r7
1000514a:	2c04      	cmp	r4, #4
1000514c:	d005      	beq.n	1000515a <__aeabi_ddiv+0x3aa>
1000514e:	1d3b      	adds	r3, r7, #4
10005150:	42bb      	cmp	r3, r7
10005152:	41bf      	sbcs	r7, r7
10005154:	427d      	negs	r5, r7
10005156:	1976      	adds	r6, r6, r5
10005158:	1c1f      	adds	r7, r3, #0
1000515a:	01f1      	lsls	r1, r6, #7
1000515c:	d505      	bpl.n	1000516a <__aeabi_ddiv+0x3ba>
1000515e:	4a7b      	ldr	r2, [pc, #492]	; (1000534c <__aeabi_ddiv+0x59c>)
10005160:	9904      	ldr	r1, [sp, #16]
10005162:	2080      	movs	r0, #128	; 0x80
10005164:	00c4      	lsls	r4, r0, #3
10005166:	4016      	ands	r6, r2
10005168:	190a      	adds	r2, r1, r4
1000516a:	4b79      	ldr	r3, [pc, #484]	; (10005350 <__aeabi_ddiv+0x5a0>)
1000516c:	429a      	cmp	r2, r3
1000516e:	dd00      	ble.n	10005172 <__aeabi_ddiv+0x3c2>
10005170:	e78e      	b.n	10005090 <__aeabi_ddiv+0x2e0>
10005172:	0775      	lsls	r5, r6, #29
10005174:	08ff      	lsrs	r7, r7, #3
10005176:	0276      	lsls	r6, r6, #9
10005178:	0551      	lsls	r1, r2, #21
1000517a:	432f      	orrs	r7, r5
1000517c:	0b36      	lsrs	r6, r6, #12
1000517e:	0d4a      	lsrs	r2, r1, #21
10005180:	9b01      	ldr	r3, [sp, #4]
10005182:	e789      	b.n	10005098 <__aeabi_ddiv+0x2e8>
10005184:	2200      	movs	r2, #0
10005186:	2600      	movs	r6, #0
10005188:	2700      	movs	r7, #0
1000518a:	e785      	b.n	10005098 <__aeabi_ddiv+0x2e8>
1000518c:	2080      	movs	r0, #128	; 0x80
1000518e:	0301      	lsls	r1, r0, #12
10005190:	420e      	tst	r6, r1
10005192:	d016      	beq.n	100051c2 <__aeabi_ddiv+0x412>
10005194:	420c      	tst	r4, r1
10005196:	d114      	bne.n	100051c2 <__aeabi_ddiv+0x412>
10005198:	430c      	orrs	r4, r1
1000519a:	0326      	lsls	r6, r4, #12
1000519c:	0b36      	lsrs	r6, r6, #12
1000519e:	465b      	mov	r3, fp
100051a0:	1c2f      	adds	r7, r5, #0
100051a2:	4a6c      	ldr	r2, [pc, #432]	; (10005354 <__aeabi_ddiv+0x5a4>)
100051a4:	e778      	b.n	10005098 <__aeabi_ddiv+0x2e8>
100051a6:	464c      	mov	r4, r9
100051a8:	9401      	str	r4, [sp, #4]
100051aa:	9d00      	ldr	r5, [sp, #0]
100051ac:	e7bd      	b.n	1000512a <__aeabi_ddiv+0x37a>
100051ae:	42a6      	cmp	r6, r4
100051b0:	d043      	beq.n	1000523a <__aeabi_ddiv+0x48a>
100051b2:	9804      	ldr	r0, [sp, #16]
100051b4:	46b8      	mov	r8, r7
100051b6:	3801      	subs	r0, #1
100051b8:	2700      	movs	r7, #0
100051ba:	9004      	str	r0, [sp, #16]
100051bc:	46b1      	mov	r9, r6
100051be:	9702      	str	r7, [sp, #8]
100051c0:	e68e      	b.n	10004ee0 <__aeabi_ddiv+0x130>
100051c2:	430e      	orrs	r6, r1
100051c4:	0333      	lsls	r3, r6, #12
100051c6:	0b1e      	lsrs	r6, r3, #12
100051c8:	4a62      	ldr	r2, [pc, #392]	; (10005354 <__aeabi_ddiv+0x5a4>)
100051ca:	464b      	mov	r3, r9
100051cc:	e764      	b.n	10005098 <__aeabi_ddiv+0x2e8>
100051ce:	1c04      	adds	r4, r0, #0
100051d0:	3c28      	subs	r4, #40	; 0x28
100051d2:	40a5      	lsls	r5, r4
100051d4:	1c2c      	adds	r4, r5, #0
100051d6:	2500      	movs	r5, #0
100051d8:	e64b      	b.n	10004e72 <__aeabi_ddiv+0xc2>
100051da:	f000 ff7f 	bl	100060dc <__clzsi2>
100051de:	3020      	adds	r0, #32
100051e0:	e63b      	b.n	10004e5a <__aeabi_ddiv+0xaa>
100051e2:	1c06      	adds	r6, r0, #0
100051e4:	3e28      	subs	r6, #40	; 0x28
100051e6:	40b7      	lsls	r7, r6
100051e8:	1c3e      	adds	r6, r7, #0
100051ea:	2700      	movs	r7, #0
100051ec:	e609      	b.n	10004e02 <__aeabi_ddiv+0x52>
100051ee:	f000 ff75 	bl	100060dc <__clzsi2>
100051f2:	3020      	adds	r0, #32
100051f4:	e5f9      	b.n	10004dea <__aeabi_ddiv+0x3a>
100051f6:	9a02      	ldr	r2, [sp, #8]
100051f8:	3e01      	subs	r6, #1
100051fa:	1c11      	adds	r1, r2, #0
100051fc:	4459      	add	r1, fp
100051fe:	4559      	cmp	r1, fp
10005200:	4192      	sbcs	r2, r2
10005202:	4252      	negs	r2, r2
10005204:	1912      	adds	r2, r2, r4
10005206:	18d3      	adds	r3, r2, r3
10005208:	429c      	cmp	r4, r3
1000520a:	d204      	bcs.n	10005216 <__aeabi_ddiv+0x466>
1000520c:	4298      	cmp	r0, r3
1000520e:	d86b      	bhi.n	100052e8 <__aeabi_ddiv+0x538>
10005210:	d016      	beq.n	10005240 <__aeabi_ddiv+0x490>
10005212:	1a1b      	subs	r3, r3, r0
10005214:	e6cb      	b.n	10004fae <__aeabi_ddiv+0x1fe>
10005216:	42a3      	cmp	r3, r4
10005218:	d1fb      	bne.n	10005212 <__aeabi_ddiv+0x462>
1000521a:	458b      	cmp	fp, r1
1000521c:	d9f6      	bls.n	1000520c <__aeabi_ddiv+0x45c>
1000521e:	1a23      	subs	r3, r4, r0
10005220:	e6c5      	b.n	10004fae <__aeabi_ddiv+0x1fe>
10005222:	4599      	cmp	r9, r3
10005224:	d800      	bhi.n	10005228 <__aeabi_ddiv+0x478>
10005226:	e697      	b.n	10004f58 <__aeabi_ddiv+0x1a8>
10005228:	3f01      	subs	r7, #1
1000522a:	191b      	adds	r3, r3, r4
1000522c:	e694      	b.n	10004f58 <__aeabi_ddiv+0x1a8>
1000522e:	9a02      	ldr	r2, [sp, #8]
10005230:	42ba      	cmp	r2, r7
10005232:	d3e0      	bcc.n	100051f6 <__aeabi_ddiv+0x446>
10005234:	9902      	ldr	r1, [sp, #8]
10005236:	2300      	movs	r3, #0
10005238:	e6b9      	b.n	10004fae <__aeabi_ddiv+0x1fe>
1000523a:	42af      	cmp	r7, r5
1000523c:	d9b9      	bls.n	100051b2 <__aeabi_ddiv+0x402>
1000523e:	e647      	b.n	10004ed0 <__aeabi_ddiv+0x120>
10005240:	428f      	cmp	r7, r1
10005242:	d851      	bhi.n	100052e8 <__aeabi_ddiv+0x538>
10005244:	2300      	movs	r3, #0
10005246:	e6b2      	b.n	10004fae <__aeabi_ddiv+0x1fe>
10005248:	1909      	adds	r1, r1, r4
1000524a:	3f01      	subs	r7, #1
1000524c:	4658      	mov	r0, fp
1000524e:	428c      	cmp	r4, r1
10005250:	d919      	bls.n	10005286 <__aeabi_ddiv+0x4d6>
10005252:	4291      	cmp	r1, r2
10005254:	d000      	beq.n	10005258 <__aeabi_ddiv+0x4a8>
10005256:	e712      	b.n	1000507e <__aeabi_ddiv+0x2ce>
10005258:	4298      	cmp	r0, r3
1000525a:	d000      	beq.n	1000525e <__aeabi_ddiv+0x4ae>
1000525c:	e70f      	b.n	1000507e <__aeabi_ddiv+0x2ce>
1000525e:	e76c      	b.n	1000513a <__aeabi_ddiv+0x38a>
10005260:	4c3d      	ldr	r4, [pc, #244]	; (10005358 <__aeabi_ddiv+0x5a8>)
10005262:	9d04      	ldr	r5, [sp, #16]
10005264:	1b63      	subs	r3, r4, r5
10005266:	2b38      	cmp	r3, #56	; 0x38
10005268:	dd1c      	ble.n	100052a4 <__aeabi_ddiv+0x4f4>
1000526a:	9b01      	ldr	r3, [sp, #4]
1000526c:	2200      	movs	r2, #0
1000526e:	2600      	movs	r6, #0
10005270:	2700      	movs	r7, #0
10005272:	e711      	b.n	10005098 <__aeabi_ddiv+0x2e8>
10005274:	9b01      	ldr	r3, [sp, #4]
10005276:	2200      	movs	r2, #0
10005278:	402b      	ands	r3, r5
1000527a:	2600      	movs	r6, #0
1000527c:	2700      	movs	r7, #0
1000527e:	e70b      	b.n	10005098 <__aeabi_ddiv+0x2e8>
10005280:	2701      	movs	r7, #1
10005282:	427f      	negs	r7, r7
10005284:	e759      	b.n	1000513a <__aeabi_ddiv+0x38a>
10005286:	428a      	cmp	r2, r1
10005288:	d803      	bhi.n	10005292 <__aeabi_ddiv+0x4e2>
1000528a:	d000      	beq.n	1000528e <__aeabi_ddiv+0x4de>
1000528c:	e6f7      	b.n	1000507e <__aeabi_ddiv+0x2ce>
1000528e:	4298      	cmp	r0, r3
10005290:	d2e2      	bcs.n	10005258 <__aeabi_ddiv+0x4a8>
10005292:	465d      	mov	r5, fp
10005294:	0068      	lsls	r0, r5, #1
10005296:	4558      	cmp	r0, fp
10005298:	41ad      	sbcs	r5, r5
1000529a:	426d      	negs	r5, r5
1000529c:	192c      	adds	r4, r5, r4
1000529e:	3f01      	subs	r7, #1
100052a0:	1909      	adds	r1, r1, r4
100052a2:	e7d6      	b.n	10005252 <__aeabi_ddiv+0x4a2>
100052a4:	2b1f      	cmp	r3, #31
100052a6:	dc34      	bgt.n	10005312 <__aeabi_ddiv+0x562>
100052a8:	9c04      	ldr	r4, [sp, #16]
100052aa:	4a2c      	ldr	r2, [pc, #176]	; (1000535c <__aeabi_ddiv+0x5ac>)
100052ac:	1c38      	adds	r0, r7, #0
100052ae:	18a5      	adds	r5, r4, r2
100052b0:	1c31      	adds	r1, r6, #0
100052b2:	40af      	lsls	r7, r5
100052b4:	40d8      	lsrs	r0, r3
100052b6:	40a9      	lsls	r1, r5
100052b8:	1c3c      	adds	r4, r7, #0
100052ba:	4301      	orrs	r1, r0
100052bc:	1e67      	subs	r7, r4, #1
100052be:	41bc      	sbcs	r4, r7
100052c0:	1c0f      	adds	r7, r1, #0
100052c2:	4327      	orrs	r7, r4
100052c4:	40de      	lsrs	r6, r3
100052c6:	230f      	movs	r3, #15
100052c8:	403b      	ands	r3, r7
100052ca:	2b04      	cmp	r3, #4
100052cc:	d005      	beq.n	100052da <__aeabi_ddiv+0x52a>
100052ce:	1d3a      	adds	r2, r7, #4
100052d0:	42ba      	cmp	r2, r7
100052d2:	41bf      	sbcs	r7, r7
100052d4:	427d      	negs	r5, r7
100052d6:	1976      	adds	r6, r6, r5
100052d8:	1c17      	adds	r7, r2, #0
100052da:	0232      	lsls	r2, r6, #8
100052dc:	d511      	bpl.n	10005302 <__aeabi_ddiv+0x552>
100052de:	9b01      	ldr	r3, [sp, #4]
100052e0:	2201      	movs	r2, #1
100052e2:	2600      	movs	r6, #0
100052e4:	2700      	movs	r7, #0
100052e6:	e6d7      	b.n	10005098 <__aeabi_ddiv+0x2e8>
100052e8:	4459      	add	r1, fp
100052ea:	4559      	cmp	r1, fp
100052ec:	4192      	sbcs	r2, r2
100052ee:	4252      	negs	r2, r2
100052f0:	1912      	adds	r2, r2, r4
100052f2:	18d3      	adds	r3, r2, r3
100052f4:	3e01      	subs	r6, #1
100052f6:	1a1b      	subs	r3, r3, r0
100052f8:	e659      	b.n	10004fae <__aeabi_ddiv+0x1fe>
100052fa:	2b00      	cmp	r3, #0
100052fc:	d1a4      	bne.n	10005248 <__aeabi_ddiv+0x498>
100052fe:	2000      	movs	r0, #0
10005300:	e7aa      	b.n	10005258 <__aeabi_ddiv+0x4a8>
10005302:	0770      	lsls	r0, r6, #29
10005304:	08ff      	lsrs	r7, r7, #3
10005306:	0271      	lsls	r1, r6, #9
10005308:	4307      	orrs	r7, r0
1000530a:	0b0e      	lsrs	r6, r1, #12
1000530c:	9b01      	ldr	r3, [sp, #4]
1000530e:	2200      	movs	r2, #0
10005310:	e6c2      	b.n	10005098 <__aeabi_ddiv+0x2e8>
10005312:	4913      	ldr	r1, [pc, #76]	; (10005360 <__aeabi_ddiv+0x5b0>)
10005314:	9c04      	ldr	r4, [sp, #16]
10005316:	1c30      	adds	r0, r6, #0
10005318:	1b0a      	subs	r2, r1, r4
1000531a:	40d0      	lsrs	r0, r2
1000531c:	1c05      	adds	r5, r0, #0
1000531e:	2b20      	cmp	r3, #32
10005320:	d008      	beq.n	10005334 <__aeabi_ddiv+0x584>
10005322:	4b10      	ldr	r3, [pc, #64]	; (10005364 <__aeabi_ddiv+0x5b4>)
10005324:	18e1      	adds	r1, r4, r3
10005326:	408e      	lsls	r6, r1
10005328:	4337      	orrs	r7, r6
1000532a:	1e7b      	subs	r3, r7, #1
1000532c:	419f      	sbcs	r7, r3
1000532e:	432f      	orrs	r7, r5
10005330:	2600      	movs	r6, #0
10005332:	e7c8      	b.n	100052c6 <__aeabi_ddiv+0x516>
10005334:	2600      	movs	r6, #0
10005336:	e7f7      	b.n	10005328 <__aeabi_ddiv+0x578>
10005338:	2280      	movs	r2, #128	; 0x80
1000533a:	0310      	lsls	r0, r2, #12
1000533c:	4306      	orrs	r6, r0
1000533e:	0331      	lsls	r1, r6, #12
10005340:	0b0e      	lsrs	r6, r1, #12
10005342:	9b01      	ldr	r3, [sp, #4]
10005344:	4a03      	ldr	r2, [pc, #12]	; (10005354 <__aeabi_ddiv+0x5a4>)
10005346:	e6a7      	b.n	10005098 <__aeabi_ddiv+0x2e8>
10005348:	000003ff 	.word	0x000003ff
1000534c:	feffffff 	.word	0xfeffffff
10005350:	000007fe 	.word	0x000007fe
10005354:	000007ff 	.word	0x000007ff
10005358:	fffffc02 	.word	0xfffffc02
1000535c:	0000041e 	.word	0x0000041e
10005360:	fffffbe2 	.word	0xfffffbe2
10005364:	0000043e 	.word	0x0000043e

10005368 <__aeabi_dmul>:
10005368:	b5f0      	push	{r4, r5, r6, r7, lr}
1000536a:	4656      	mov	r6, sl
1000536c:	4644      	mov	r4, r8
1000536e:	465f      	mov	r7, fp
10005370:	464d      	mov	r5, r9
10005372:	b4f0      	push	{r4, r5, r6, r7}
10005374:	004f      	lsls	r7, r1, #1
10005376:	1c1d      	adds	r5, r3, #0
10005378:	030b      	lsls	r3, r1, #12
1000537a:	1c14      	adds	r4, r2, #0
1000537c:	0b1a      	lsrs	r2, r3, #12
1000537e:	0d7b      	lsrs	r3, r7, #21
10005380:	b087      	sub	sp, #28
10005382:	1c06      	adds	r6, r0, #0
10005384:	4692      	mov	sl, r2
10005386:	4698      	mov	r8, r3
10005388:	0fcf      	lsrs	r7, r1, #31
1000538a:	2b00      	cmp	r3, #0
1000538c:	d121      	bne.n	100053d2 <__aeabi_dmul+0x6a>
1000538e:	4302      	orrs	r2, r0
10005390:	d100      	bne.n	10005394 <__aeabi_dmul+0x2c>
10005392:	e149      	b.n	10005628 <__aeabi_dmul+0x2c0>
10005394:	4653      	mov	r3, sl
10005396:	2b00      	cmp	r3, #0
10005398:	d100      	bne.n	1000539c <__aeabi_dmul+0x34>
1000539a:	e1e4      	b.n	10005766 <__aeabi_dmul+0x3fe>
1000539c:	4650      	mov	r0, sl
1000539e:	f000 fe9d 	bl	100060dc <__clzsi2>
100053a2:	1e03      	subs	r3, r0, #0
100053a4:	2b27      	cmp	r3, #39	; 0x27
100053a6:	dd00      	ble.n	100053aa <__aeabi_dmul+0x42>
100053a8:	e1d8      	b.n	1000575c <__aeabi_dmul+0x3f4>
100053aa:	3b08      	subs	r3, #8
100053ac:	4651      	mov	r1, sl
100053ae:	4099      	lsls	r1, r3
100053b0:	2228      	movs	r2, #40	; 0x28
100053b2:	4688      	mov	r8, r1
100053b4:	1a11      	subs	r1, r2, r0
100053b6:	1c32      	adds	r2, r6, #0
100053b8:	40ca      	lsrs	r2, r1
100053ba:	4641      	mov	r1, r8
100053bc:	430a      	orrs	r2, r1
100053be:	4692      	mov	sl, r2
100053c0:	409e      	lsls	r6, r3
100053c2:	4bd8      	ldr	r3, [pc, #864]	; (10005724 <__aeabi_dmul+0x3bc>)
100053c4:	2200      	movs	r2, #0
100053c6:	1a18      	subs	r0, r3, r0
100053c8:	2100      	movs	r1, #0
100053ca:	4680      	mov	r8, r0
100053cc:	4691      	mov	r9, r2
100053ce:	9103      	str	r1, [sp, #12]
100053d0:	e011      	b.n	100053f6 <__aeabi_dmul+0x8e>
100053d2:	48d5      	ldr	r0, [pc, #852]	; (10005728 <__aeabi_dmul+0x3c0>)
100053d4:	4283      	cmp	r3, r0
100053d6:	d03e      	beq.n	10005456 <__aeabi_dmul+0xee>
100053d8:	2180      	movs	r1, #128	; 0x80
100053da:	4653      	mov	r3, sl
100053dc:	034a      	lsls	r2, r1, #13
100053de:	431a      	orrs	r2, r3
100053e0:	00d0      	lsls	r0, r2, #3
100053e2:	0f71      	lsrs	r1, r6, #29
100053e4:	4308      	orrs	r0, r1
100053e6:	4ad1      	ldr	r2, [pc, #836]	; (1000572c <__aeabi_dmul+0x3c4>)
100053e8:	4682      	mov	sl, r0
100053ea:	2300      	movs	r3, #0
100053ec:	2000      	movs	r0, #0
100053ee:	00f6      	lsls	r6, r6, #3
100053f0:	4490      	add	r8, r2
100053f2:	4699      	mov	r9, r3
100053f4:	9003      	str	r0, [sp, #12]
100053f6:	1c29      	adds	r1, r5, #0
100053f8:	1c20      	adds	r0, r4, #0
100053fa:	1c25      	adds	r5, r4, #0
100053fc:	004a      	lsls	r2, r1, #1
100053fe:	030c      	lsls	r4, r1, #12
10005400:	0fcb      	lsrs	r3, r1, #31
10005402:	0b24      	lsrs	r4, r4, #12
10005404:	0d52      	lsrs	r2, r2, #21
10005406:	469b      	mov	fp, r3
10005408:	d131      	bne.n	1000546e <__aeabi_dmul+0x106>
1000540a:	1c21      	adds	r1, r4, #0
1000540c:	4301      	orrs	r1, r0
1000540e:	d100      	bne.n	10005412 <__aeabi_dmul+0xaa>
10005410:	e112      	b.n	10005638 <__aeabi_dmul+0x2d0>
10005412:	2c00      	cmp	r4, #0
10005414:	d100      	bne.n	10005418 <__aeabi_dmul+0xb0>
10005416:	e19d      	b.n	10005754 <__aeabi_dmul+0x3ec>
10005418:	1c20      	adds	r0, r4, #0
1000541a:	f000 fe5f 	bl	100060dc <__clzsi2>
1000541e:	2827      	cmp	r0, #39	; 0x27
10005420:	dd00      	ble.n	10005424 <__aeabi_dmul+0xbc>
10005422:	e191      	b.n	10005748 <__aeabi_dmul+0x3e0>
10005424:	1c03      	adds	r3, r0, #0
10005426:	2228      	movs	r2, #40	; 0x28
10005428:	3b08      	subs	r3, #8
1000542a:	1c29      	adds	r1, r5, #0
1000542c:	1a12      	subs	r2, r2, r0
1000542e:	409c      	lsls	r4, r3
10005430:	40d1      	lsrs	r1, r2
10005432:	430c      	orrs	r4, r1
10005434:	409d      	lsls	r5, r3
10005436:	4bbb      	ldr	r3, [pc, #748]	; (10005724 <__aeabi_dmul+0x3bc>)
10005438:	4659      	mov	r1, fp
1000543a:	1a1a      	subs	r2, r3, r0
1000543c:	4079      	eors	r1, r7
1000543e:	2000      	movs	r0, #0
10005440:	464b      	mov	r3, r9
10005442:	9101      	str	r1, [sp, #4]
10005444:	4303      	orrs	r3, r0
10005446:	2b0f      	cmp	r3, #15
10005448:	d826      	bhi.n	10005498 <__aeabi_dmul+0x130>
1000544a:	0099      	lsls	r1, r3, #2
1000544c:	4bb8      	ldr	r3, [pc, #736]	; (10005730 <__aeabi_dmul+0x3c8>)
1000544e:	468c      	mov	ip, r1
10005450:	4463      	add	r3, ip
10005452:	6819      	ldr	r1, [r3, #0]
10005454:	468f      	mov	pc, r1
10005456:	1c11      	adds	r1, r2, #0
10005458:	4331      	orrs	r1, r6
1000545a:	d000      	beq.n	1000545e <__aeabi_dmul+0xf6>
1000545c:	e0df      	b.n	1000561e <__aeabi_dmul+0x2b6>
1000545e:	2608      	movs	r6, #8
10005460:	2000      	movs	r0, #0
10005462:	2102      	movs	r1, #2
10005464:	46b1      	mov	r9, r6
10005466:	4682      	mov	sl, r0
10005468:	2600      	movs	r6, #0
1000546a:	9103      	str	r1, [sp, #12]
1000546c:	e7c3      	b.n	100053f6 <__aeabi_dmul+0x8e>
1000546e:	48ae      	ldr	r0, [pc, #696]	; (10005728 <__aeabi_dmul+0x3c0>)
10005470:	4282      	cmp	r2, r0
10005472:	d100      	bne.n	10005476 <__aeabi_dmul+0x10e>
10005474:	e0c9      	b.n	1000560a <__aeabi_dmul+0x2a2>
10005476:	2180      	movs	r1, #128	; 0x80
10005478:	034b      	lsls	r3, r1, #13
1000547a:	431c      	orrs	r4, r3
1000547c:	49ab      	ldr	r1, [pc, #684]	; (1000572c <__aeabi_dmul+0x3c4>)
1000547e:	0f68      	lsrs	r0, r5, #29
10005480:	00e4      	lsls	r4, r4, #3
10005482:	4304      	orrs	r4, r0
10005484:	00ed      	lsls	r5, r5, #3
10005486:	1852      	adds	r2, r2, r1
10005488:	2000      	movs	r0, #0
1000548a:	4659      	mov	r1, fp
1000548c:	4079      	eors	r1, r7
1000548e:	464b      	mov	r3, r9
10005490:	9101      	str	r1, [sp, #4]
10005492:	4303      	orrs	r3, r0
10005494:	2b0f      	cmp	r3, #15
10005496:	d9d8      	bls.n	1000544a <__aeabi_dmul+0xe2>
10005498:	4442      	add	r2, r8
1000549a:	0433      	lsls	r3, r6, #16
1000549c:	0429      	lsls	r1, r5, #16
1000549e:	9204      	str	r2, [sp, #16]
100054a0:	0c1a      	lsrs	r2, r3, #16
100054a2:	0c0f      	lsrs	r7, r1, #16
100054a4:	1c10      	adds	r0, r2, #0
100054a6:	4378      	muls	r0, r7
100054a8:	0c36      	lsrs	r6, r6, #16
100054aa:	1c33      	adds	r3, r6, #0
100054ac:	4680      	mov	r8, r0
100054ae:	0c2d      	lsrs	r5, r5, #16
100054b0:	437b      	muls	r3, r7
100054b2:	1c30      	adds	r0, r6, #0
100054b4:	4368      	muls	r0, r5
100054b6:	1c11      	adds	r1, r2, #0
100054b8:	4369      	muls	r1, r5
100054ba:	469c      	mov	ip, r3
100054bc:	4643      	mov	r3, r8
100054be:	4683      	mov	fp, r0
100054c0:	0c18      	lsrs	r0, r3, #16
100054c2:	1808      	adds	r0, r1, r0
100054c4:	4460      	add	r0, ip
100054c6:	4584      	cmp	ip, r0
100054c8:	d900      	bls.n	100054cc <__aeabi_dmul+0x164>
100054ca:	e11f      	b.n	1000570c <__aeabi_dmul+0x3a4>
100054cc:	0c01      	lsrs	r1, r0, #16
100054ce:	4643      	mov	r3, r8
100054d0:	9103      	str	r1, [sp, #12]
100054d2:	0419      	lsls	r1, r3, #16
100054d4:	0c0b      	lsrs	r3, r1, #16
100054d6:	0400      	lsls	r0, r0, #16
100054d8:	18c0      	adds	r0, r0, r3
100054da:	0421      	lsls	r1, r4, #16
100054dc:	0c24      	lsrs	r4, r4, #16
100054de:	9005      	str	r0, [sp, #20]
100054e0:	1c10      	adds	r0, r2, #0
100054e2:	4362      	muls	r2, r4
100054e4:	0c09      	lsrs	r1, r1, #16
100054e6:	9202      	str	r2, [sp, #8]
100054e8:	4348      	muls	r0, r1
100054ea:	1c32      	adds	r2, r6, #0
100054ec:	4366      	muls	r6, r4
100054ee:	434a      	muls	r2, r1
100054f0:	9b02      	ldr	r3, [sp, #8]
100054f2:	46b1      	mov	r9, r6
100054f4:	0c06      	lsrs	r6, r0, #16
100054f6:	4690      	mov	r8, r2
100054f8:	46b4      	mov	ip, r6
100054fa:	1c1a      	adds	r2, r3, #0
100054fc:	4462      	add	r2, ip
100054fe:	4442      	add	r2, r8
10005500:	4590      	cmp	r8, r2
10005502:	d902      	bls.n	1000550a <__aeabi_dmul+0x1a2>
10005504:	2680      	movs	r6, #128	; 0x80
10005506:	0273      	lsls	r3, r6, #9
10005508:	4499      	add	r9, r3
1000550a:	0c16      	lsrs	r6, r2, #16
1000550c:	46b0      	mov	r8, r6
1000550e:	44c1      	add	r9, r8
10005510:	0400      	lsls	r0, r0, #16
10005512:	464b      	mov	r3, r9
10005514:	0c06      	lsrs	r6, r0, #16
10005516:	0412      	lsls	r2, r2, #16
10005518:	9302      	str	r3, [sp, #8]
1000551a:	1993      	adds	r3, r2, r6
1000551c:	4656      	mov	r6, sl
1000551e:	0432      	lsls	r2, r6, #16
10005520:	0c10      	lsrs	r0, r2, #16
10005522:	1c02      	adds	r2, r0, #0
10005524:	436a      	muls	r2, r5
10005526:	469c      	mov	ip, r3
10005528:	1c03      	adds	r3, r0, #0
1000552a:	437b      	muls	r3, r7
1000552c:	4691      	mov	r9, r2
1000552e:	0c32      	lsrs	r2, r6, #16
10005530:	4357      	muls	r7, r2
10005532:	4698      	mov	r8, r3
10005534:	0c1b      	lsrs	r3, r3, #16
10005536:	469a      	mov	sl, r3
10005538:	44d1      	add	r9, sl
1000553a:	44b9      	add	r9, r7
1000553c:	4355      	muls	r5, r2
1000553e:	454f      	cmp	r7, r9
10005540:	d902      	bls.n	10005548 <__aeabi_dmul+0x1e0>
10005542:	2780      	movs	r7, #128	; 0x80
10005544:	027e      	lsls	r6, r7, #9
10005546:	19ad      	adds	r5, r5, r6
10005548:	464b      	mov	r3, r9
1000554a:	0c1f      	lsrs	r7, r3, #16
1000554c:	4646      	mov	r6, r8
1000554e:	19ed      	adds	r5, r5, r7
10005550:	041f      	lsls	r7, r3, #16
10005552:	0433      	lsls	r3, r6, #16
10005554:	0c1e      	lsrs	r6, r3, #16
10005556:	1c03      	adds	r3, r0, #0
10005558:	434b      	muls	r3, r1
1000555a:	4360      	muls	r0, r4
1000555c:	4351      	muls	r1, r2
1000555e:	4354      	muls	r4, r2
10005560:	0c1a      	lsrs	r2, r3, #16
10005562:	1880      	adds	r0, r0, r2
10005564:	46b0      	mov	r8, r6
10005566:	1840      	adds	r0, r0, r1
10005568:	4447      	add	r7, r8
1000556a:	469a      	mov	sl, r3
1000556c:	4281      	cmp	r1, r0
1000556e:	d902      	bls.n	10005576 <__aeabi_dmul+0x20e>
10005570:	2180      	movs	r1, #128	; 0x80
10005572:	024e      	lsls	r6, r1, #9
10005574:	19a4      	adds	r4, r4, r6
10005576:	9b03      	ldr	r3, [sp, #12]
10005578:	1c1a      	adds	r2, r3, #0
1000557a:	4462      	add	r2, ip
1000557c:	445a      	add	r2, fp
1000557e:	4562      	cmp	r2, ip
10005580:	4189      	sbcs	r1, r1
10005582:	424e      	negs	r6, r1
10005584:	4651      	mov	r1, sl
10005586:	46b3      	mov	fp, r6
10005588:	0403      	lsls	r3, r0, #16
1000558a:	040e      	lsls	r6, r1, #16
1000558c:	469c      	mov	ip, r3
1000558e:	9902      	ldr	r1, [sp, #8]
10005590:	0c33      	lsrs	r3, r6, #16
10005592:	4463      	add	r3, ip
10005594:	18ce      	adds	r6, r1, r3
10005596:	46b0      	mov	r8, r6
10005598:	46c2      	mov	sl, r8
1000559a:	44da      	add	sl, fp
1000559c:	19d2      	adds	r2, r2, r7
1000559e:	42ba      	cmp	r2, r7
100055a0:	41bf      	sbcs	r7, r7
100055a2:	4651      	mov	r1, sl
100055a4:	427b      	negs	r3, r7
100055a6:	186f      	adds	r7, r5, r1
100055a8:	18f9      	adds	r1, r7, r3
100055aa:	4699      	mov	r9, r3
100055ac:	45da      	cmp	sl, fp
100055ae:	419b      	sbcs	r3, r3
100055b0:	425e      	negs	r6, r3
100055b2:	9b02      	ldr	r3, [sp, #8]
100055b4:	46b3      	mov	fp, r6
100055b6:	4598      	cmp	r8, r3
100055b8:	41b6      	sbcs	r6, r6
100055ba:	4276      	negs	r6, r6
100055bc:	465b      	mov	r3, fp
100055be:	431e      	orrs	r6, r3
100055c0:	0c00      	lsrs	r0, r0, #16
100055c2:	4549      	cmp	r1, r9
100055c4:	419b      	sbcs	r3, r3
100055c6:	42af      	cmp	r7, r5
100055c8:	41ad      	sbcs	r5, r5
100055ca:	1836      	adds	r6, r6, r0
100055cc:	426f      	negs	r7, r5
100055ce:	4258      	negs	r0, r3
100055d0:	4338      	orrs	r0, r7
100055d2:	1836      	adds	r6, r6, r0
100055d4:	9805      	ldr	r0, [sp, #20]
100055d6:	1934      	adds	r4, r6, r4
100055d8:	0256      	lsls	r6, r2, #9
100055da:	4306      	orrs	r6, r0
100055dc:	0dcb      	lsrs	r3, r1, #23
100055de:	0264      	lsls	r4, r4, #9
100055e0:	1e70      	subs	r0, r6, #1
100055e2:	4186      	sbcs	r6, r0
100055e4:	0dd2      	lsrs	r2, r2, #23
100055e6:	4316      	orrs	r6, r2
100055e8:	0249      	lsls	r1, r1, #9
100055ea:	431c      	orrs	r4, r3
100055ec:	430e      	orrs	r6, r1
100055ee:	01e0      	lsls	r0, r4, #7
100055f0:	d52f      	bpl.n	10005652 <__aeabi_dmul+0x2ea>
100055f2:	2701      	movs	r7, #1
100055f4:	9d04      	ldr	r5, [sp, #16]
100055f6:	4037      	ands	r7, r6
100055f8:	0873      	lsrs	r3, r6, #1
100055fa:	1c3e      	adds	r6, r7, #0
100055fc:	07e0      	lsls	r0, r4, #31
100055fe:	3501      	adds	r5, #1
10005600:	431e      	orrs	r6, r3
10005602:	9504      	str	r5, [sp, #16]
10005604:	4306      	orrs	r6, r0
10005606:	0864      	lsrs	r4, r4, #1
10005608:	e023      	b.n	10005652 <__aeabi_dmul+0x2ea>
1000560a:	1c23      	adds	r3, r4, #0
1000560c:	432b      	orrs	r3, r5
1000560e:	2003      	movs	r0, #3
10005610:	2b00      	cmp	r3, #0
10005612:	d000      	beq.n	10005616 <__aeabi_dmul+0x2ae>
10005614:	e739      	b.n	1000548a <__aeabi_dmul+0x122>
10005616:	2400      	movs	r4, #0
10005618:	2500      	movs	r5, #0
1000561a:	2002      	movs	r0, #2
1000561c:	e735      	b.n	1000548a <__aeabi_dmul+0x122>
1000561e:	220c      	movs	r2, #12
10005620:	2303      	movs	r3, #3
10005622:	4691      	mov	r9, r2
10005624:	9303      	str	r3, [sp, #12]
10005626:	e6e6      	b.n	100053f6 <__aeabi_dmul+0x8e>
10005628:	2604      	movs	r6, #4
1000562a:	2300      	movs	r3, #0
1000562c:	2001      	movs	r0, #1
1000562e:	46b1      	mov	r9, r6
10005630:	469a      	mov	sl, r3
10005632:	2600      	movs	r6, #0
10005634:	9003      	str	r0, [sp, #12]
10005636:	e6de      	b.n	100053f6 <__aeabi_dmul+0x8e>
10005638:	2400      	movs	r4, #0
1000563a:	2500      	movs	r5, #0
1000563c:	2001      	movs	r0, #1
1000563e:	e724      	b.n	1000548a <__aeabi_dmul+0x122>
10005640:	9803      	ldr	r0, [sp, #12]
10005642:	4654      	mov	r4, sl
10005644:	2802      	cmp	r0, #2
10005646:	d044      	beq.n	100056d2 <__aeabi_dmul+0x36a>
10005648:	2803      	cmp	r0, #3
1000564a:	d100      	bne.n	1000564e <__aeabi_dmul+0x2e6>
1000564c:	e0ea      	b.n	10005824 <__aeabi_dmul+0x4bc>
1000564e:	2801      	cmp	r0, #1
10005650:	d060      	beq.n	10005714 <__aeabi_dmul+0x3ac>
10005652:	9a04      	ldr	r2, [sp, #16]
10005654:	4937      	ldr	r1, [pc, #220]	; (10005734 <__aeabi_dmul+0x3cc>)
10005656:	1850      	adds	r0, r2, r1
10005658:	2800      	cmp	r0, #0
1000565a:	dc00      	bgt.n	1000565e <__aeabi_dmul+0x2f6>
1000565c:	e095      	b.n	1000578a <__aeabi_dmul+0x422>
1000565e:	270f      	movs	r7, #15
10005660:	4037      	ands	r7, r6
10005662:	2f04      	cmp	r7, #4
10005664:	d005      	beq.n	10005672 <__aeabi_dmul+0x30a>
10005666:	1d31      	adds	r1, r6, #4
10005668:	42b1      	cmp	r1, r6
1000566a:	41b6      	sbcs	r6, r6
1000566c:	4275      	negs	r5, r6
1000566e:	1964      	adds	r4, r4, r5
10005670:	1c0e      	adds	r6, r1, #0
10005672:	01e1      	lsls	r1, r4, #7
10005674:	d505      	bpl.n	10005682 <__aeabi_dmul+0x31a>
10005676:	4830      	ldr	r0, [pc, #192]	; (10005738 <__aeabi_dmul+0x3d0>)
10005678:	9a04      	ldr	r2, [sp, #16]
1000567a:	2380      	movs	r3, #128	; 0x80
1000567c:	00df      	lsls	r7, r3, #3
1000567e:	4004      	ands	r4, r0
10005680:	19d0      	adds	r0, r2, r7
10005682:	492e      	ldr	r1, [pc, #184]	; (1000573c <__aeabi_dmul+0x3d4>)
10005684:	4288      	cmp	r0, r1
10005686:	dc24      	bgt.n	100056d2 <__aeabi_dmul+0x36a>
10005688:	9b01      	ldr	r3, [sp, #4]
1000568a:	0765      	lsls	r5, r4, #29
1000568c:	08f6      	lsrs	r6, r6, #3
1000568e:	0264      	lsls	r4, r4, #9
10005690:	0542      	lsls	r2, r0, #21
10005692:	2701      	movs	r7, #1
10005694:	432e      	orrs	r6, r5
10005696:	0b24      	lsrs	r4, r4, #12
10005698:	0d52      	lsrs	r2, r2, #21
1000569a:	401f      	ands	r7, r3
1000569c:	2000      	movs	r0, #0
1000569e:	2100      	movs	r1, #0
100056a0:	0d09      	lsrs	r1, r1, #20
100056a2:	050d      	lsls	r5, r1, #20
100056a4:	4325      	orrs	r5, r4
100056a6:	4c26      	ldr	r4, [pc, #152]	; (10005740 <__aeabi_dmul+0x3d8>)
100056a8:	0512      	lsls	r2, r2, #20
100056aa:	402c      	ands	r4, r5
100056ac:	4314      	orrs	r4, r2
100056ae:	0063      	lsls	r3, r4, #1
100056b0:	1c30      	adds	r0, r6, #0
100056b2:	085e      	lsrs	r6, r3, #1
100056b4:	07ff      	lsls	r7, r7, #31
100056b6:	1c31      	adds	r1, r6, #0
100056b8:	4339      	orrs	r1, r7
100056ba:	b007      	add	sp, #28
100056bc:	bc3c      	pop	{r2, r3, r4, r5}
100056be:	4690      	mov	r8, r2
100056c0:	4699      	mov	r9, r3
100056c2:	46a2      	mov	sl, r4
100056c4:	46ab      	mov	fp, r5
100056c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
100056c8:	465a      	mov	r2, fp
100056ca:	1c2e      	adds	r6, r5, #0
100056cc:	9201      	str	r2, [sp, #4]
100056ce:	2802      	cmp	r0, #2
100056d0:	d1ba      	bne.n	10005648 <__aeabi_dmul+0x2e0>
100056d2:	9e01      	ldr	r6, [sp, #4]
100056d4:	2701      	movs	r7, #1
100056d6:	4037      	ands	r7, r6
100056d8:	4a13      	ldr	r2, [pc, #76]	; (10005728 <__aeabi_dmul+0x3c0>)
100056da:	2400      	movs	r4, #0
100056dc:	2600      	movs	r6, #0
100056de:	e7dd      	b.n	1000569c <__aeabi_dmul+0x334>
100056e0:	4654      	mov	r4, sl
100056e2:	9701      	str	r7, [sp, #4]
100056e4:	9803      	ldr	r0, [sp, #12]
100056e6:	e7ad      	b.n	10005644 <__aeabi_dmul+0x2dc>
100056e8:	2601      	movs	r6, #1
100056ea:	2700      	movs	r7, #0
100056ec:	4c15      	ldr	r4, [pc, #84]	; (10005744 <__aeabi_dmul+0x3dc>)
100056ee:	4276      	negs	r6, r6
100056f0:	4a0d      	ldr	r2, [pc, #52]	; (10005728 <__aeabi_dmul+0x3c0>)
100056f2:	e7d3      	b.n	1000569c <__aeabi_dmul+0x334>
100056f4:	1c2e      	adds	r6, r5, #0
100056f6:	e7a5      	b.n	10005644 <__aeabi_dmul+0x2dc>
100056f8:	2280      	movs	r2, #128	; 0x80
100056fa:	0313      	lsls	r3, r2, #12
100056fc:	4651      	mov	r1, sl
100056fe:	4219      	tst	r1, r3
10005700:	d135      	bne.n	1000576e <__aeabi_dmul+0x406>
10005702:	430b      	orrs	r3, r1
10005704:	031d      	lsls	r5, r3, #12
10005706:	0b2c      	lsrs	r4, r5, #12
10005708:	4a07      	ldr	r2, [pc, #28]	; (10005728 <__aeabi_dmul+0x3c0>)
1000570a:	e7c7      	b.n	1000569c <__aeabi_dmul+0x334>
1000570c:	2180      	movs	r1, #128	; 0x80
1000570e:	024b      	lsls	r3, r1, #9
10005710:	449b      	add	fp, r3
10005712:	e6db      	b.n	100054cc <__aeabi_dmul+0x164>
10005714:	9b01      	ldr	r3, [sp, #4]
10005716:	2200      	movs	r2, #0
10005718:	4018      	ands	r0, r3
1000571a:	b2c7      	uxtb	r7, r0
1000571c:	2400      	movs	r4, #0
1000571e:	2600      	movs	r6, #0
10005720:	e7bc      	b.n	1000569c <__aeabi_dmul+0x334>
10005722:	46c0      	nop			; (mov r8, r8)
10005724:	fffffc0d 	.word	0xfffffc0d
10005728:	000007ff 	.word	0x000007ff
1000572c:	fffffc01 	.word	0xfffffc01
10005730:	100064b0 	.word	0x100064b0
10005734:	000003ff 	.word	0x000003ff
10005738:	feffffff 	.word	0xfeffffff
1000573c:	000007fe 	.word	0x000007fe
10005740:	800fffff 	.word	0x800fffff
10005744:	000fffff 	.word	0x000fffff
10005748:	1c04      	adds	r4, r0, #0
1000574a:	3c28      	subs	r4, #40	; 0x28
1000574c:	40a5      	lsls	r5, r4
1000574e:	1c2c      	adds	r4, r5, #0
10005750:	2500      	movs	r5, #0
10005752:	e670      	b.n	10005436 <__aeabi_dmul+0xce>
10005754:	f000 fcc2 	bl	100060dc <__clzsi2>
10005758:	3020      	adds	r0, #32
1000575a:	e660      	b.n	1000541e <__aeabi_dmul+0xb6>
1000575c:	3b28      	subs	r3, #40	; 0x28
1000575e:	409e      	lsls	r6, r3
10005760:	46b2      	mov	sl, r6
10005762:	2600      	movs	r6, #0
10005764:	e62d      	b.n	100053c2 <__aeabi_dmul+0x5a>
10005766:	f000 fcb9 	bl	100060dc <__clzsi2>
1000576a:	3020      	adds	r0, #32
1000576c:	e619      	b.n	100053a2 <__aeabi_dmul+0x3a>
1000576e:	421c      	tst	r4, r3
10005770:	d106      	bne.n	10005780 <__aeabi_dmul+0x418>
10005772:	431c      	orrs	r4, r3
10005774:	0326      	lsls	r6, r4, #12
10005776:	0b34      	lsrs	r4, r6, #12
10005778:	465f      	mov	r7, fp
1000577a:	1c2e      	adds	r6, r5, #0
1000577c:	4a2e      	ldr	r2, [pc, #184]	; (10005838 <__aeabi_dmul+0x4d0>)
1000577e:	e78d      	b.n	1000569c <__aeabi_dmul+0x334>
10005780:	430b      	orrs	r3, r1
10005782:	0318      	lsls	r0, r3, #12
10005784:	0b04      	lsrs	r4, r0, #12
10005786:	4a2c      	ldr	r2, [pc, #176]	; (10005838 <__aeabi_dmul+0x4d0>)
10005788:	e788      	b.n	1000569c <__aeabi_dmul+0x334>
1000578a:	4f2c      	ldr	r7, [pc, #176]	; (1000583c <__aeabi_dmul+0x4d4>)
1000578c:	9d04      	ldr	r5, [sp, #16]
1000578e:	1b7b      	subs	r3, r7, r5
10005790:	2b38      	cmp	r3, #56	; 0x38
10005792:	dd06      	ble.n	100057a2 <__aeabi_dmul+0x43a>
10005794:	9e01      	ldr	r6, [sp, #4]
10005796:	2701      	movs	r7, #1
10005798:	4037      	ands	r7, r6
1000579a:	2200      	movs	r2, #0
1000579c:	2400      	movs	r4, #0
1000579e:	2600      	movs	r6, #0
100057a0:	e77c      	b.n	1000569c <__aeabi_dmul+0x334>
100057a2:	2b1f      	cmp	r3, #31
100057a4:	dc21      	bgt.n	100057ea <__aeabi_dmul+0x482>
100057a6:	9a04      	ldr	r2, [sp, #16]
100057a8:	4f25      	ldr	r7, [pc, #148]	; (10005840 <__aeabi_dmul+0x4d8>)
100057aa:	1c35      	adds	r5, r6, #0
100057ac:	19d1      	adds	r1, r2, r7
100057ae:	1c20      	adds	r0, r4, #0
100057b0:	408e      	lsls	r6, r1
100057b2:	40dd      	lsrs	r5, r3
100057b4:	4088      	lsls	r0, r1
100057b6:	1c32      	adds	r2, r6, #0
100057b8:	4328      	orrs	r0, r5
100057ba:	1e56      	subs	r6, r2, #1
100057bc:	41b2      	sbcs	r2, r6
100057be:	1c06      	adds	r6, r0, #0
100057c0:	4316      	orrs	r6, r2
100057c2:	40dc      	lsrs	r4, r3
100057c4:	230f      	movs	r3, #15
100057c6:	4033      	ands	r3, r6
100057c8:	2b04      	cmp	r3, #4
100057ca:	d005      	beq.n	100057d8 <__aeabi_dmul+0x470>
100057cc:	1d37      	adds	r7, r6, #4
100057ce:	42b7      	cmp	r7, r6
100057d0:	41b6      	sbcs	r6, r6
100057d2:	4271      	negs	r1, r6
100057d4:	1864      	adds	r4, r4, r1
100057d6:	1c3e      	adds	r6, r7, #0
100057d8:	0225      	lsls	r5, r4, #8
100057da:	d517      	bpl.n	1000580c <__aeabi_dmul+0x4a4>
100057dc:	9b01      	ldr	r3, [sp, #4]
100057de:	2701      	movs	r7, #1
100057e0:	401f      	ands	r7, r3
100057e2:	2201      	movs	r2, #1
100057e4:	2400      	movs	r4, #0
100057e6:	2600      	movs	r6, #0
100057e8:	e758      	b.n	1000569c <__aeabi_dmul+0x334>
100057ea:	4816      	ldr	r0, [pc, #88]	; (10005844 <__aeabi_dmul+0x4dc>)
100057ec:	9a04      	ldr	r2, [sp, #16]
100057ee:	1c21      	adds	r1, r4, #0
100057f0:	1a87      	subs	r7, r0, r2
100057f2:	40f9      	lsrs	r1, r7
100057f4:	1c0d      	adds	r5, r1, #0
100057f6:	2b20      	cmp	r3, #32
100057f8:	d012      	beq.n	10005820 <__aeabi_dmul+0x4b8>
100057fa:	4b13      	ldr	r3, [pc, #76]	; (10005848 <__aeabi_dmul+0x4e0>)
100057fc:	18d0      	adds	r0, r2, r3
100057fe:	4084      	lsls	r4, r0
10005800:	4326      	orrs	r6, r4
10005802:	1e72      	subs	r2, r6, #1
10005804:	4196      	sbcs	r6, r2
10005806:	432e      	orrs	r6, r5
10005808:	2400      	movs	r4, #0
1000580a:	e7db      	b.n	100057c4 <__aeabi_dmul+0x45c>
1000580c:	9a01      	ldr	r2, [sp, #4]
1000580e:	0765      	lsls	r5, r4, #29
10005810:	08f6      	lsrs	r6, r6, #3
10005812:	0260      	lsls	r0, r4, #9
10005814:	2701      	movs	r7, #1
10005816:	4017      	ands	r7, r2
10005818:	432e      	orrs	r6, r5
1000581a:	0b04      	lsrs	r4, r0, #12
1000581c:	2200      	movs	r2, #0
1000581e:	e73d      	b.n	1000569c <__aeabi_dmul+0x334>
10005820:	2400      	movs	r4, #0
10005822:	e7ed      	b.n	10005800 <__aeabi_dmul+0x498>
10005824:	2180      	movs	r1, #128	; 0x80
10005826:	030f      	lsls	r7, r1, #12
10005828:	433c      	orrs	r4, r7
1000582a:	9801      	ldr	r0, [sp, #4]
1000582c:	0324      	lsls	r4, r4, #12
1000582e:	2701      	movs	r7, #1
10005830:	0b24      	lsrs	r4, r4, #12
10005832:	4007      	ands	r7, r0
10005834:	4a00      	ldr	r2, [pc, #0]	; (10005838 <__aeabi_dmul+0x4d0>)
10005836:	e731      	b.n	1000569c <__aeabi_dmul+0x334>
10005838:	000007ff 	.word	0x000007ff
1000583c:	fffffc02 	.word	0xfffffc02
10005840:	0000041e 	.word	0x0000041e
10005844:	fffffbe2 	.word	0xfffffbe2
10005848:	0000043e 	.word	0x0000043e

1000584c <__aeabi_dsub>:
1000584c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000584e:	4657      	mov	r7, sl
10005850:	464e      	mov	r6, r9
10005852:	4645      	mov	r5, r8
10005854:	b4e0      	push	{r5, r6, r7}
10005856:	1c07      	adds	r7, r0, #0
10005858:	030d      	lsls	r5, r1, #12
1000585a:	004e      	lsls	r6, r1, #1
1000585c:	0a68      	lsrs	r0, r5, #9
1000585e:	0fcc      	lsrs	r4, r1, #31
10005860:	0f79      	lsrs	r1, r7, #29
10005862:	4308      	orrs	r0, r1
10005864:	4684      	mov	ip, r0
10005866:	1c11      	adds	r1, r2, #0
10005868:	0318      	lsls	r0, r3, #12
1000586a:	005a      	lsls	r2, r3, #1
1000586c:	00fd      	lsls	r5, r7, #3
1000586e:	0a40      	lsrs	r0, r0, #9
10005870:	0fdf      	lsrs	r7, r3, #31
10005872:	0f4b      	lsrs	r3, r1, #29
10005874:	4318      	orrs	r0, r3
10005876:	4bca      	ldr	r3, [pc, #808]	; (10005ba0 <__aeabi_dsub+0x354>)
10005878:	00c9      	lsls	r1, r1, #3
1000587a:	0d76      	lsrs	r6, r6, #21
1000587c:	0d52      	lsrs	r2, r2, #21
1000587e:	468a      	mov	sl, r1
10005880:	429a      	cmp	r2, r3
10005882:	d100      	bne.n	10005886 <__aeabi_dsub+0x3a>
10005884:	e0e0      	b.n	10005a48 <__aeabi_dsub+0x1fc>
10005886:	2301      	movs	r3, #1
10005888:	405f      	eors	r7, r3
1000588a:	46b9      	mov	r9, r7
1000588c:	42bc      	cmp	r4, r7
1000588e:	d100      	bne.n	10005892 <__aeabi_dsub+0x46>
10005890:	e0a8      	b.n	100059e4 <__aeabi_dsub+0x198>
10005892:	1ab7      	subs	r7, r6, r2
10005894:	2f00      	cmp	r7, #0
10005896:	dc00      	bgt.n	1000589a <__aeabi_dsub+0x4e>
10005898:	e110      	b.n	10005abc <__aeabi_dsub+0x270>
1000589a:	2a00      	cmp	r2, #0
1000589c:	d112      	bne.n	100058c4 <__aeabi_dsub+0x78>
1000589e:	4652      	mov	r2, sl
100058a0:	4302      	orrs	r2, r0
100058a2:	d100      	bne.n	100058a6 <__aeabi_dsub+0x5a>
100058a4:	e0d4      	b.n	10005a50 <__aeabi_dsub+0x204>
100058a6:	3f01      	subs	r7, #1
100058a8:	2f00      	cmp	r7, #0
100058aa:	d000      	beq.n	100058ae <__aeabi_dsub+0x62>
100058ac:	e160      	b.n	10005b70 <__aeabi_dsub+0x324>
100058ae:	4651      	mov	r1, sl
100058b0:	1a6f      	subs	r7, r5, r1
100058b2:	42bd      	cmp	r5, r7
100058b4:	41ad      	sbcs	r5, r5
100058b6:	4662      	mov	r2, ip
100058b8:	426b      	negs	r3, r5
100058ba:	1a10      	subs	r0, r2, r0
100058bc:	1c3d      	adds	r5, r7, #0
100058be:	1ac3      	subs	r3, r0, r3
100058c0:	1c37      	adds	r7, r6, #0
100058c2:	e024      	b.n	1000590e <__aeabi_dsub+0xc2>
100058c4:	4ab6      	ldr	r2, [pc, #728]	; (10005ba0 <__aeabi_dsub+0x354>)
100058c6:	4296      	cmp	r6, r2
100058c8:	d100      	bne.n	100058cc <__aeabi_dsub+0x80>
100058ca:	e0e3      	b.n	10005a94 <__aeabi_dsub+0x248>
100058cc:	2180      	movs	r1, #128	; 0x80
100058ce:	040b      	lsls	r3, r1, #16
100058d0:	4318      	orrs	r0, r3
100058d2:	2f38      	cmp	r7, #56	; 0x38
100058d4:	dd00      	ble.n	100058d8 <__aeabi_dsub+0x8c>
100058d6:	e123      	b.n	10005b20 <__aeabi_dsub+0x2d4>
100058d8:	2f1f      	cmp	r7, #31
100058da:	dd00      	ble.n	100058de <__aeabi_dsub+0x92>
100058dc:	e166      	b.n	10005bac <__aeabi_dsub+0x360>
100058de:	2120      	movs	r1, #32
100058e0:	1bc9      	subs	r1, r1, r7
100058e2:	1c02      	adds	r2, r0, #0
100058e4:	4653      	mov	r3, sl
100058e6:	408a      	lsls	r2, r1
100058e8:	40fb      	lsrs	r3, r7
100058ea:	431a      	orrs	r2, r3
100058ec:	4653      	mov	r3, sl
100058ee:	408b      	lsls	r3, r1
100058f0:	1c19      	adds	r1, r3, #0
100058f2:	1e4b      	subs	r3, r1, #1
100058f4:	4199      	sbcs	r1, r3
100058f6:	1c03      	adds	r3, r0, #0
100058f8:	430a      	orrs	r2, r1
100058fa:	40fb      	lsrs	r3, r7
100058fc:	1aaa      	subs	r2, r5, r2
100058fe:	4667      	mov	r7, ip
10005900:	4295      	cmp	r5, r2
10005902:	41ad      	sbcs	r5, r5
10005904:	1af8      	subs	r0, r7, r3
10005906:	426b      	negs	r3, r5
10005908:	1ac3      	subs	r3, r0, r3
1000590a:	1c15      	adds	r5, r2, #0
1000590c:	1c37      	adds	r7, r6, #0
1000590e:	021a      	lsls	r2, r3, #8
10005910:	d400      	bmi.n	10005914 <__aeabi_dsub+0xc8>
10005912:	e0c7      	b.n	10005aa4 <__aeabi_dsub+0x258>
10005914:	025e      	lsls	r6, r3, #9
10005916:	0a71      	lsrs	r1, r6, #9
10005918:	4688      	mov	r8, r1
1000591a:	4642      	mov	r2, r8
1000591c:	2a00      	cmp	r2, #0
1000591e:	d100      	bne.n	10005922 <__aeabi_dsub+0xd6>
10005920:	e0f0      	b.n	10005b04 <__aeabi_dsub+0x2b8>
10005922:	4640      	mov	r0, r8
10005924:	f000 fbda 	bl	100060dc <__clzsi2>
10005928:	1c02      	adds	r2, r0, #0
1000592a:	3a08      	subs	r2, #8
1000592c:	2a1f      	cmp	r2, #31
1000592e:	dd00      	ble.n	10005932 <__aeabi_dsub+0xe6>
10005930:	e0f1      	b.n	10005b16 <__aeabi_dsub+0x2ca>
10005932:	2328      	movs	r3, #40	; 0x28
10005934:	1a18      	subs	r0, r3, r0
10005936:	1c2e      	adds	r6, r5, #0
10005938:	4641      	mov	r1, r8
1000593a:	40c6      	lsrs	r6, r0
1000593c:	4091      	lsls	r1, r2
1000593e:	1c33      	adds	r3, r6, #0
10005940:	430b      	orrs	r3, r1
10005942:	4095      	lsls	r5, r2
10005944:	4297      	cmp	r7, r2
10005946:	dd00      	ble.n	1000594a <__aeabi_dsub+0xfe>
10005948:	e0a9      	b.n	10005a9e <__aeabi_dsub+0x252>
1000594a:	1bd0      	subs	r0, r2, r7
1000594c:	1c41      	adds	r1, r0, #1
1000594e:	291f      	cmp	r1, #31
10005950:	dd00      	ble.n	10005954 <__aeabi_dsub+0x108>
10005952:	e112      	b.n	10005b7a <__aeabi_dsub+0x32e>
10005954:	271f      	movs	r7, #31
10005956:	1a3a      	subs	r2, r7, r0
10005958:	1c2e      	adds	r6, r5, #0
1000595a:	1c18      	adds	r0, r3, #0
1000595c:	40ce      	lsrs	r6, r1
1000595e:	4090      	lsls	r0, r2
10005960:	4095      	lsls	r5, r2
10005962:	4330      	orrs	r0, r6
10005964:	1e6a      	subs	r2, r5, #1
10005966:	4195      	sbcs	r5, r2
10005968:	40cb      	lsrs	r3, r1
1000596a:	4305      	orrs	r5, r0
1000596c:	2101      	movs	r1, #1
1000596e:	2700      	movs	r7, #0
10005970:	260f      	movs	r6, #15
10005972:	402e      	ands	r6, r5
10005974:	2e04      	cmp	r6, #4
10005976:	d100      	bne.n	1000597a <__aeabi_dsub+0x12e>
10005978:	e072      	b.n	10005a60 <__aeabi_dsub+0x214>
1000597a:	1d2e      	adds	r6, r5, #4
1000597c:	42ae      	cmp	r6, r5
1000597e:	41ad      	sbcs	r5, r5
10005980:	4268      	negs	r0, r5
10005982:	2280      	movs	r2, #128	; 0x80
10005984:	181b      	adds	r3, r3, r0
10005986:	2501      	movs	r5, #1
10005988:	0410      	lsls	r0, r2, #16
1000598a:	4018      	ands	r0, r3
1000598c:	402c      	ands	r4, r5
1000598e:	2800      	cmp	r0, #0
10005990:	d007      	beq.n	100059a2 <__aeabi_dsub+0x156>
10005992:	4f83      	ldr	r7, [pc, #524]	; (10005ba0 <__aeabi_dsub+0x354>)
10005994:	42b9      	cmp	r1, r7
10005996:	d100      	bne.n	1000599a <__aeabi_dsub+0x14e>
10005998:	e0b0      	b.n	10005afc <__aeabi_dsub+0x2b0>
1000599a:	4a82      	ldr	r2, [pc, #520]	; (10005ba4 <__aeabi_dsub+0x358>)
1000599c:	1c0f      	adds	r7, r1, #0
1000599e:	4013      	ands	r3, r2
100059a0:	3101      	adds	r1, #1
100059a2:	08f2      	lsrs	r2, r6, #3
100059a4:	0549      	lsls	r1, r1, #21
100059a6:	075e      	lsls	r6, r3, #29
100059a8:	4332      	orrs	r2, r6
100059aa:	08db      	lsrs	r3, r3, #3
100059ac:	0d48      	lsrs	r0, r1, #21
100059ae:	2801      	cmp	r0, #1
100059b0:	dc00      	bgt.n	100059b4 <__aeabi_dsub+0x168>
100059b2:	e079      	b.n	10005aa8 <__aeabi_dsub+0x25c>
100059b4:	031b      	lsls	r3, r3, #12
100059b6:	0578      	lsls	r0, r7, #21
100059b8:	0b1e      	lsrs	r6, r3, #12
100059ba:	0d47      	lsrs	r7, r0, #21
100059bc:	2000      	movs	r0, #0
100059be:	2100      	movs	r1, #0
100059c0:	0d09      	lsrs	r1, r1, #20
100059c2:	057d      	lsls	r5, r7, #21
100059c4:	050b      	lsls	r3, r1, #20
100059c6:	4f78      	ldr	r7, [pc, #480]	; (10005ba8 <__aeabi_dsub+0x35c>)
100059c8:	431e      	orrs	r6, r3
100059ca:	1c10      	adds	r0, r2, #0
100059cc:	4037      	ands	r7, r6
100059ce:	086a      	lsrs	r2, r5, #1
100059d0:	4317      	orrs	r7, r2
100059d2:	007e      	lsls	r6, r7, #1
100059d4:	0871      	lsrs	r1, r6, #1
100059d6:	07e4      	lsls	r4, r4, #31
100059d8:	4321      	orrs	r1, r4
100059da:	bc1c      	pop	{r2, r3, r4}
100059dc:	4690      	mov	r8, r2
100059de:	4699      	mov	r9, r3
100059e0:	46a2      	mov	sl, r4
100059e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
100059e4:	1ab3      	subs	r3, r6, r2
100059e6:	2b00      	cmp	r3, #0
100059e8:	dc00      	bgt.n	100059ec <__aeabi_dsub+0x1a0>
100059ea:	e0a6      	b.n	10005b3a <__aeabi_dsub+0x2ee>
100059ec:	2a00      	cmp	r2, #0
100059ee:	d03e      	beq.n	10005a6e <__aeabi_dsub+0x222>
100059f0:	4a6b      	ldr	r2, [pc, #428]	; (10005ba0 <__aeabi_dsub+0x354>)
100059f2:	4296      	cmp	r6, r2
100059f4:	d04e      	beq.n	10005a94 <__aeabi_dsub+0x248>
100059f6:	2180      	movs	r1, #128	; 0x80
100059f8:	040f      	lsls	r7, r1, #16
100059fa:	4338      	orrs	r0, r7
100059fc:	2b38      	cmp	r3, #56	; 0x38
100059fe:	dc00      	bgt.n	10005a02 <__aeabi_dsub+0x1b6>
10005a00:	e118      	b.n	10005c34 <__aeabi_dsub+0x3e8>
10005a02:	4653      	mov	r3, sl
10005a04:	4318      	orrs	r0, r3
10005a06:	2700      	movs	r7, #0
10005a08:	2200      	movs	r2, #0
10005a0a:	2800      	cmp	r0, #0
10005a0c:	d000      	beq.n	10005a10 <__aeabi_dsub+0x1c4>
10005a0e:	2201      	movs	r2, #1
10005a10:	1952      	adds	r2, r2, r5
10005a12:	42aa      	cmp	r2, r5
10005a14:	41ad      	sbcs	r5, r5
10005a16:	4467      	add	r7, ip
10005a18:	426b      	negs	r3, r5
10005a1a:	18fb      	adds	r3, r7, r3
10005a1c:	1c15      	adds	r5, r2, #0
10005a1e:	1c37      	adds	r7, r6, #0
10005a20:	021e      	lsls	r6, r3, #8
10005a22:	d53f      	bpl.n	10005aa4 <__aeabi_dsub+0x258>
10005a24:	485e      	ldr	r0, [pc, #376]	; (10005ba0 <__aeabi_dsub+0x354>)
10005a26:	1c7e      	adds	r6, r7, #1
10005a28:	4286      	cmp	r6, r0
10005a2a:	d100      	bne.n	10005a2e <__aeabi_dsub+0x1e2>
10005a2c:	e17b      	b.n	10005d26 <__aeabi_dsub+0x4da>
10005a2e:	495d      	ldr	r1, [pc, #372]	; (10005ba4 <__aeabi_dsub+0x358>)
10005a30:	2201      	movs	r2, #1
10005a32:	402a      	ands	r2, r5
10005a34:	400b      	ands	r3, r1
10005a36:	0868      	lsrs	r0, r5, #1
10005a38:	1c15      	adds	r5, r2, #0
10005a3a:	07d9      	lsls	r1, r3, #31
10005a3c:	4305      	orrs	r5, r0
10005a3e:	430d      	orrs	r5, r1
10005a40:	085b      	lsrs	r3, r3, #1
10005a42:	1cb9      	adds	r1, r7, #2
10005a44:	1c37      	adds	r7, r6, #0
10005a46:	e793      	b.n	10005970 <__aeabi_dsub+0x124>
10005a48:	4301      	orrs	r1, r0
10005a4a:	d100      	bne.n	10005a4e <__aeabi_dsub+0x202>
10005a4c:	e71b      	b.n	10005886 <__aeabi_dsub+0x3a>
10005a4e:	e71c      	b.n	1000588a <__aeabi_dsub+0x3e>
10005a50:	1c71      	adds	r1, r6, #1
10005a52:	1c37      	adds	r7, r6, #0
10005a54:	260f      	movs	r6, #15
10005a56:	4663      	mov	r3, ip
10005a58:	402e      	ands	r6, r5
10005a5a:	2e04      	cmp	r6, #4
10005a5c:	d000      	beq.n	10005a60 <__aeabi_dsub+0x214>
10005a5e:	e78c      	b.n	1000597a <__aeabi_dsub+0x12e>
10005a60:	2280      	movs	r2, #128	; 0x80
10005a62:	2601      	movs	r6, #1
10005a64:	0410      	lsls	r0, r2, #16
10005a66:	4034      	ands	r4, r6
10005a68:	4018      	ands	r0, r3
10005a6a:	1c2e      	adds	r6, r5, #0
10005a6c:	e78f      	b.n	1000598e <__aeabi_dsub+0x142>
10005a6e:	4652      	mov	r2, sl
10005a70:	4302      	orrs	r2, r0
10005a72:	d0ed      	beq.n	10005a50 <__aeabi_dsub+0x204>
10005a74:	3b01      	subs	r3, #1
10005a76:	2b00      	cmp	r3, #0
10005a78:	d109      	bne.n	10005a8e <__aeabi_dsub+0x242>
10005a7a:	4657      	mov	r7, sl
10005a7c:	1979      	adds	r1, r7, r5
10005a7e:	42a9      	cmp	r1, r5
10005a80:	4192      	sbcs	r2, r2
10005a82:	4255      	negs	r5, r2
10005a84:	4460      	add	r0, ip
10005a86:	1943      	adds	r3, r0, r5
10005a88:	1c37      	adds	r7, r6, #0
10005a8a:	1c0d      	adds	r5, r1, #0
10005a8c:	e7c8      	b.n	10005a20 <__aeabi_dsub+0x1d4>
10005a8e:	4944      	ldr	r1, [pc, #272]	; (10005ba0 <__aeabi_dsub+0x354>)
10005a90:	428e      	cmp	r6, r1
10005a92:	d1b3      	bne.n	100059fc <__aeabi_dsub+0x1b0>
10005a94:	2080      	movs	r0, #128	; 0x80
10005a96:	4663      	mov	r3, ip
10005a98:	0101      	lsls	r1, r0, #4
10005a9a:	1c37      	adds	r7, r6, #0
10005a9c:	e768      	b.n	10005970 <__aeabi_dsub+0x124>
10005a9e:	1abf      	subs	r7, r7, r2
10005aa0:	4a40      	ldr	r2, [pc, #256]	; (10005ba4 <__aeabi_dsub+0x358>)
10005aa2:	4013      	ands	r3, r2
10005aa4:	1c79      	adds	r1, r7, #1
10005aa6:	e763      	b.n	10005970 <__aeabi_dsub+0x124>
10005aa8:	1c15      	adds	r5, r2, #0
10005aaa:	431d      	orrs	r5, r3
10005aac:	d100      	bne.n	10005ab0 <__aeabi_dsub+0x264>
10005aae:	e221      	b.n	10005ef4 <__aeabi_dsub+0x6a8>
10005ab0:	2f00      	cmp	r7, #0
10005ab2:	d03e      	beq.n	10005b32 <__aeabi_dsub+0x2e6>
10005ab4:	2680      	movs	r6, #128	; 0x80
10005ab6:	0331      	lsls	r1, r6, #12
10005ab8:	430b      	orrs	r3, r1
10005aba:	e77b      	b.n	100059b4 <__aeabi_dsub+0x168>
10005abc:	2f00      	cmp	r7, #0
10005abe:	d000      	beq.n	10005ac2 <__aeabi_dsub+0x276>
10005ac0:	e086      	b.n	10005bd0 <__aeabi_dsub+0x384>
10005ac2:	1c72      	adds	r2, r6, #1
10005ac4:	0551      	lsls	r1, r2, #21
10005ac6:	0d4b      	lsrs	r3, r1, #21
10005ac8:	2b01      	cmp	r3, #1
10005aca:	dc00      	bgt.n	10005ace <__aeabi_dsub+0x282>
10005acc:	e0f0      	b.n	10005cb0 <__aeabi_dsub+0x464>
10005ace:	4657      	mov	r7, sl
10005ad0:	1bea      	subs	r2, r5, r7
10005ad2:	4295      	cmp	r5, r2
10005ad4:	419b      	sbcs	r3, r3
10005ad6:	4667      	mov	r7, ip
10005ad8:	1a39      	subs	r1, r7, r0
10005ada:	425b      	negs	r3, r3
10005adc:	1ac9      	subs	r1, r1, r3
10005ade:	4688      	mov	r8, r1
10005ae0:	020b      	lsls	r3, r1, #8
10005ae2:	d400      	bmi.n	10005ae6 <__aeabi_dsub+0x29a>
10005ae4:	e09d      	b.n	10005c22 <__aeabi_dsub+0x3d6>
10005ae6:	4654      	mov	r4, sl
10005ae8:	1b65      	subs	r5, r4, r5
10005aea:	45aa      	cmp	sl, r5
10005aec:	4192      	sbcs	r2, r2
10005aee:	1bc0      	subs	r0, r0, r7
10005af0:	4257      	negs	r7, r2
10005af2:	1bc3      	subs	r3, r0, r7
10005af4:	4698      	mov	r8, r3
10005af6:	1c37      	adds	r7, r6, #0
10005af8:	464c      	mov	r4, r9
10005afa:	e70e      	b.n	1000591a <__aeabi_dsub+0xce>
10005afc:	1c0f      	adds	r7, r1, #0
10005afe:	2600      	movs	r6, #0
10005b00:	2200      	movs	r2, #0
10005b02:	e75b      	b.n	100059bc <__aeabi_dsub+0x170>
10005b04:	1c28      	adds	r0, r5, #0
10005b06:	f000 fae9 	bl	100060dc <__clzsi2>
10005b0a:	3020      	adds	r0, #32
10005b0c:	1c02      	adds	r2, r0, #0
10005b0e:	3a08      	subs	r2, #8
10005b10:	2a1f      	cmp	r2, #31
10005b12:	dc00      	bgt.n	10005b16 <__aeabi_dsub+0x2ca>
10005b14:	e70d      	b.n	10005932 <__aeabi_dsub+0xe6>
10005b16:	3828      	subs	r0, #40	; 0x28
10005b18:	4085      	lsls	r5, r0
10005b1a:	1c2b      	adds	r3, r5, #0
10005b1c:	2500      	movs	r5, #0
10005b1e:	e711      	b.n	10005944 <__aeabi_dsub+0xf8>
10005b20:	4657      	mov	r7, sl
10005b22:	4338      	orrs	r0, r7
10005b24:	2300      	movs	r3, #0
10005b26:	2200      	movs	r2, #0
10005b28:	2800      	cmp	r0, #0
10005b2a:	d100      	bne.n	10005b2e <__aeabi_dsub+0x2e2>
10005b2c:	e6e6      	b.n	100058fc <__aeabi_dsub+0xb0>
10005b2e:	2201      	movs	r2, #1
10005b30:	e6e4      	b.n	100058fc <__aeabi_dsub+0xb0>
10005b32:	031d      	lsls	r5, r3, #12
10005b34:	0b2e      	lsrs	r6, r5, #12
10005b36:	2700      	movs	r7, #0
10005b38:	e740      	b.n	100059bc <__aeabi_dsub+0x170>
10005b3a:	2b00      	cmp	r3, #0
10005b3c:	d000      	beq.n	10005b40 <__aeabi_dsub+0x2f4>
10005b3e:	e0d9      	b.n	10005cf4 <__aeabi_dsub+0x4a8>
10005b40:	1c77      	adds	r7, r6, #1
10005b42:	0579      	lsls	r1, r7, #21
10005b44:	0d4a      	lsrs	r2, r1, #21
10005b46:	2a01      	cmp	r2, #1
10005b48:	dc00      	bgt.n	10005b4c <__aeabi_dsub+0x300>
10005b4a:	e095      	b.n	10005c78 <__aeabi_dsub+0x42c>
10005b4c:	4b14      	ldr	r3, [pc, #80]	; (10005ba0 <__aeabi_dsub+0x354>)
10005b4e:	429f      	cmp	r7, r3
10005b50:	d100      	bne.n	10005b54 <__aeabi_dsub+0x308>
10005b52:	e0fe      	b.n	10005d52 <__aeabi_dsub+0x506>
10005b54:	4651      	mov	r1, sl
10005b56:	1949      	adds	r1, r1, r5
10005b58:	42a9      	cmp	r1, r5
10005b5a:	41ad      	sbcs	r5, r5
10005b5c:	4662      	mov	r2, ip
10005b5e:	426b      	negs	r3, r5
10005b60:	1880      	adds	r0, r0, r2
10005b62:	18c2      	adds	r2, r0, r3
10005b64:	0849      	lsrs	r1, r1, #1
10005b66:	07d5      	lsls	r5, r2, #31
10005b68:	430d      	orrs	r5, r1
10005b6a:	0853      	lsrs	r3, r2, #1
10005b6c:	1cb1      	adds	r1, r6, #2
10005b6e:	e6ff      	b.n	10005970 <__aeabi_dsub+0x124>
10005b70:	490b      	ldr	r1, [pc, #44]	; (10005ba0 <__aeabi_dsub+0x354>)
10005b72:	428e      	cmp	r6, r1
10005b74:	d000      	beq.n	10005b78 <__aeabi_dsub+0x32c>
10005b76:	e6ac      	b.n	100058d2 <__aeabi_dsub+0x86>
10005b78:	e78c      	b.n	10005a94 <__aeabi_dsub+0x248>
10005b7a:	1c06      	adds	r6, r0, #0
10005b7c:	3e1f      	subs	r6, #31
10005b7e:	1c1f      	adds	r7, r3, #0
10005b80:	40f7      	lsrs	r7, r6
10005b82:	1c3e      	adds	r6, r7, #0
10005b84:	2920      	cmp	r1, #32
10005b86:	d073      	beq.n	10005c70 <__aeabi_dsub+0x424>
10005b88:	223f      	movs	r2, #63	; 0x3f
10005b8a:	1a10      	subs	r0, r2, r0
10005b8c:	4083      	lsls	r3, r0
10005b8e:	431d      	orrs	r5, r3
10005b90:	1e6b      	subs	r3, r5, #1
10005b92:	419d      	sbcs	r5, r3
10005b94:	4335      	orrs	r5, r6
10005b96:	2101      	movs	r1, #1
10005b98:	2300      	movs	r3, #0
10005b9a:	2700      	movs	r7, #0
10005b9c:	e6e8      	b.n	10005970 <__aeabi_dsub+0x124>
10005b9e:	46c0      	nop			; (mov r8, r8)
10005ba0:	000007ff 	.word	0x000007ff
10005ba4:	ff7fffff 	.word	0xff7fffff
10005ba8:	800fffff 	.word	0x800fffff
10005bac:	1c3b      	adds	r3, r7, #0
10005bae:	3b20      	subs	r3, #32
10005bb0:	1c01      	adds	r1, r0, #0
10005bb2:	40d9      	lsrs	r1, r3
10005bb4:	1c0b      	adds	r3, r1, #0
10005bb6:	2f20      	cmp	r7, #32
10005bb8:	d05c      	beq.n	10005c74 <__aeabi_dsub+0x428>
10005bba:	2240      	movs	r2, #64	; 0x40
10005bbc:	1bd7      	subs	r7, r2, r7
10005bbe:	40b8      	lsls	r0, r7
10005bc0:	1c02      	adds	r2, r0, #0
10005bc2:	4650      	mov	r0, sl
10005bc4:	4302      	orrs	r2, r0
10005bc6:	1e51      	subs	r1, r2, #1
10005bc8:	418a      	sbcs	r2, r1
10005bca:	431a      	orrs	r2, r3
10005bcc:	2300      	movs	r3, #0
10005bce:	e695      	b.n	100058fc <__aeabi_dsub+0xb0>
10005bd0:	427f      	negs	r7, r7
10005bd2:	2e00      	cmp	r6, #0
10005bd4:	d040      	beq.n	10005c58 <__aeabi_dsub+0x40c>
10005bd6:	4cca      	ldr	r4, [pc, #808]	; (10005f00 <__aeabi_dsub+0x6b4>)
10005bd8:	42a2      	cmp	r2, r4
10005bda:	d100      	bne.n	10005bde <__aeabi_dsub+0x392>
10005bdc:	e11f      	b.n	10005e1e <__aeabi_dsub+0x5d2>
10005bde:	2180      	movs	r1, #128	; 0x80
10005be0:	4666      	mov	r6, ip
10005be2:	040b      	lsls	r3, r1, #16
10005be4:	431e      	orrs	r6, r3
10005be6:	46b4      	mov	ip, r6
10005be8:	2f38      	cmp	r7, #56	; 0x38
10005bea:	dd00      	ble.n	10005bee <__aeabi_dsub+0x3a2>
10005bec:	e0a9      	b.n	10005d42 <__aeabi_dsub+0x4f6>
10005bee:	2f1f      	cmp	r7, #31
10005bf0:	dd00      	ble.n	10005bf4 <__aeabi_dsub+0x3a8>
10005bf2:	e13d      	b.n	10005e70 <__aeabi_dsub+0x624>
10005bf4:	2320      	movs	r3, #32
10005bf6:	1bde      	subs	r6, r3, r7
10005bf8:	1c29      	adds	r1, r5, #0
10005bfa:	4664      	mov	r4, ip
10005bfc:	40b4      	lsls	r4, r6
10005bfe:	40f9      	lsrs	r1, r7
10005c00:	40b5      	lsls	r5, r6
10005c02:	1e6b      	subs	r3, r5, #1
10005c04:	419d      	sbcs	r5, r3
10005c06:	4321      	orrs	r1, r4
10005c08:	4663      	mov	r3, ip
10005c0a:	430d      	orrs	r5, r1
10005c0c:	40fb      	lsrs	r3, r7
10005c0e:	4657      	mov	r7, sl
10005c10:	1b7d      	subs	r5, r7, r5
10005c12:	1ac0      	subs	r0, r0, r3
10005c14:	45aa      	cmp	sl, r5
10005c16:	419b      	sbcs	r3, r3
10005c18:	425f      	negs	r7, r3
10005c1a:	1bc3      	subs	r3, r0, r7
10005c1c:	464c      	mov	r4, r9
10005c1e:	1c17      	adds	r7, r2, #0
10005c20:	e675      	b.n	1000590e <__aeabi_dsub+0xc2>
10005c22:	1c0d      	adds	r5, r1, #0
10005c24:	4315      	orrs	r5, r2
10005c26:	d120      	bne.n	10005c6a <__aeabi_dsub+0x41e>
10005c28:	2400      	movs	r4, #0
10005c2a:	2101      	movs	r1, #1
10005c2c:	2300      	movs	r3, #0
10005c2e:	2604      	movs	r6, #4
10005c30:	2700      	movs	r7, #0
10005c32:	e6b6      	b.n	100059a2 <__aeabi_dsub+0x156>
10005c34:	2b1f      	cmp	r3, #31
10005c36:	dc4a      	bgt.n	10005cce <__aeabi_dsub+0x482>
10005c38:	2120      	movs	r1, #32
10005c3a:	1ac9      	subs	r1, r1, r3
10005c3c:	1c07      	adds	r7, r0, #0
10005c3e:	4652      	mov	r2, sl
10005c40:	408f      	lsls	r7, r1
10005c42:	40da      	lsrs	r2, r3
10005c44:	433a      	orrs	r2, r7
10005c46:	4657      	mov	r7, sl
10005c48:	408f      	lsls	r7, r1
10005c4a:	1c39      	adds	r1, r7, #0
10005c4c:	1e4f      	subs	r7, r1, #1
10005c4e:	41b9      	sbcs	r1, r7
10005c50:	40d8      	lsrs	r0, r3
10005c52:	430a      	orrs	r2, r1
10005c54:	1c07      	adds	r7, r0, #0
10005c56:	e6db      	b.n	10005a10 <__aeabi_dsub+0x1c4>
10005c58:	4664      	mov	r4, ip
10005c5a:	432c      	orrs	r4, r5
10005c5c:	d169      	bne.n	10005d32 <__aeabi_dsub+0x4e6>
10005c5e:	1c51      	adds	r1, r2, #1
10005c60:	1c03      	adds	r3, r0, #0
10005c62:	4655      	mov	r5, sl
10005c64:	1c17      	adds	r7, r2, #0
10005c66:	464c      	mov	r4, r9
10005c68:	e682      	b.n	10005970 <__aeabi_dsub+0x124>
10005c6a:	1c15      	adds	r5, r2, #0
10005c6c:	1c37      	adds	r7, r6, #0
10005c6e:	e654      	b.n	1000591a <__aeabi_dsub+0xce>
10005c70:	2300      	movs	r3, #0
10005c72:	e78c      	b.n	10005b8e <__aeabi_dsub+0x342>
10005c74:	2200      	movs	r2, #0
10005c76:	e7a4      	b.n	10005bc2 <__aeabi_dsub+0x376>
10005c78:	4667      	mov	r7, ip
10005c7a:	432f      	orrs	r7, r5
10005c7c:	2e00      	cmp	r6, #0
10005c7e:	d000      	beq.n	10005c82 <__aeabi_dsub+0x436>
10005c80:	e0d4      	b.n	10005e2c <__aeabi_dsub+0x5e0>
10005c82:	2f00      	cmp	r7, #0
10005c84:	d100      	bne.n	10005c88 <__aeabi_dsub+0x43c>
10005c86:	e126      	b.n	10005ed6 <__aeabi_dsub+0x68a>
10005c88:	4653      	mov	r3, sl
10005c8a:	4303      	orrs	r3, r0
10005c8c:	d100      	bne.n	10005c90 <__aeabi_dsub+0x444>
10005c8e:	e0e4      	b.n	10005e5a <__aeabi_dsub+0x60e>
10005c90:	4651      	mov	r1, sl
10005c92:	194f      	adds	r7, r1, r5
10005c94:	42af      	cmp	r7, r5
10005c96:	41ad      	sbcs	r5, r5
10005c98:	4460      	add	r0, ip
10005c9a:	426e      	negs	r6, r5
10005c9c:	1983      	adds	r3, r0, r6
10005c9e:	021e      	lsls	r6, r3, #8
10005ca0:	d400      	bmi.n	10005ca4 <__aeabi_dsub+0x458>
10005ca2:	e14e      	b.n	10005f42 <__aeabi_dsub+0x6f6>
10005ca4:	4897      	ldr	r0, [pc, #604]	; (10005f04 <__aeabi_dsub+0x6b8>)
10005ca6:	1c3d      	adds	r5, r7, #0
10005ca8:	4003      	ands	r3, r0
10005caa:	2102      	movs	r1, #2
10005cac:	2701      	movs	r7, #1
10005cae:	e65f      	b.n	10005970 <__aeabi_dsub+0x124>
10005cb0:	4661      	mov	r1, ip
10005cb2:	4329      	orrs	r1, r5
10005cb4:	2e00      	cmp	r6, #0
10005cb6:	d129      	bne.n	10005d0c <__aeabi_dsub+0x4c0>
10005cb8:	2900      	cmp	r1, #0
10005cba:	d176      	bne.n	10005daa <__aeabi_dsub+0x55e>
10005cbc:	4651      	mov	r1, sl
10005cbe:	4301      	orrs	r1, r0
10005cc0:	d0b2      	beq.n	10005c28 <__aeabi_dsub+0x3dc>
10005cc2:	1c03      	adds	r3, r0, #0
10005cc4:	4655      	mov	r5, sl
10005cc6:	464c      	mov	r4, r9
10005cc8:	2101      	movs	r1, #1
10005cca:	2700      	movs	r7, #0
10005ccc:	e650      	b.n	10005970 <__aeabi_dsub+0x124>
10005cce:	1c1f      	adds	r7, r3, #0
10005cd0:	3f20      	subs	r7, #32
10005cd2:	1c01      	adds	r1, r0, #0
10005cd4:	40f9      	lsrs	r1, r7
10005cd6:	1c0f      	adds	r7, r1, #0
10005cd8:	2b20      	cmp	r3, #32
10005cda:	d100      	bne.n	10005cde <__aeabi_dsub+0x492>
10005cdc:	e0c6      	b.n	10005e6c <__aeabi_dsub+0x620>
10005cde:	2240      	movs	r2, #64	; 0x40
10005ce0:	1ad3      	subs	r3, r2, r3
10005ce2:	4098      	lsls	r0, r3
10005ce4:	1c02      	adds	r2, r0, #0
10005ce6:	4650      	mov	r0, sl
10005ce8:	4302      	orrs	r2, r0
10005cea:	1e53      	subs	r3, r2, #1
10005cec:	419a      	sbcs	r2, r3
10005cee:	433a      	orrs	r2, r7
10005cf0:	2700      	movs	r7, #0
10005cf2:	e68d      	b.n	10005a10 <__aeabi_dsub+0x1c4>
10005cf4:	425b      	negs	r3, r3
10005cf6:	2e00      	cmp	r6, #0
10005cf8:	d130      	bne.n	10005d5c <__aeabi_dsub+0x510>
10005cfa:	4667      	mov	r7, ip
10005cfc:	432f      	orrs	r7, r5
10005cfe:	d000      	beq.n	10005d02 <__aeabi_dsub+0x4b6>
10005d00:	e0c8      	b.n	10005e94 <__aeabi_dsub+0x648>
10005d02:	1c51      	adds	r1, r2, #1
10005d04:	1c03      	adds	r3, r0, #0
10005d06:	4655      	mov	r5, sl
10005d08:	1c17      	adds	r7, r2, #0
10005d0a:	e631      	b.n	10005970 <__aeabi_dsub+0x124>
10005d0c:	2900      	cmp	r1, #0
10005d0e:	d165      	bne.n	10005ddc <__aeabi_dsub+0x590>
10005d10:	4657      	mov	r7, sl
10005d12:	4307      	orrs	r7, r0
10005d14:	d100      	bne.n	10005d18 <__aeabi_dsub+0x4cc>
10005d16:	e0c8      	b.n	10005eaa <__aeabi_dsub+0x65e>
10005d18:	1c03      	adds	r3, r0, #0
10005d1a:	2080      	movs	r0, #128	; 0x80
10005d1c:	4655      	mov	r5, sl
10005d1e:	464c      	mov	r4, r9
10005d20:	0101      	lsls	r1, r0, #4
10005d22:	4f77      	ldr	r7, [pc, #476]	; (10005f00 <__aeabi_dsub+0x6b4>)
10005d24:	e624      	b.n	10005970 <__aeabi_dsub+0x124>
10005d26:	2380      	movs	r3, #128	; 0x80
10005d28:	1c37      	adds	r7, r6, #0
10005d2a:	0119      	lsls	r1, r3, #4
10005d2c:	2604      	movs	r6, #4
10005d2e:	2300      	movs	r3, #0
10005d30:	e637      	b.n	100059a2 <__aeabi_dsub+0x156>
10005d32:	3f01      	subs	r7, #1
10005d34:	2f00      	cmp	r7, #0
10005d36:	d16e      	bne.n	10005e16 <__aeabi_dsub+0x5ca>
10005d38:	4654      	mov	r4, sl
10005d3a:	4661      	mov	r1, ip
10005d3c:	1b65      	subs	r5, r4, r5
10005d3e:	1a40      	subs	r0, r0, r1
10005d40:	e768      	b.n	10005c14 <__aeabi_dsub+0x3c8>
10005d42:	4667      	mov	r7, ip
10005d44:	433d      	orrs	r5, r7
10005d46:	2300      	movs	r3, #0
10005d48:	2d00      	cmp	r5, #0
10005d4a:	d100      	bne.n	10005d4e <__aeabi_dsub+0x502>
10005d4c:	e75f      	b.n	10005c0e <__aeabi_dsub+0x3c2>
10005d4e:	2501      	movs	r5, #1
10005d50:	e75d      	b.n	10005c0e <__aeabi_dsub+0x3c2>
10005d52:	2680      	movs	r6, #128	; 0x80
10005d54:	0131      	lsls	r1, r6, #4
10005d56:	2300      	movs	r3, #0
10005d58:	2604      	movs	r6, #4
10005d5a:	e622      	b.n	100059a2 <__aeabi_dsub+0x156>
10005d5c:	4968      	ldr	r1, [pc, #416]	; (10005f00 <__aeabi_dsub+0x6b4>)
10005d5e:	428a      	cmp	r2, r1
10005d60:	d100      	bne.n	10005d64 <__aeabi_dsub+0x518>
10005d62:	e0c1      	b.n	10005ee8 <__aeabi_dsub+0x69c>
10005d64:	2780      	movs	r7, #128	; 0x80
10005d66:	4666      	mov	r6, ip
10005d68:	0439      	lsls	r1, r7, #16
10005d6a:	430e      	orrs	r6, r1
10005d6c:	46b4      	mov	ip, r6
10005d6e:	2b38      	cmp	r3, #56	; 0x38
10005d70:	dd00      	ble.n	10005d74 <__aeabi_dsub+0x528>
10005d72:	e0a2      	b.n	10005eba <__aeabi_dsub+0x66e>
10005d74:	2b1f      	cmp	r3, #31
10005d76:	dd00      	ble.n	10005d7a <__aeabi_dsub+0x52e>
10005d78:	e0d0      	b.n	10005f1c <__aeabi_dsub+0x6d0>
10005d7a:	2120      	movs	r1, #32
10005d7c:	1ac9      	subs	r1, r1, r3
10005d7e:	1c2e      	adds	r6, r5, #0
10005d80:	4667      	mov	r7, ip
10005d82:	408f      	lsls	r7, r1
10005d84:	408d      	lsls	r5, r1
10005d86:	40de      	lsrs	r6, r3
10005d88:	433e      	orrs	r6, r7
10005d8a:	1c29      	adds	r1, r5, #0
10005d8c:	4667      	mov	r7, ip
10005d8e:	1e4d      	subs	r5, r1, #1
10005d90:	41a9      	sbcs	r1, r5
10005d92:	40df      	lsrs	r7, r3
10005d94:	1c35      	adds	r5, r6, #0
10005d96:	430d      	orrs	r5, r1
10005d98:	1c3e      	adds	r6, r7, #0
10005d9a:	4455      	add	r5, sl
10005d9c:	4555      	cmp	r5, sl
10005d9e:	419b      	sbcs	r3, r3
10005da0:	1830      	adds	r0, r6, r0
10005da2:	425e      	negs	r6, r3
10005da4:	1983      	adds	r3, r0, r6
10005da6:	1c17      	adds	r7, r2, #0
10005da8:	e63a      	b.n	10005a20 <__aeabi_dsub+0x1d4>
10005daa:	4656      	mov	r6, sl
10005dac:	4306      	orrs	r6, r0
10005dae:	d054      	beq.n	10005e5a <__aeabi_dsub+0x60e>
10005db0:	4657      	mov	r7, sl
10005db2:	1bea      	subs	r2, r5, r7
10005db4:	4663      	mov	r3, ip
10005db6:	4295      	cmp	r5, r2
10005db8:	41b6      	sbcs	r6, r6
10005dba:	1a19      	subs	r1, r3, r0
10005dbc:	4273      	negs	r3, r6
10005dbe:	1acb      	subs	r3, r1, r3
10005dc0:	021e      	lsls	r6, r3, #8
10005dc2:	d400      	bmi.n	10005dc6 <__aeabi_dsub+0x57a>
10005dc4:	e0a2      	b.n	10005f0c <__aeabi_dsub+0x6c0>
10005dc6:	1b7d      	subs	r5, r7, r5
10005dc8:	4664      	mov	r4, ip
10005dca:	45aa      	cmp	sl, r5
10005dcc:	41bf      	sbcs	r7, r7
10005dce:	1b00      	subs	r0, r0, r4
10005dd0:	427a      	negs	r2, r7
10005dd2:	1a83      	subs	r3, r0, r2
10005dd4:	464c      	mov	r4, r9
10005dd6:	2101      	movs	r1, #1
10005dd8:	2700      	movs	r7, #0
10005dda:	e5c9      	b.n	10005970 <__aeabi_dsub+0x124>
10005ddc:	4656      	mov	r6, sl
10005dde:	4306      	orrs	r6, r0
10005de0:	d03f      	beq.n	10005e62 <__aeabi_dsub+0x616>
10005de2:	4662      	mov	r2, ip
10005de4:	2180      	movs	r1, #128	; 0x80
10005de6:	0757      	lsls	r7, r2, #29
10005de8:	08ed      	lsrs	r5, r5, #3
10005dea:	08d3      	lsrs	r3, r2, #3
10005dec:	030a      	lsls	r2, r1, #12
10005dee:	433d      	orrs	r5, r7
10005df0:	4213      	tst	r3, r2
10005df2:	d008      	beq.n	10005e06 <__aeabi_dsub+0x5ba>
10005df4:	08c6      	lsrs	r6, r0, #3
10005df6:	4216      	tst	r6, r2
10005df8:	d105      	bne.n	10005e06 <__aeabi_dsub+0x5ba>
10005dfa:	4655      	mov	r5, sl
10005dfc:	08ec      	lsrs	r4, r5, #3
10005dfe:	0745      	lsls	r5, r0, #29
10005e00:	4325      	orrs	r5, r4
10005e02:	1c33      	adds	r3, r6, #0
10005e04:	464c      	mov	r4, r9
10005e06:	0f68      	lsrs	r0, r5, #29
10005e08:	00db      	lsls	r3, r3, #3
10005e0a:	2680      	movs	r6, #128	; 0x80
10005e0c:	4303      	orrs	r3, r0
10005e0e:	00ed      	lsls	r5, r5, #3
10005e10:	0131      	lsls	r1, r6, #4
10005e12:	4f3b      	ldr	r7, [pc, #236]	; (10005f00 <__aeabi_dsub+0x6b4>)
10005e14:	e5ac      	b.n	10005970 <__aeabi_dsub+0x124>
10005e16:	493a      	ldr	r1, [pc, #232]	; (10005f00 <__aeabi_dsub+0x6b4>)
10005e18:	428a      	cmp	r2, r1
10005e1a:	d000      	beq.n	10005e1e <__aeabi_dsub+0x5d2>
10005e1c:	e6e4      	b.n	10005be8 <__aeabi_dsub+0x39c>
10005e1e:	2680      	movs	r6, #128	; 0x80
10005e20:	1c03      	adds	r3, r0, #0
10005e22:	4655      	mov	r5, sl
10005e24:	464c      	mov	r4, r9
10005e26:	0131      	lsls	r1, r6, #4
10005e28:	1c17      	adds	r7, r2, #0
10005e2a:	e5a1      	b.n	10005970 <__aeabi_dsub+0x124>
10005e2c:	2f00      	cmp	r7, #0
10005e2e:	d04c      	beq.n	10005eca <__aeabi_dsub+0x67e>
10005e30:	4653      	mov	r3, sl
10005e32:	4303      	orrs	r3, r0
10005e34:	d015      	beq.n	10005e62 <__aeabi_dsub+0x616>
10005e36:	4662      	mov	r2, ip
10005e38:	2680      	movs	r6, #128	; 0x80
10005e3a:	08ed      	lsrs	r5, r5, #3
10005e3c:	0751      	lsls	r1, r2, #29
10005e3e:	08d3      	lsrs	r3, r2, #3
10005e40:	0337      	lsls	r7, r6, #12
10005e42:	430d      	orrs	r5, r1
10005e44:	423b      	tst	r3, r7
10005e46:	d0de      	beq.n	10005e06 <__aeabi_dsub+0x5ba>
10005e48:	08c2      	lsrs	r2, r0, #3
10005e4a:	423a      	tst	r2, r7
10005e4c:	d1db      	bne.n	10005e06 <__aeabi_dsub+0x5ba>
10005e4e:	4655      	mov	r5, sl
10005e50:	08e9      	lsrs	r1, r5, #3
10005e52:	0745      	lsls	r5, r0, #29
10005e54:	1c13      	adds	r3, r2, #0
10005e56:	430d      	orrs	r5, r1
10005e58:	e7d5      	b.n	10005e06 <__aeabi_dsub+0x5ba>
10005e5a:	4663      	mov	r3, ip
10005e5c:	2101      	movs	r1, #1
10005e5e:	2700      	movs	r7, #0
10005e60:	e586      	b.n	10005970 <__aeabi_dsub+0x124>
10005e62:	2780      	movs	r7, #128	; 0x80
10005e64:	0139      	lsls	r1, r7, #4
10005e66:	4663      	mov	r3, ip
10005e68:	4f25      	ldr	r7, [pc, #148]	; (10005f00 <__aeabi_dsub+0x6b4>)
10005e6a:	e581      	b.n	10005970 <__aeabi_dsub+0x124>
10005e6c:	2200      	movs	r2, #0
10005e6e:	e73a      	b.n	10005ce6 <__aeabi_dsub+0x49a>
10005e70:	1c3c      	adds	r4, r7, #0
10005e72:	3c20      	subs	r4, #32
10005e74:	4666      	mov	r6, ip
10005e76:	40e6      	lsrs	r6, r4
10005e78:	1c33      	adds	r3, r6, #0
10005e7a:	2f20      	cmp	r7, #32
10005e7c:	d05f      	beq.n	10005f3e <__aeabi_dsub+0x6f2>
10005e7e:	2440      	movs	r4, #64	; 0x40
10005e80:	1be7      	subs	r7, r4, r7
10005e82:	4666      	mov	r6, ip
10005e84:	40be      	lsls	r6, r7
10005e86:	1c31      	adds	r1, r6, #0
10005e88:	430d      	orrs	r5, r1
10005e8a:	1e69      	subs	r1, r5, #1
10005e8c:	418d      	sbcs	r5, r1
10005e8e:	431d      	orrs	r5, r3
10005e90:	2300      	movs	r3, #0
10005e92:	e6bc      	b.n	10005c0e <__aeabi_dsub+0x3c2>
10005e94:	3b01      	subs	r3, #1
10005e96:	2b00      	cmp	r3, #0
10005e98:	d122      	bne.n	10005ee0 <__aeabi_dsub+0x694>
10005e9a:	4455      	add	r5, sl
10005e9c:	4555      	cmp	r5, sl
10005e9e:	41bf      	sbcs	r7, r7
10005ea0:	427b      	negs	r3, r7
10005ea2:	4460      	add	r0, ip
10005ea4:	18c3      	adds	r3, r0, r3
10005ea6:	1c17      	adds	r7, r2, #0
10005ea8:	e5ba      	b.n	10005a20 <__aeabi_dsub+0x1d4>
10005eaa:	2180      	movs	r1, #128	; 0x80
10005eac:	2204      	movs	r2, #4
10005eae:	2400      	movs	r4, #0
10005eb0:	0109      	lsls	r1, r1, #4
10005eb2:	4b15      	ldr	r3, [pc, #84]	; (10005f08 <__aeabi_dsub+0x6bc>)
10005eb4:	4256      	negs	r6, r2
10005eb6:	4f12      	ldr	r7, [pc, #72]	; (10005f00 <__aeabi_dsub+0x6b4>)
10005eb8:	e573      	b.n	100059a2 <__aeabi_dsub+0x156>
10005eba:	4663      	mov	r3, ip
10005ebc:	431d      	orrs	r5, r3
10005ebe:	2600      	movs	r6, #0
10005ec0:	2d00      	cmp	r5, #0
10005ec2:	d100      	bne.n	10005ec6 <__aeabi_dsub+0x67a>
10005ec4:	e769      	b.n	10005d9a <__aeabi_dsub+0x54e>
10005ec6:	2501      	movs	r5, #1
10005ec8:	e767      	b.n	10005d9a <__aeabi_dsub+0x54e>
10005eca:	2280      	movs	r2, #128	; 0x80
10005ecc:	1c03      	adds	r3, r0, #0
10005ece:	4655      	mov	r5, sl
10005ed0:	0111      	lsls	r1, r2, #4
10005ed2:	4f0b      	ldr	r7, [pc, #44]	; (10005f00 <__aeabi_dsub+0x6b4>)
10005ed4:	e54c      	b.n	10005970 <__aeabi_dsub+0x124>
10005ed6:	1c03      	adds	r3, r0, #0
10005ed8:	4655      	mov	r5, sl
10005eda:	2101      	movs	r1, #1
10005edc:	2700      	movs	r7, #0
10005ede:	e547      	b.n	10005970 <__aeabi_dsub+0x124>
10005ee0:	4907      	ldr	r1, [pc, #28]	; (10005f00 <__aeabi_dsub+0x6b4>)
10005ee2:	428a      	cmp	r2, r1
10005ee4:	d000      	beq.n	10005ee8 <__aeabi_dsub+0x69c>
10005ee6:	e742      	b.n	10005d6e <__aeabi_dsub+0x522>
10005ee8:	2180      	movs	r1, #128	; 0x80
10005eea:	1c03      	adds	r3, r0, #0
10005eec:	4655      	mov	r5, sl
10005eee:	0109      	lsls	r1, r1, #4
10005ef0:	1c17      	adds	r7, r2, #0
10005ef2:	e53d      	b.n	10005970 <__aeabi_dsub+0x124>
10005ef4:	057f      	lsls	r7, r7, #21
10005ef6:	0d7f      	lsrs	r7, r7, #21
10005ef8:	2600      	movs	r6, #0
10005efa:	2200      	movs	r2, #0
10005efc:	e55e      	b.n	100059bc <__aeabi_dsub+0x170>
10005efe:	46c0      	nop			; (mov r8, r8)
10005f00:	000007ff 	.word	0x000007ff
10005f04:	ff7fffff 	.word	0xff7fffff
10005f08:	007fffff 	.word	0x007fffff
10005f0c:	1c1d      	adds	r5, r3, #0
10005f0e:	4315      	orrs	r5, r2
10005f10:	d100      	bne.n	10005f14 <__aeabi_dsub+0x6c8>
10005f12:	e689      	b.n	10005c28 <__aeabi_dsub+0x3dc>
10005f14:	1c15      	adds	r5, r2, #0
10005f16:	2101      	movs	r1, #1
10005f18:	2700      	movs	r7, #0
10005f1a:	e529      	b.n	10005970 <__aeabi_dsub+0x124>
10005f1c:	1c1f      	adds	r7, r3, #0
10005f1e:	3f20      	subs	r7, #32
10005f20:	4661      	mov	r1, ip
10005f22:	40f9      	lsrs	r1, r7
10005f24:	2b20      	cmp	r3, #32
10005f26:	d010      	beq.n	10005f4a <__aeabi_dsub+0x6fe>
10005f28:	2640      	movs	r6, #64	; 0x40
10005f2a:	1af3      	subs	r3, r6, r3
10005f2c:	4667      	mov	r7, ip
10005f2e:	409f      	lsls	r7, r3
10005f30:	1c3b      	adds	r3, r7, #0
10005f32:	431d      	orrs	r5, r3
10005f34:	1e6b      	subs	r3, r5, #1
10005f36:	419d      	sbcs	r5, r3
10005f38:	430d      	orrs	r5, r1
10005f3a:	2600      	movs	r6, #0
10005f3c:	e72d      	b.n	10005d9a <__aeabi_dsub+0x54e>
10005f3e:	2100      	movs	r1, #0
10005f40:	e7a2      	b.n	10005e88 <__aeabi_dsub+0x63c>
10005f42:	1c3d      	adds	r5, r7, #0
10005f44:	2101      	movs	r1, #1
10005f46:	2700      	movs	r7, #0
10005f48:	e512      	b.n	10005970 <__aeabi_dsub+0x124>
10005f4a:	2300      	movs	r3, #0
10005f4c:	e7f1      	b.n	10005f32 <__aeabi_dsub+0x6e6>
10005f4e:	46c0      	nop			; (mov r8, r8)

10005f50 <__aeabi_d2iz>:
10005f50:	4a13      	ldr	r2, [pc, #76]	; (10005fa0 <__aeabi_d2iz+0x50>)
10005f52:	030b      	lsls	r3, r1, #12
10005f54:	b530      	push	{r4, r5, lr}
10005f56:	1c05      	adds	r5, r0, #0
10005f58:	0048      	lsls	r0, r1, #1
10005f5a:	0b1c      	lsrs	r4, r3, #12
10005f5c:	0fc9      	lsrs	r1, r1, #31
10005f5e:	0d43      	lsrs	r3, r0, #21
10005f60:	2000      	movs	r0, #0
10005f62:	4293      	cmp	r3, r2
10005f64:	dd11      	ble.n	10005f8a <__aeabi_d2iz+0x3a>
10005f66:	480f      	ldr	r0, [pc, #60]	; (10005fa4 <__aeabi_d2iz+0x54>)
10005f68:	4283      	cmp	r3, r0
10005f6a:	dc0f      	bgt.n	10005f8c <__aeabi_d2iz+0x3c>
10005f6c:	2280      	movs	r2, #128	; 0x80
10005f6e:	0350      	lsls	r0, r2, #13
10005f70:	4a0d      	ldr	r2, [pc, #52]	; (10005fa8 <__aeabi_d2iz+0x58>)
10005f72:	4304      	orrs	r4, r0
10005f74:	1ad0      	subs	r0, r2, r3
10005f76:	281f      	cmp	r0, #31
10005f78:	dd0b      	ble.n	10005f92 <__aeabi_d2iz+0x42>
10005f7a:	4d0c      	ldr	r5, [pc, #48]	; (10005fac <__aeabi_d2iz+0x5c>)
10005f7c:	1aeb      	subs	r3, r5, r3
10005f7e:	40dc      	lsrs	r4, r3
10005f80:	1c22      	adds	r2, r4, #0
10005f82:	4250      	negs	r0, r2
10005f84:	2900      	cmp	r1, #0
10005f86:	d100      	bne.n	10005f8a <__aeabi_d2iz+0x3a>
10005f88:	1c10      	adds	r0, r2, #0
10005f8a:	bd30      	pop	{r4, r5, pc}
10005f8c:	4c08      	ldr	r4, [pc, #32]	; (10005fb0 <__aeabi_d2iz+0x60>)
10005f8e:	1908      	adds	r0, r1, r4
10005f90:	e7fb      	b.n	10005f8a <__aeabi_d2iz+0x3a>
10005f92:	40c5      	lsrs	r5, r0
10005f94:	4807      	ldr	r0, [pc, #28]	; (10005fb4 <__aeabi_d2iz+0x64>)
10005f96:	1c2a      	adds	r2, r5, #0
10005f98:	181d      	adds	r5, r3, r0
10005f9a:	40ac      	lsls	r4, r5
10005f9c:	4322      	orrs	r2, r4
10005f9e:	e7f0      	b.n	10005f82 <__aeabi_d2iz+0x32>
10005fa0:	000003fe 	.word	0x000003fe
10005fa4:	0000041d 	.word	0x0000041d
10005fa8:	00000433 	.word	0x00000433
10005fac:	00000413 	.word	0x00000413
10005fb0:	7fffffff 	.word	0x7fffffff
10005fb4:	fffffbed 	.word	0xfffffbed

10005fb8 <__aeabi_f2d>:
10005fb8:	0041      	lsls	r1, r0, #1
10005fba:	b570      	push	{r4, r5, r6, lr}
10005fbc:	0e0e      	lsrs	r6, r1, #24
10005fbe:	1c73      	adds	r3, r6, #1
10005fc0:	0242      	lsls	r2, r0, #9
10005fc2:	0fc5      	lsrs	r5, r0, #31
10005fc4:	b2d8      	uxtb	r0, r3
10005fc6:	0a54      	lsrs	r4, r2, #9
10005fc8:	2801      	cmp	r0, #1
10005fca:	dd15      	ble.n	10005ff8 <__aeabi_f2d+0x40>
10005fcc:	0763      	lsls	r3, r4, #29
10005fce:	24e0      	movs	r4, #224	; 0xe0
10005fd0:	00a0      	lsls	r0, r4, #2
10005fd2:	0b12      	lsrs	r2, r2, #12
10005fd4:	1834      	adds	r4, r6, r0
10005fd6:	2000      	movs	r0, #0
10005fd8:	2100      	movs	r1, #0
10005fda:	1c18      	adds	r0, r3, #0
10005fdc:	0d0b      	lsrs	r3, r1, #20
10005fde:	051e      	lsls	r6, r3, #20
10005fe0:	4b1c      	ldr	r3, [pc, #112]	; (10006054 <__aeabi_f2d+0x9c>)
10005fe2:	4332      	orrs	r2, r6
10005fe4:	0561      	lsls	r1, r4, #21
10005fe6:	084c      	lsrs	r4, r1, #1
10005fe8:	4013      	ands	r3, r2
10005fea:	4323      	orrs	r3, r4
10005fec:	005a      	lsls	r2, r3, #1
10005fee:	0856      	lsrs	r6, r2, #1
10005ff0:	07ed      	lsls	r5, r5, #31
10005ff2:	1c31      	adds	r1, r6, #0
10005ff4:	4329      	orrs	r1, r5
10005ff6:	bd70      	pop	{r4, r5, r6, pc}
10005ff8:	2e00      	cmp	r6, #0
10005ffa:	d116      	bne.n	1000602a <__aeabi_f2d+0x72>
10005ffc:	2c00      	cmp	r4, #0
10005ffe:	d01e      	beq.n	1000603e <__aeabi_f2d+0x86>
10006000:	1c20      	adds	r0, r4, #0
10006002:	f000 f86b 	bl	100060dc <__clzsi2>
10006006:	280a      	cmp	r0, #10
10006008:	dc1d      	bgt.n	10006046 <__aeabi_f2d+0x8e>
1000600a:	220b      	movs	r2, #11
1000600c:	1a11      	subs	r1, r2, r0
1000600e:	1c02      	adds	r2, r0, #0
10006010:	1c23      	adds	r3, r4, #0
10006012:	3215      	adds	r2, #21
10006014:	40cb      	lsrs	r3, r1
10006016:	4094      	lsls	r4, r2
10006018:	1c1e      	adds	r6, r3, #0
1000601a:	1c23      	adds	r3, r4, #0
1000601c:	0334      	lsls	r4, r6, #12
1000601e:	4e0e      	ldr	r6, [pc, #56]	; (10006058 <__aeabi_f2d+0xa0>)
10006020:	0b22      	lsrs	r2, r4, #12
10006022:	1a30      	subs	r0, r6, r0
10006024:	0541      	lsls	r1, r0, #21
10006026:	0d4c      	lsrs	r4, r1, #21
10006028:	e7d5      	b.n	10005fd6 <__aeabi_f2d+0x1e>
1000602a:	2c00      	cmp	r4, #0
1000602c:	d003      	beq.n	10006036 <__aeabi_f2d+0x7e>
1000602e:	0763      	lsls	r3, r4, #29
10006030:	0b12      	lsrs	r2, r2, #12
10006032:	4c0a      	ldr	r4, [pc, #40]	; (1000605c <__aeabi_f2d+0xa4>)
10006034:	e7cf      	b.n	10005fd6 <__aeabi_f2d+0x1e>
10006036:	4c09      	ldr	r4, [pc, #36]	; (1000605c <__aeabi_f2d+0xa4>)
10006038:	2200      	movs	r2, #0
1000603a:	2300      	movs	r3, #0
1000603c:	e7cb      	b.n	10005fd6 <__aeabi_f2d+0x1e>
1000603e:	2400      	movs	r4, #0
10006040:	2200      	movs	r2, #0
10006042:	2300      	movs	r3, #0
10006044:	e7c7      	b.n	10005fd6 <__aeabi_f2d+0x1e>
10006046:	1c01      	adds	r1, r0, #0
10006048:	390b      	subs	r1, #11
1000604a:	408c      	lsls	r4, r1
1000604c:	1c26      	adds	r6, r4, #0
1000604e:	2300      	movs	r3, #0
10006050:	e7e4      	b.n	1000601c <__aeabi_f2d+0x64>
10006052:	46c0      	nop			; (mov r8, r8)
10006054:	800fffff 	.word	0x800fffff
10006058:	00000389 	.word	0x00000389
1000605c:	000007ff 	.word	0x000007ff

10006060 <__aeabi_cdrcmple>:
10006060:	4684      	mov	ip, r0
10006062:	1c10      	adds	r0, r2, #0
10006064:	4662      	mov	r2, ip
10006066:	468c      	mov	ip, r1
10006068:	1c19      	adds	r1, r3, #0
1000606a:	4663      	mov	r3, ip
1000606c:	e000      	b.n	10006070 <__aeabi_cdcmpeq>
1000606e:	46c0      	nop			; (mov r8, r8)

10006070 <__aeabi_cdcmpeq>:
10006070:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10006072:	f000 f903 	bl	1000627c <__ledf2>
10006076:	2800      	cmp	r0, #0
10006078:	d401      	bmi.n	1000607e <__aeabi_cdcmpeq+0xe>
1000607a:	2100      	movs	r1, #0
1000607c:	42c8      	cmn	r0, r1
1000607e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10006080 <__aeabi_dcmpeq>:
10006080:	b510      	push	{r4, lr}
10006082:	f000 f849 	bl	10006118 <__eqdf2>
10006086:	4240      	negs	r0, r0
10006088:	3001      	adds	r0, #1
1000608a:	bd10      	pop	{r4, pc}

1000608c <__aeabi_dcmplt>:
1000608c:	b510      	push	{r4, lr}
1000608e:	f000 f8f5 	bl	1000627c <__ledf2>
10006092:	2800      	cmp	r0, #0
10006094:	db01      	blt.n	1000609a <__aeabi_dcmplt+0xe>
10006096:	2000      	movs	r0, #0
10006098:	bd10      	pop	{r4, pc}
1000609a:	2001      	movs	r0, #1
1000609c:	bd10      	pop	{r4, pc}
1000609e:	46c0      	nop			; (mov r8, r8)

100060a0 <__aeabi_dcmple>:
100060a0:	b510      	push	{r4, lr}
100060a2:	f000 f8eb 	bl	1000627c <__ledf2>
100060a6:	2800      	cmp	r0, #0
100060a8:	dd01      	ble.n	100060ae <__aeabi_dcmple+0xe>
100060aa:	2000      	movs	r0, #0
100060ac:	bd10      	pop	{r4, pc}
100060ae:	2001      	movs	r0, #1
100060b0:	bd10      	pop	{r4, pc}
100060b2:	46c0      	nop			; (mov r8, r8)

100060b4 <__aeabi_dcmpgt>:
100060b4:	b510      	push	{r4, lr}
100060b6:	f000 f86d 	bl	10006194 <__gedf2>
100060ba:	2800      	cmp	r0, #0
100060bc:	dc01      	bgt.n	100060c2 <__aeabi_dcmpgt+0xe>
100060be:	2000      	movs	r0, #0
100060c0:	bd10      	pop	{r4, pc}
100060c2:	2001      	movs	r0, #1
100060c4:	bd10      	pop	{r4, pc}
100060c6:	46c0      	nop			; (mov r8, r8)

100060c8 <__aeabi_dcmpge>:
100060c8:	b510      	push	{r4, lr}
100060ca:	f000 f863 	bl	10006194 <__gedf2>
100060ce:	2800      	cmp	r0, #0
100060d0:	da01      	bge.n	100060d6 <__aeabi_dcmpge+0xe>
100060d2:	2000      	movs	r0, #0
100060d4:	bd10      	pop	{r4, pc}
100060d6:	2001      	movs	r0, #1
100060d8:	bd10      	pop	{r4, pc}
100060da:	46c0      	nop			; (mov r8, r8)

100060dc <__clzsi2>:
100060dc:	211c      	movs	r1, #28
100060de:	2301      	movs	r3, #1
100060e0:	041b      	lsls	r3, r3, #16
100060e2:	4298      	cmp	r0, r3
100060e4:	d301      	bcc.n	100060ea <__clzsi2+0xe>
100060e6:	0c00      	lsrs	r0, r0, #16
100060e8:	3910      	subs	r1, #16
100060ea:	0a1b      	lsrs	r3, r3, #8
100060ec:	4298      	cmp	r0, r3
100060ee:	d301      	bcc.n	100060f4 <__clzsi2+0x18>
100060f0:	0a00      	lsrs	r0, r0, #8
100060f2:	3908      	subs	r1, #8
100060f4:	091b      	lsrs	r3, r3, #4
100060f6:	4298      	cmp	r0, r3
100060f8:	d301      	bcc.n	100060fe <__clzsi2+0x22>
100060fa:	0900      	lsrs	r0, r0, #4
100060fc:	3904      	subs	r1, #4
100060fe:	a202      	add	r2, pc, #8	; (adr r2, 10006108 <__clzsi2+0x2c>)
10006100:	5c10      	ldrb	r0, [r2, r0]
10006102:	1840      	adds	r0, r0, r1
10006104:	4770      	bx	lr
10006106:	46c0      	nop			; (mov r8, r8)
10006108:	02020304 	.word	0x02020304
1000610c:	01010101 	.word	0x01010101
	...

10006118 <__eqdf2>:
10006118:	b5f0      	push	{r4, r5, r6, r7, lr}
1000611a:	4694      	mov	ip, r2
1000611c:	4647      	mov	r7, r8
1000611e:	031a      	lsls	r2, r3, #12
10006120:	1c06      	adds	r6, r0, #0
10006122:	0058      	lsls	r0, r3, #1
10006124:	b480      	push	{r7}
10006126:	0b17      	lsrs	r7, r2, #12
10006128:	0d42      	lsrs	r2, r0, #21
1000612a:	4819      	ldr	r0, [pc, #100]	; (10006190 <__eqdf2+0x78>)
1000612c:	030d      	lsls	r5, r1, #12
1000612e:	004c      	lsls	r4, r1, #1
10006130:	0fdb      	lsrs	r3, r3, #31
10006132:	0b2d      	lsrs	r5, r5, #12
10006134:	0d64      	lsrs	r4, r4, #21
10006136:	0fc9      	lsrs	r1, r1, #31
10006138:	4698      	mov	r8, r3
1000613a:	4284      	cmp	r4, r0
1000613c:	d008      	beq.n	10006150 <__eqdf2+0x38>
1000613e:	4814      	ldr	r0, [pc, #80]	; (10006190 <__eqdf2+0x78>)
10006140:	4282      	cmp	r2, r0
10006142:	d00d      	beq.n	10006160 <__eqdf2+0x48>
10006144:	2001      	movs	r0, #1
10006146:	4294      	cmp	r4, r2
10006148:	d012      	beq.n	10006170 <__eqdf2+0x58>
1000614a:	bc04      	pop	{r2}
1000614c:	4690      	mov	r8, r2
1000614e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10006150:	1c2b      	adds	r3, r5, #0
10006152:	4333      	orrs	r3, r6
10006154:	2001      	movs	r0, #1
10006156:	2b00      	cmp	r3, #0
10006158:	d1f7      	bne.n	1000614a <__eqdf2+0x32>
1000615a:	480d      	ldr	r0, [pc, #52]	; (10006190 <__eqdf2+0x78>)
1000615c:	4282      	cmp	r2, r0
1000615e:	d1f1      	bne.n	10006144 <__eqdf2+0x2c>
10006160:	4663      	mov	r3, ip
10006162:	433b      	orrs	r3, r7
10006164:	2001      	movs	r0, #1
10006166:	2b00      	cmp	r3, #0
10006168:	d1ef      	bne.n	1000614a <__eqdf2+0x32>
1000616a:	2001      	movs	r0, #1
1000616c:	4294      	cmp	r4, r2
1000616e:	d1ec      	bne.n	1000614a <__eqdf2+0x32>
10006170:	42bd      	cmp	r5, r7
10006172:	d1ea      	bne.n	1000614a <__eqdf2+0x32>
10006174:	4566      	cmp	r6, ip
10006176:	d1e8      	bne.n	1000614a <__eqdf2+0x32>
10006178:	4541      	cmp	r1, r8
1000617a:	d006      	beq.n	1000618a <__eqdf2+0x72>
1000617c:	2c00      	cmp	r4, #0
1000617e:	d1e4      	bne.n	1000614a <__eqdf2+0x32>
10006180:	1c28      	adds	r0, r5, #0
10006182:	4330      	orrs	r0, r6
10006184:	1e45      	subs	r5, r0, #1
10006186:	41a8      	sbcs	r0, r5
10006188:	e7df      	b.n	1000614a <__eqdf2+0x32>
1000618a:	2000      	movs	r0, #0
1000618c:	e7dd      	b.n	1000614a <__eqdf2+0x32>
1000618e:	46c0      	nop			; (mov r8, r8)
10006190:	000007ff 	.word	0x000007ff

10006194 <__gedf2>:
10006194:	b5f0      	push	{r4, r5, r6, r7, lr}
10006196:	4657      	mov	r7, sl
10006198:	464e      	mov	r6, r9
1000619a:	4645      	mov	r5, r8
1000619c:	b4e0      	push	{r5, r6, r7}
1000619e:	1c04      	adds	r4, r0, #0
100061a0:	004e      	lsls	r6, r1, #1
100061a2:	0308      	lsls	r0, r1, #12
100061a4:	0fc9      	lsrs	r1, r1, #31
100061a6:	468a      	mov	sl, r1
100061a8:	1c17      	adds	r7, r2, #0
100061aa:	0059      	lsls	r1, r3, #1
100061ac:	031a      	lsls	r2, r3, #12
100061ae:	0b05      	lsrs	r5, r0, #12
100061b0:	0d70      	lsrs	r0, r6, #21
100061b2:	0b16      	lsrs	r6, r2, #12
100061b4:	0d4a      	lsrs	r2, r1, #21
100061b6:	4930      	ldr	r1, [pc, #192]	; (10006278 <__gedf2+0xe4>)
100061b8:	0fdb      	lsrs	r3, r3, #31
100061ba:	469c      	mov	ip, r3
100061bc:	4288      	cmp	r0, r1
100061be:	d032      	beq.n	10006226 <__gedf2+0x92>
100061c0:	492d      	ldr	r1, [pc, #180]	; (10006278 <__gedf2+0xe4>)
100061c2:	428a      	cmp	r2, r1
100061c4:	d035      	beq.n	10006232 <__gedf2+0x9e>
100061c6:	2800      	cmp	r0, #0
100061c8:	d10f      	bne.n	100061ea <__gedf2+0x56>
100061ca:	1c29      	adds	r1, r5, #0
100061cc:	4321      	orrs	r1, r4
100061ce:	424b      	negs	r3, r1
100061d0:	414b      	adcs	r3, r1
100061d2:	4698      	mov	r8, r3
100061d4:	2a00      	cmp	r2, #0
100061d6:	d00b      	beq.n	100061f0 <__gedf2+0x5c>
100061d8:	2b00      	cmp	r3, #0
100061da:	d11a      	bne.n	10006212 <__gedf2+0x7e>
100061dc:	45e2      	cmp	sl, ip
100061de:	d02c      	beq.n	1000623a <__gedf2+0xa6>
100061e0:	4655      	mov	r5, sl
100061e2:	2d00      	cmp	r5, #0
100061e4:	d118      	bne.n	10006218 <__gedf2+0x84>
100061e6:	2001      	movs	r0, #1
100061e8:	e018      	b.n	1000621c <__gedf2+0x88>
100061ea:	2a00      	cmp	r2, #0
100061ec:	d1f6      	bne.n	100061dc <__gedf2+0x48>
100061ee:	4690      	mov	r8, r2
100061f0:	1c31      	adds	r1, r6, #0
100061f2:	4339      	orrs	r1, r7
100061f4:	424b      	negs	r3, r1
100061f6:	414b      	adcs	r3, r1
100061f8:	4641      	mov	r1, r8
100061fa:	2900      	cmp	r1, #0
100061fc:	d106      	bne.n	1000620c <__gedf2+0x78>
100061fe:	2b00      	cmp	r3, #0
10006200:	d0ec      	beq.n	100061dc <__gedf2+0x48>
10006202:	4656      	mov	r6, sl
10006204:	2001      	movs	r0, #1
10006206:	2e00      	cmp	r6, #0
10006208:	d008      	beq.n	1000621c <__gedf2+0x88>
1000620a:	e005      	b.n	10006218 <__gedf2+0x84>
1000620c:	2000      	movs	r0, #0
1000620e:	2b00      	cmp	r3, #0
10006210:	d104      	bne.n	1000621c <__gedf2+0x88>
10006212:	4667      	mov	r7, ip
10006214:	2f00      	cmp	r7, #0
10006216:	d1e6      	bne.n	100061e6 <__gedf2+0x52>
10006218:	2301      	movs	r3, #1
1000621a:	4258      	negs	r0, r3
1000621c:	bc1c      	pop	{r2, r3, r4}
1000621e:	4690      	mov	r8, r2
10006220:	4699      	mov	r9, r3
10006222:	46a2      	mov	sl, r4
10006224:	bdf0      	pop	{r4, r5, r6, r7, pc}
10006226:	1c2b      	adds	r3, r5, #0
10006228:	4323      	orrs	r3, r4
1000622a:	d0c9      	beq.n	100061c0 <__gedf2+0x2c>
1000622c:	2102      	movs	r1, #2
1000622e:	4248      	negs	r0, r1
10006230:	e7f4      	b.n	1000621c <__gedf2+0x88>
10006232:	1c33      	adds	r3, r6, #0
10006234:	433b      	orrs	r3, r7
10006236:	d0c6      	beq.n	100061c6 <__gedf2+0x32>
10006238:	e7f8      	b.n	1000622c <__gedf2+0x98>
1000623a:	4290      	cmp	r0, r2
1000623c:	dc05      	bgt.n	1000624a <__gedf2+0xb6>
1000623e:	da09      	bge.n	10006254 <__gedf2+0xc0>
10006240:	4652      	mov	r2, sl
10006242:	2a00      	cmp	r2, #0
10006244:	d0e8      	beq.n	10006218 <__gedf2+0x84>
10006246:	2001      	movs	r0, #1
10006248:	e7e8      	b.n	1000621c <__gedf2+0x88>
1000624a:	4654      	mov	r4, sl
1000624c:	2c00      	cmp	r4, #0
1000624e:	d1e3      	bne.n	10006218 <__gedf2+0x84>
10006250:	2001      	movs	r0, #1
10006252:	e7e3      	b.n	1000621c <__gedf2+0x88>
10006254:	42b5      	cmp	r5, r6
10006256:	d8c3      	bhi.n	100061e0 <__gedf2+0x4c>
10006258:	d007      	beq.n	1000626a <__gedf2+0xd6>
1000625a:	2000      	movs	r0, #0
1000625c:	42b5      	cmp	r5, r6
1000625e:	d2dd      	bcs.n	1000621c <__gedf2+0x88>
10006260:	4650      	mov	r0, sl
10006262:	2800      	cmp	r0, #0
10006264:	d0d8      	beq.n	10006218 <__gedf2+0x84>
10006266:	2001      	movs	r0, #1
10006268:	e7d8      	b.n	1000621c <__gedf2+0x88>
1000626a:	42bc      	cmp	r4, r7
1000626c:	d8b8      	bhi.n	100061e0 <__gedf2+0x4c>
1000626e:	2000      	movs	r0, #0
10006270:	42bc      	cmp	r4, r7
10006272:	d3f5      	bcc.n	10006260 <__gedf2+0xcc>
10006274:	e7d2      	b.n	1000621c <__gedf2+0x88>
10006276:	46c0      	nop			; (mov r8, r8)
10006278:	000007ff 	.word	0x000007ff

1000627c <__ledf2>:
1000627c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000627e:	4644      	mov	r4, r8
10006280:	465f      	mov	r7, fp
10006282:	4656      	mov	r6, sl
10006284:	464d      	mov	r5, r9
10006286:	b4f0      	push	{r4, r5, r6, r7}
10006288:	4694      	mov	ip, r2
1000628a:	1c06      	adds	r6, r0, #0
1000628c:	031a      	lsls	r2, r3, #12
1000628e:	0058      	lsls	r0, r3, #1
10006290:	0b17      	lsrs	r7, r2, #12
10006292:	0d42      	lsrs	r2, r0, #21
10006294:	482e      	ldr	r0, [pc, #184]	; (10006350 <__ledf2+0xd4>)
10006296:	030d      	lsls	r5, r1, #12
10006298:	004c      	lsls	r4, r1, #1
1000629a:	0fdb      	lsrs	r3, r3, #31
1000629c:	0b2d      	lsrs	r5, r5, #12
1000629e:	0d64      	lsrs	r4, r4, #21
100062a0:	0fc9      	lsrs	r1, r1, #31
100062a2:	4698      	mov	r8, r3
100062a4:	4284      	cmp	r4, r0
100062a6:	d033      	beq.n	10006310 <__ledf2+0x94>
100062a8:	4829      	ldr	r0, [pc, #164]	; (10006350 <__ledf2+0xd4>)
100062aa:	4282      	cmp	r2, r0
100062ac:	d036      	beq.n	1000631c <__ledf2+0xa0>
100062ae:	2c00      	cmp	r4, #0
100062b0:	d019      	beq.n	100062e6 <__ledf2+0x6a>
100062b2:	2a00      	cmp	r2, #0
100062b4:	d120      	bne.n	100062f8 <__ledf2+0x7c>
100062b6:	4693      	mov	fp, r2
100062b8:	4663      	mov	r3, ip
100062ba:	433b      	orrs	r3, r7
100062bc:	4258      	negs	r0, r3
100062be:	4158      	adcs	r0, r3
100062c0:	465b      	mov	r3, fp
100062c2:	4682      	mov	sl, r0
100062c4:	2b00      	cmp	r3, #0
100062c6:	d01d      	beq.n	10006304 <__ledf2+0x88>
100062c8:	4651      	mov	r1, sl
100062ca:	2000      	movs	r0, #0
100062cc:	2900      	cmp	r1, #0
100062ce:	d104      	bne.n	100062da <__ledf2+0x5e>
100062d0:	4642      	mov	r2, r8
100062d2:	2a00      	cmp	r2, #0
100062d4:	d114      	bne.n	10006300 <__ledf2+0x84>
100062d6:	2401      	movs	r4, #1
100062d8:	4260      	negs	r0, r4
100062da:	bc3c      	pop	{r2, r3, r4, r5}
100062dc:	4690      	mov	r8, r2
100062de:	4699      	mov	r9, r3
100062e0:	46a2      	mov	sl, r4
100062e2:	46ab      	mov	fp, r5
100062e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
100062e6:	1c2b      	adds	r3, r5, #0
100062e8:	4333      	orrs	r3, r6
100062ea:	4258      	negs	r0, r3
100062ec:	4143      	adcs	r3, r0
100062ee:	469b      	mov	fp, r3
100062f0:	2a00      	cmp	r2, #0
100062f2:	d0e1      	beq.n	100062b8 <__ledf2+0x3c>
100062f4:	2b00      	cmp	r3, #0
100062f6:	d1eb      	bne.n	100062d0 <__ledf2+0x54>
100062f8:	4541      	cmp	r1, r8
100062fa:	d015      	beq.n	10006328 <__ledf2+0xac>
100062fc:	2900      	cmp	r1, #0
100062fe:	d1ea      	bne.n	100062d6 <__ledf2+0x5a>
10006300:	2001      	movs	r0, #1
10006302:	e7ea      	b.n	100062da <__ledf2+0x5e>
10006304:	2800      	cmp	r0, #0
10006306:	d0f7      	beq.n	100062f8 <__ledf2+0x7c>
10006308:	2001      	movs	r0, #1
1000630a:	2900      	cmp	r1, #0
1000630c:	d0e5      	beq.n	100062da <__ledf2+0x5e>
1000630e:	e7e2      	b.n	100062d6 <__ledf2+0x5a>
10006310:	1c2b      	adds	r3, r5, #0
10006312:	4333      	orrs	r3, r6
10006314:	2002      	movs	r0, #2
10006316:	2b00      	cmp	r3, #0
10006318:	d1df      	bne.n	100062da <__ledf2+0x5e>
1000631a:	e7c5      	b.n	100062a8 <__ledf2+0x2c>
1000631c:	4663      	mov	r3, ip
1000631e:	433b      	orrs	r3, r7
10006320:	2002      	movs	r0, #2
10006322:	2b00      	cmp	r3, #0
10006324:	d1d9      	bne.n	100062da <__ledf2+0x5e>
10006326:	e7c2      	b.n	100062ae <__ledf2+0x32>
10006328:	4294      	cmp	r4, r2
1000632a:	dce7      	bgt.n	100062fc <__ledf2+0x80>
1000632c:	db05      	blt.n	1000633a <__ledf2+0xbe>
1000632e:	42bd      	cmp	r5, r7
10006330:	d8e4      	bhi.n	100062fc <__ledf2+0x80>
10006332:	d006      	beq.n	10006342 <__ledf2+0xc6>
10006334:	2000      	movs	r0, #0
10006336:	42bd      	cmp	r5, r7
10006338:	d2cf      	bcs.n	100062da <__ledf2+0x5e>
1000633a:	2900      	cmp	r1, #0
1000633c:	d0cb      	beq.n	100062d6 <__ledf2+0x5a>
1000633e:	2001      	movs	r0, #1
10006340:	e7cb      	b.n	100062da <__ledf2+0x5e>
10006342:	4566      	cmp	r6, ip
10006344:	d8da      	bhi.n	100062fc <__ledf2+0x80>
10006346:	2000      	movs	r0, #0
10006348:	4566      	cmp	r6, ip
1000634a:	d3f6      	bcc.n	1000633a <__ledf2+0xbe>
1000634c:	e7c5      	b.n	100062da <__ledf2+0x5e>
1000634e:	46c0      	nop			; (mov r8, r8)
10006350:	000007ff 	.word	0x000007ff

Disassembly of section .VENEER_Code:

2000000c <HardFault_Veneer>:

/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
.globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
2000000c:	482c      	ldr	r0, [pc, #176]	; (200000c0 <BCCU0_0_Veneer+0x4>)
    MOV PC,R0
2000000e:	4687      	mov	pc, r0
	...

2000002c <SVC_Veneer>:
    .long 0
    
/* ======================================================================== */
.globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
2000002c:	4825      	ldr	r0, [pc, #148]	; (200000c4 <BCCU0_0_Veneer+0x8>)
    MOV PC,R0
2000002e:	4687      	mov	pc, r0
	...

20000038 <PendSV_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
.globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
20000038:	4823      	ldr	r0, [pc, #140]	; (200000c8 <BCCU0_0_Veneer+0xc>)
    MOV PC,R0
2000003a:	4687      	mov	pc, r0

2000003c <SysTick_Veneer>:
/* ======================================================================== */
.globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
2000003c:	4823      	ldr	r0, [pc, #140]	; (200000cc <BCCU0_0_Veneer+0x10>)
    MOV PC,R0
2000003e:	4687      	mov	pc, r0

20000040 <SCU_0_Veneer>:
/* ======================================================================== */
.globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
20000040:	4823      	ldr	r0, [pc, #140]	; (200000d0 <BCCU0_0_Veneer+0x14>)
    MOV PC,R0
20000042:	4687      	mov	pc, r0

20000044 <SCU_1_Veneer>:
/* ======================================================================== */
.globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
20000044:	4823      	ldr	r0, [pc, #140]	; (200000d4 <BCCU0_0_Veneer+0x18>)
    MOV PC,R0
20000046:	4687      	mov	pc, r0

20000048 <SCU_2_Veneer>:
/* ======================================================================== */
.globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
20000048:	4823      	ldr	r0, [pc, #140]	; (200000d8 <BCCU0_0_Veneer+0x1c>)
    MOV PC,R0
2000004a:	4687      	mov	pc, r0

2000004c <SCU_3_Veneer>:
/* ======================================================================== */
.globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
2000004c:	4823      	ldr	r0, [pc, #140]	; (200000dc <BCCU0_0_Veneer+0x20>)
    MOV PC,R0
2000004e:	4687      	mov	pc, r0

20000050 <SCU_4_Veneer>:
/* ======================================================================== */
.globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
20000050:	4823      	ldr	r0, [pc, #140]	; (200000e0 <BCCU0_0_Veneer+0x24>)
    MOV PC,R0
20000052:	4687      	mov	pc, r0

20000054 <SCU_5_Veneer>:
/* ======================================================================== */
.globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
20000054:	4823      	ldr	r0, [pc, #140]	; (200000e4 <BCCU0_0_Veneer+0x28>)
    MOV PC,R0
20000056:	4687      	mov	pc, r0

20000058 <SCU_6_Veneer>:
/* ======================================================================== */
.globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
20000058:	4823      	ldr	r0, [pc, #140]	; (200000e8 <BCCU0_0_Veneer+0x2c>)
    MOV PC,R0
2000005a:	4687      	mov	pc, r0

2000005c <MATH_Veneer>:
/* ======================================================================== */
.globl MATH_Veneer 
MATH_Veneer:
    LDR R0, =MATH0_0_IRQHandler
2000005c:	4823      	ldr	r0, [pc, #140]	; (200000ec <BCCU0_0_Veneer+0x30>)
    MOV PC,R0
2000005e:	4687      	mov	pc, r0
20000060:	00000000 	.word	0x00000000

20000064 <USIC0_0_Veneer>:
    .long 0
/* ======================================================================== */
.globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
20000064:	4822      	ldr	r0, [pc, #136]	; (200000f0 <BCCU0_0_Veneer+0x34>)
    MOV PC,R0
20000066:	4687      	mov	pc, r0

20000068 <USIC0_1_Veneer>:
/* ======================================================================== */
.globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
20000068:	4822      	ldr	r0, [pc, #136]	; (200000f4 <BCCU0_0_Veneer+0x38>)
    MOV PC,R0
2000006a:	4687      	mov	pc, r0

2000006c <USIC0_2_Veneer>:
/* ======================================================================== */
.globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
2000006c:	4822      	ldr	r0, [pc, #136]	; (200000f8 <BCCU0_0_Veneer+0x3c>)
    MOV PC,R0
2000006e:	4687      	mov	pc, r0

20000070 <USIC0_3_Veneer>:
/* ======================================================================== */
.globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
20000070:	4822      	ldr	r0, [pc, #136]	; (200000fc <BCCU0_0_Veneer+0x40>)
    MOV PC,R0
20000072:	4687      	mov	pc, r0

20000074 <USIC0_4_Veneer>:
/* ======================================================================== */
.globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000074:	4822      	ldr	r0, [pc, #136]	; (20000100 <BCCU0_0_Veneer+0x44>)
    MOV PC,R0
20000076:	4687      	mov	pc, r0

20000078 <USIC0_5_Veneer>:
/* ======================================================================== */
.globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000078:	4822      	ldr	r0, [pc, #136]	; (20000104 <BCCU0_0_Veneer+0x48>)
    MOV PC,R0
2000007a:	4687      	mov	pc, r0

2000007c <VADC0_C0_0_Veneer>:
/* ======================================================================== */
.globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
2000007c:	4822      	ldr	r0, [pc, #136]	; (20000108 <BCCU0_0_Veneer+0x4c>)
    MOV PC,R0
2000007e:	4687      	mov	pc, r0

20000080 <VADC0_C0_1_Veneer>:
/* ======================================================================== */
.globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
20000080:	4822      	ldr	r0, [pc, #136]	; (2000010c <BCCU0_0_Veneer+0x50>)
    MOV PC,R0
20000082:	4687      	mov	pc, r0

20000084 <VADC0_G0_0_Veneer>:
/* ======================================================================== */
.globl VADC0_G0_0_Veneer
VADC0_G0_0_Veneer:
    LDR R0, =VADC0_G0_0_IRQHandler
20000084:	4822      	ldr	r0, [pc, #136]	; (20000110 <BCCU0_0_Veneer+0x54>)
    MOV PC,R0
20000086:	4687      	mov	pc, r0

20000088 <VADC0_G0_1_Veneer>:
/* ======================================================================== */
.globl VADC0_G0_1_Veneer
VADC0_G0_1_Veneer:
    LDR R0, =VADC0_G0_1_IRQHandler
20000088:	4822      	ldr	r0, [pc, #136]	; (20000114 <BCCU0_0_Veneer+0x58>)
    MOV PC,R0
2000008a:	4687      	mov	pc, r0

2000008c <VADC0_G1_0_Veneer>:
/* ======================================================================== */
.globl VADC0_G1_0_Veneer
VADC0_G1_0_Veneer:
    LDR R0, =VADC0_G1_0_IRQHandler
2000008c:	4822      	ldr	r0, [pc, #136]	; (20000118 <BCCU0_0_Veneer+0x5c>)
    MOV PC,R0
2000008e:	4687      	mov	pc, r0

20000090 <VADC0_G1_1_Veneer>:
/* ======================================================================== */
.globl VADC0_G1_1_Veneer
VADC0_G1_1_Veneer:
    LDR R0, =VADC0_G1_1_IRQHandler
20000090:	4822      	ldr	r0, [pc, #136]	; (2000011c <BCCU0_0_Veneer+0x60>)
    MOV PC,R0
20000092:	4687      	mov	pc, r0

20000094 <CCU40_0_Veneer>:
/* ======================================================================== */
.globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000094:	4822      	ldr	r0, [pc, #136]	; (20000120 <BCCU0_0_Veneer+0x64>)
    MOV PC,R0
20000096:	4687      	mov	pc, r0

20000098 <CCU40_1_Veneer>:
/* ======================================================================== */
.globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000098:	4822      	ldr	r0, [pc, #136]	; (20000124 <BCCU0_0_Veneer+0x68>)
    MOV PC,R0
2000009a:	4687      	mov	pc, r0

2000009c <CCU40_2_Veneer>:
/* ======================================================================== */
.globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
2000009c:	4822      	ldr	r0, [pc, #136]	; (20000128 <BCCU0_0_Veneer+0x6c>)
    MOV PC,R0
2000009e:	4687      	mov	pc, r0

200000a0 <CCU40_3_Veneer>:
/* ======================================================================== */
.globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
200000a0:	4822      	ldr	r0, [pc, #136]	; (2000012c <BCCU0_0_Veneer+0x70>)
    MOV PC,R0
200000a2:	4687      	mov	pc, r0

200000a4 <CCU80_0_Veneer>:
/* ======================================================================== */
.globl CCU80_0_Veneer
CCU80_0_Veneer:
    LDR R0, =CCU80_0_IRQHandler
200000a4:	4822      	ldr	r0, [pc, #136]	; (20000130 <BCCU0_0_Veneer+0x74>)
    MOV PC,R0
200000a6:	4687      	mov	pc, r0

200000a8 <CCU80_1_Veneer>:
/* ======================================================================== */
.globl CCU80_1_Veneer
CCU80_1_Veneer:
    LDR R0, =CCU80_1_IRQHandler
200000a8:	4822      	ldr	r0, [pc, #136]	; (20000134 <BCCU0_0_Veneer+0x78>)
    MOV PC,R0
200000aa:	4687      	mov	pc, r0

200000ac <POSIF0_0_Veneer>:
/* ======================================================================== */
.globl POSIF0_0_Veneer
POSIF0_0_Veneer:
    LDR R0, =POSIF0_0_IRQHandler
200000ac:	4822      	ldr	r0, [pc, #136]	; (20000138 <BCCU0_0_Veneer+0x7c>)
    MOV PC,R0
200000ae:	4687      	mov	pc, r0

200000b0 <POSIF0_1_Veneer>:
/* ======================================================================== */
.globl POSIF0_1_Veneer
POSIF0_1_Veneer:
    LDR R0, =POSIF0_1_IRQHandler
200000b0:	4822      	ldr	r0, [pc, #136]	; (2000013c <BCCU0_0_Veneer+0x80>)
    MOV PC,R0
200000b2:	4687      	mov	pc, r0
	...

200000bc <BCCU0_0_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl BCCU0_0_Veneer
BCCU0_0_Veneer:
    LDR R0, =BCCU0_0_IRQHandler
200000bc:	4820      	ldr	r0, [pc, #128]	; (20000140 <BCCU0_0_Veneer+0x84>)
    MOV PC,R0
200000be:	4687      	mov	pc, r0

/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
.globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
200000c0:	100010d7 	.word	0x100010d7
    .long 0
    
/* ======================================================================== */
.globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
200000c4:	100010d9 	.word	0x100010d9
    .long 0
    .long 0
/* ======================================================================== */
.globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
200000c8:	100010db 	.word	0x100010db
    MOV PC,R0
/* ======================================================================== */
.globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
200000cc:	100010dd 	.word	0x100010dd
    MOV PC,R0
/* ======================================================================== */
.globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
200000d0:	100010df 	.word	0x100010df
    MOV PC,R0
/* ======================================================================== */
.globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
200000d4:	100010e1 	.word	0x100010e1
    MOV PC,R0
/* ======================================================================== */
.globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
200000d8:	100010e3 	.word	0x100010e3
    MOV PC,R0
/* ======================================================================== */
.globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
200000dc:	100010e5 	.word	0x100010e5
    MOV PC,R0
/* ======================================================================== */
.globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
200000e0:	100010e7 	.word	0x100010e7
    MOV PC,R0
/* ======================================================================== */
.globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
200000e4:	100010e9 	.word	0x100010e9
    MOV PC,R0
/* ======================================================================== */
.globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
200000e8:	100010eb 	.word	0x100010eb
    MOV PC,R0
/* ======================================================================== */
.globl MATH_Veneer 
MATH_Veneer:
    LDR R0, =MATH0_0_IRQHandler
200000ec:	100010ed 	.word	0x100010ed
    MOV PC,R0
    .long 0
/* ======================================================================== */
.globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
200000f0:	1000110b 	.word	0x1000110b
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
200000f4:	1000110d 	.word	0x1000110d
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
200000f8:	1000110f 	.word	0x1000110f
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
200000fc:	10001111 	.word	0x10001111
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000100:	10001113 	.word	0x10001113
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000104:	10001115 	.word	0x10001115
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
20000108:	100010ef 	.word	0x100010ef
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
2000010c:	100010f1 	.word	0x100010f1
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_G0_0_Veneer
VADC0_G0_0_Veneer:
    LDR R0, =VADC0_G0_0_IRQHandler
20000110:	100010f3 	.word	0x100010f3
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_G0_1_Veneer
VADC0_G0_1_Veneer:
    LDR R0, =VADC0_G0_1_IRQHandler
20000114:	100014ed 	.word	0x100014ed
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_G1_0_Veneer
VADC0_G1_0_Veneer:
    LDR R0, =VADC0_G1_0_IRQHandler
20000118:	100010f7 	.word	0x100010f7
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_G1_1_Veneer
VADC0_G1_1_Veneer:
    LDR R0, =VADC0_G1_1_IRQHandler
2000011c:	10001599 	.word	0x10001599
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000120:	10001951 	.word	0x10001951
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000124:	10001fdd 	.word	0x10001fdd
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
20000128:	100010ff 	.word	0x100010ff
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
2000012c:	10001101 	.word	0x10001101
    MOV PC,R0
/* ======================================================================== */
.globl CCU80_0_Veneer
CCU80_0_Veneer:
    LDR R0, =CCU80_0_IRQHandler
20000130:	10001103 	.word	0x10001103
    MOV PC,R0
/* ======================================================================== */
.globl CCU80_1_Veneer
CCU80_1_Veneer:
    LDR R0, =CCU80_1_IRQHandler
20000134:	10001105 	.word	0x10001105
    MOV PC,R0
/* ======================================================================== */
.globl POSIF0_0_Veneer
POSIF0_0_Veneer:
    LDR R0, =POSIF0_0_IRQHandler
20000138:	10001107 	.word	0x10001107
    MOV PC,R0
/* ======================================================================== */
.globl POSIF0_1_Veneer
POSIF0_1_Veneer:
    LDR R0, =POSIF0_1_IRQHandler
2000013c:	10001109 	.word	0x10001109
    .long 0
    .long 0
/* ======================================================================== */
    .globl BCCU0_0_Veneer
BCCU0_0_Veneer:
    LDR R0, =BCCU0_0_IRQHandler
20000140:	10001117 	.word	0x10001117
