{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695585142899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695585142900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 16:52:22 2023 " "Processing started: Sun Sep 24 16:52:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695585142900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585142900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IHM -c IHM " "Command: quartus_map --read_settings_files=on --write_settings_files=off IHM -c IHM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585142900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695585143567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695585143567 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "transmiter.v(17) " "Verilog HDL information at transmiter.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "transmiter.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/transmiter.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695585160128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmiter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmiter " "Found entity 1: transmiter" {  } { { "transmiter.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/transmiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695585160130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585160130 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Receiver.v(26) " "Verilog HDL information at Receiver.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "Receiver.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/Receiver.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695585160132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Found entity 1: Receiver" {  } { { "Receiver.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/Receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695585160133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585160133 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ContinuosM.v(11) " "Verilog HDL information at ContinuosM.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1695585160135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "continuosm.v 1 1 " "Found 1 design units, including 1 entities, in source file continuosm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContinuosM " "Found entity 1: ContinuosM" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695585160136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585160136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ContinuosM " "Elaborating entity \"ContinuosM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695585160184 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_loop ContinuosM.v(11) " "Verilog HDL Always Construct warning at ContinuosM.v(11): inferring latch(es) for variable \"out_loop\", which holds its previous value in one or more paths through the always construct" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1695585160186 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[0\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[0\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585160186 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[1\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[1\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585160186 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[2\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[2\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585160186 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[3\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[3\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585160187 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[4\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[4\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585160187 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[5\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[5\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585160187 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[6\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[6\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585160187 "|ContinuosM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_loop\[7\] ContinuosM.v(11) " "Inferred latch for \"out_loop\[7\]\" at ContinuosM.v(11)" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585160187 "|ContinuosM"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data_send~reg0 data_send~reg0_emulated data_send~1 " "Register \"data_send~reg0\" is converted into an equivalent circuit using register \"data_send~reg0_emulated\" and latch \"data_send~1\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 5 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585160748 "|ContinuosM|data_send~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[13\] count\[13\]~_emulated count\[13\]~1 " "Register \"count\[13\]\" is converted into an equivalent circuit using register \"count\[13\]~_emulated\" and latch \"count\[13\]~1\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585160748 "|ContinuosM|count[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[12\] count\[12\]~_emulated count\[12\]~5 " "Register \"count\[12\]\" is converted into an equivalent circuit using register \"count\[12\]~_emulated\" and latch \"count\[12\]~5\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585160748 "|ContinuosM|count[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[11\] count\[11\]~_emulated count\[11\]~9 " "Register \"count\[11\]\" is converted into an equivalent circuit using register \"count\[11\]~_emulated\" and latch \"count\[11\]~9\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585160748 "|ContinuosM|count[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[10\] count\[10\]~_emulated count\[10\]~13 " "Register \"count\[10\]\" is converted into an equivalent circuit using register \"count\[10\]~_emulated\" and latch \"count\[10\]~13\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585160748 "|ContinuosM|count[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[9\] count\[9\]~_emulated count\[9\]~17 " "Register \"count\[9\]\" is converted into an equivalent circuit using register \"count\[9\]~_emulated\" and latch \"count\[9\]~17\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585160748 "|ContinuosM|count[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[8\] count\[8\]~_emulated count\[8\]~21 " "Register \"count\[8\]\" is converted into an equivalent circuit using register \"count\[8\]~_emulated\" and latch \"count\[8\]~21\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585160748 "|ContinuosM|count[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[7\] count\[7\]~_emulated count\[7\]~25 " "Register \"count\[7\]\" is converted into an equivalent circuit using register \"count\[7\]~_emulated\" and latch \"count\[7\]~25\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585160748 "|ContinuosM|count[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[6\] count\[6\]~_emulated count\[6\]~29 " "Register \"count\[6\]\" is converted into an equivalent circuit using register \"count\[6\]~_emulated\" and latch \"count\[6\]~29\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585160748 "|ContinuosM|count[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[5\] count\[5\]~_emulated count\[5\]~33 " "Register \"count\[5\]\" is converted into an equivalent circuit using register \"count\[5\]~_emulated\" and latch \"count\[5\]~33\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585160748 "|ContinuosM|count[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[4\] count\[4\]~_emulated count\[4\]~37 " "Register \"count\[4\]\" is converted into an equivalent circuit using register \"count\[4\]~_emulated\" and latch \"count\[4\]~37\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585160748 "|ContinuosM|count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[3\] count\[3\]~_emulated count\[3\]~41 " "Register \"count\[3\]\" is converted into an equivalent circuit using register \"count\[3\]~_emulated\" and latch \"count\[3\]~41\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585160748 "|ContinuosM|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[2\] count\[2\]~_emulated count\[2\]~45 " "Register \"count\[2\]\" is converted into an equivalent circuit using register \"count\[2\]~_emulated\" and latch \"count\[2\]~45\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585160748 "|ContinuosM|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[1\] count\[1\]~_emulated count\[1\]~49 " "Register \"count\[1\]\" is converted into an equivalent circuit using register \"count\[1\]~_emulated\" and latch \"count\[1\]~49\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585160748 "|ContinuosM|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count\[0\] count\[0\]~_emulated count\[0\]~53 " "Register \"count\[0\]\" is converted into an equivalent circuit using register \"count\[0\]~_emulated\" and latch \"count\[0\]~53\"" {  } { { "ContinuosM.v" "" { Text "C:/Users/wesle/Documents/PBL1-SD 1.1.0/ContinuosM.v" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695585160748 "|ContinuosM|count[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1695585160748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695585160865 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wesle/Documents/PBL1-SD 1.1.0/output_files/IHM.map.smsg " "Generated suppressed messages file C:/Users/wesle/Documents/PBL1-SD 1.1.0/output_files/IHM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585161389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695585161519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695585161519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "110 " "Implemented 110 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695585161567 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695585161567 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695585161567 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695585161567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695585161590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 16:52:41 2023 " "Processing ended: Sun Sep 24 16:52:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695585161590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695585161590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695585161590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695585161590 ""}
