{"vcs1":{"timestamp_begin":1747650490.684946789, "rt":10.90, "ut":11.15, "st":0.65}}
{"vcselab":{"timestamp_begin":1747650501.659229631, "rt":0.40, "ut":0.27, "st":0.12}}
{"link":{"timestamp_begin":1747650502.108453873, "rt":0.45, "ut":0.21, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747650490.073067875}
{"VCS_COMP_START_TIME": 1747650490.073067875}
{"VCS_COMP_END_TIME": 1747650502.688628854}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 494132}}
{"vcselab": {"peak_mem": 183884}}
