git clone --depth 1 --no-tags https://github.com/foxa34/apfcs233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290914321
git clone --depth 1 --no-tags https://github.com/LegendChen-X/VGA_Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290911447
git clone --depth 1 --no-tags https://github.com/Avinash2468/VLSI_Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286927299
git clone --depth 1 --no-tags https://github.com/babychoujr/Assembly-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287682741
git clone --depth 1 --no-tags https://github.com/yuanfeng1987/Verilog_SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290860087
git clone --depth 1 --no-tags https://github.com/bryantpassage/ARMv8-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292144609
git clone --depth 1 --no-tags https://github.com/arianhaddadi/MIPS-PIPELINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291999365
git clone --depth 1 --no-tags https://github.com/Dmovic/BUAA-CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285448235
git clone --depth 1 --no-tags https://github.com/MKasaei00/IUT-FPGA-final-project-edge-detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284655695
git clone --depth 1 --no-tags https://github.com/Torevus/Modulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284710268
git clone --depth 1 --no-tags https://github.com/mohitshringi/32-bit_RISC_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286810984
git clone --depth 1 --no-tags https://github.com/electrified/zx-graphics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288582583
git clone --depth 1 --no-tags https://github.com/huanglu28/GCD-Calculator-by-Stain-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/288366115
git clone --depth 1 --no-tags https://github.com/mun19176/LAB-5-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287855736
git clone --depth 1 --no-tags https://github.com/kenriquez44/RPN-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287745401
git clone --depth 1 --no-tags https://github.com/ChienHenChen/CU_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/287334794
git clone --depth 1 --no-tags https://github.com/Suvana-Rohanlal/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285586281
git clone --depth 1 --no-tags https://github.com/leo-lihazel/16-bit-SIMD-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285791134
git clone --depth 1 --no-tags https://github.com/Cheng326CTWu/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285646743
git clone --depth 1 --no-tags https://github.com/Larissa-D-Gomes/Verilog_AC1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285575367
git clone --depth 1 --no-tags https://github.com/mandeepvirang/AES_encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285574068
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/IM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285381439
git clone --depth 1 --no-tags https://github.com/nguyentiendung2112/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285226593
git clone --depth 1 --no-tags https://github.com/vajrala2001/gcd_machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286156714
git clone --depth 1 --no-tags https://github.com/mec391/NIOS_PULSEOX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/285929039
git clone --depth 1 --no-tags https://github.com/paulmthompson/neuro-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/284589026
git clone --depth 1 --no-tags https://github.com/vaibhavnandan55/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/286703367
git clone --depth 1 --no-tags https://github.com/AssisRaphael/Diretorio_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291491359
git clone --depth 1 --no-tags https://github.com/Zxiro/NCKU_LogicDesign_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290767046
git clone --depth 1 --no-tags https://github.com/sarit-b100/UART_Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292003806
git clone --depth 1 --no-tags https://github.com/csehydrogen/modelsim_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292152684
git clone --depth 1 --no-tags https://github.com/emanuellemoco/SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/290608016
git clone --depth 1 --no-tags https://github.com/AssisRaphael/Banco_de_registradores_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/291481204
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-USB-Device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292806830
git clone --depth 1 --no-tags https://github.com/wuxx/Colorlight-FPGA-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293705373
git clone --depth 1 --no-tags https://github.com/openpower-cores/a2o.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295408620
git clone --depth 1 --no-tags https://github.com/pnnl/OpenCGRA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296382149
git clone --depth 1 --no-tags https://github.com/StefanSchippers/xschem_sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301889741
git clone --depth 1 --no-tags https://github.com/OVGN/OpenHBMC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296984489
git clone --depth 1 --no-tags https://github.com/ash-olakangal/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302036724
git clone --depth 1 --no-tags https://github.com/irmo-de/xilinx-risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302090988
git clone --depth 1 --no-tags https://github.com/IObundle/iob-lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293954136
git clone --depth 1 --no-tags https://github.com/gpthimble/Home-Brew-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300615511
git clone --depth 1 --no-tags https://github.com/spider-tronix/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299881445
git clone --depth 1 --no-tags https://github.com/no2fpga/no2hub75.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293637107
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_mmc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295549707
git clone --depth 1 --no-tags https://github.com/tuliopereirab/arithmetic-encoder-av1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297957242
git clone --depth 1 --no-tags https://github.com/racerxdl/biggateboy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/302169013
git clone --depth 1 --no-tags https://github.com/tinyvision-ai-inc/ice40_power.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298408695
git clone --depth 1 --no-tags https://github.com/mayshin10/CNN-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301134864
git clone --depth 1 --no-tags https://github.com/boaaaang/CNN-Implementation-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298584622
git clone --depth 1 --no-tags https://github.com/iccircle/gamegirl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292432576
git clone --depth 1 --no-tags https://github.com/SubZer0811/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296577335
git clone --depth 1 --no-tags https://github.com/Zigazou/myterminal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293137621
git clone --depth 1 --no-tags https://github.com/sfu-arch/X-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297710550
git clone --depth 1 --no-tags https://github.com/no2fpga/no2ice40.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293632886
git clone --depth 1 --no-tags https://github.com/KiranThomasCherian/VLSI-and-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301135023
git clone --depth 1 --no-tags https://github.com/hhhxiao/Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297369289
git clone --depth 1 --no-tags https://github.com/mattvenn/pyfda-cocotb-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297927783
git clone --depth 1 --no-tags https://github.com/DegateCommunity/DegateDemoProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296884971
git clone --depth 1 --no-tags https://github.com/AlxyF/CAN-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300654197
git clone --depth 1 --no-tags https://github.com/AbdullahAnsarii/BandPassFilter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293307382
git clone --depth 1 --no-tags https://github.com/adnanbaysal/TRNG-with-Ring-Oscillators-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297560762
git clone --depth 1 --no-tags https://github.com/thiemchu/rvcorep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293214472
git clone --depth 1 --no-tags https://github.com/dawsonjon/chips_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295802216
git clone --depth 1 --no-tags https://github.com/ECASLab/AxLS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293550346
git clone --depth 1 --no-tags https://github.com/yewhenp/PureFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292488063
git clone --depth 1 --no-tags https://github.com/HYSUM-TOBBETU/AES-Encryption-Verilog-Pipelined-Implementation-128bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300372894
git clone --depth 1 --no-tags https://github.com/pta-project-repo/pta-artifacts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299571861
git clone --depth 1 --no-tags https://github.com/ripplesaround/BIT_miniCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297507779
git clone --depth 1 --no-tags https://github.com/kingyoPiyo/Tang-Nano_100BASE-FX_Talker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297091172
git clone --depth 1 --no-tags https://github.com/YutaPic/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301646776
git clone --depth 1 --no-tags https://github.com/cole-maxwell/Gamma_Filter_DE1_SoC_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300433483
git clone --depth 1 --no-tags https://github.com/elec-otago/openvga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297223229
git clone --depth 1 --no-tags https://github.com/regymm/mit_sd_controller_improved.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293752402
git clone --depth 1 --no-tags https://github.com/Serenos/BIT_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/293395260
git clone --depth 1 --no-tags https://github.com/Jaccelerator/FPGA-DigitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299510723
git clone --depth 1 --no-tags https://github.com/LimeSlice/SD-Host-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297730805
git clone --depth 1 --no-tags https://github.com/hi631/FPGA-MacPlus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300794521
git clone --depth 1 --no-tags https://github.com/asfdrwe/simpleTD4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301038404
git clone --depth 1 --no-tags https://github.com/chiplicity/openfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/301764953
git clone --depth 1 --no-tags https://github.com/srikumar25/AHB2APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/297561368
git clone --depth 1 --no-tags https://github.com/sfu-arch/SPAGHETTI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295254983
git clone --depth 1 --no-tags https://github.com/Atharva-Vaze/213-Viterbi-Decoder-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/292864172
git clone --depth 1 --no-tags https://github.com/mew27/pipeline-DES-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298056847
git clone --depth 1 --no-tags https://github.com/MichaelBell/HovalaagCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/298899544
git clone --depth 1 --no-tags https://github.com/pengmiao-usc/FPGA-LSTM-Intel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294016612
git clone --depth 1 --no-tags https://github.com/vikvs64/pmod-dvi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295812433
git clone --depth 1 --no-tags https://github.com/maheshbhatk/spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296846133
git clone --depth 1 --no-tags https://github.com/C-Elegans/ulx3s_sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/300392906
git clone --depth 1 --no-tags https://github.com/pankti26/Hazard-Detection-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299060672
git clone --depth 1 --no-tags https://github.com/chesha1/lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299161452
git clone --depth 1 --no-tags https://github.com/Scriabing/noc_modified.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/296335715
git clone --depth 1 --no-tags https://github.com/Waldenth/WHU-Principles-of-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294451811
git clone --depth 1 --no-tags https://github.com/CRThu/Carrot-Inside-RF-Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/294429907
git clone --depth 1 --no-tags https://github.com/hi631/tang-nano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/299579038
git clone --depth 1 --no-tags https://github.com/DeanDev94/FPGA-Audio-Effects-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/295313864
