-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    imgInput_data1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    imgInput_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    imgInput_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    imgInput_data1_empty_n : IN STD_LOGIC;
    imgInput_data1_read : OUT STD_LOGIC;
    p_dst_data1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    p_dst_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    p_dst_data1_full_n : IN STD_LOGIC;
    p_dst_data1_write : OUT STD_LOGIC;
    img_height : IN STD_LOGIC_VECTOR (15 downto 0);
    img_width : IN STD_LOGIC_VECTOR (15 downto 0);
    p_threshold : IN STD_LOGIC_VECTOR (7 downto 0);
    p_image_height_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_image_height_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    p_image_height_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    p_image_height_c_full_n : IN STD_LOGIC;
    p_image_height_c_write : OUT STD_LOGIC;
    p_image_width_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_image_width_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    p_image_width_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    p_image_width_c_full_n : IN STD_LOGIC;
    p_image_width_c_write : OUT STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv17_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000011";
    constant ap_const_lv14_3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000011";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv18_6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv18_1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv18_3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000011";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv18_5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000101";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv13_6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000110";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal p_image_height_c_blk_n : STD_LOGIC;
    signal p_image_width_c_blk_n : STD_LOGIC;
    signal empty_fu_323_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal empty_reg_805 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln526_fu_352_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln526_reg_838 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_50_fu_369_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_50_reg_846 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln1027_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_i_i66_fu_421_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_i_i66_reg_912 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal op2_assign_fu_427_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal op2_assign_reg_917 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub350_i_fu_432_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub350_i_reg_922 : STD_LOGIC_VECTOR (16 downto 0);
    signal b0_fu_441_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal b0_reg_928 : STD_LOGIC_VECTOR (8 downto 0);
    signal row_ind_V_25_reg_933 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal row_ind_V_26_reg_938 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_27_reg_943 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_28_reg_948 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_29_reg_953 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_30_reg_958 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_load_reg_966 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1027_3_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i381_i_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i381_i_reg_971 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev155_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev155_reg_976 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select484_fu_537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select484_reg_981 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select488_fu_550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select488_reg_986 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select492_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select492_reg_991 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select496_fu_586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select496_reg_996 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select500_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select500_reg_1001 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select504_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select504_reg_1006 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select508_fu_635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select508_reg_1011 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i73_i_not_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i73_i_not_reg_1016 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_52_fu_649_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_52_reg_1021 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_53_fu_654_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_53_reg_1026 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_54_fu_659_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_54_reg_1031 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_55_fu_664_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_55_reg_1036 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_56_fu_669_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_56_reg_1041 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_57_fu_674_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_57_reg_1046 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_58_fu_679_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_58_reg_1051 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_59_fu_684_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_59_reg_1056 : STD_LOGIC_VECTOR (2 downto 0);
    signal xor_ln435_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln435_reg_1061 : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_V_ce0 : STD_LOGIC;
    signal buf_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal buf_V_ce1 : STD_LOGIC;
    signal buf_V_we1 : STD_LOGIC;
    signal buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_3_ce0 : STD_LOGIC;
    signal buf_V_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal buf_V_3_ce1 : STD_LOGIC;
    signal buf_V_3_we1 : STD_LOGIC;
    signal buf_V_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_4_ce0 : STD_LOGIC;
    signal buf_V_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_4_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal buf_V_4_ce1 : STD_LOGIC;
    signal buf_V_4_we1 : STD_LOGIC;
    signal buf_V_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_5_ce0 : STD_LOGIC;
    signal buf_V_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_5_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal buf_V_5_ce1 : STD_LOGIC;
    signal buf_V_5_we1 : STD_LOGIC;
    signal buf_V_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_6_ce0 : STD_LOGIC;
    signal buf_V_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_6_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal buf_V_6_ce1 : STD_LOGIC;
    signal buf_V_6_we1 : STD_LOGIC;
    signal buf_V_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_7_ce0 : STD_LOGIC;
    signal buf_V_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_7_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal buf_V_7_ce1 : STD_LOGIC;
    signal buf_V_7_we1 : STD_LOGIC;
    signal buf_V_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_8_ce0 : STD_LOGIC;
    signal buf_V_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_8_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal buf_V_8_ce1 : STD_LOGIC;
    signal buf_V_8_we1 : STD_LOGIC;
    signal buf_V_8_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_done : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_idle : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_ready : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_15_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_15_out_ap_vld : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_14_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_14_out_ap_vld : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_13_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_13_out_ap_vld : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_12_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_12_out_ap_vld : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_11_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_11_out_ap_vld : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_10_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_10_out_ap_vld : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_out : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_out_ap_vld : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_ext_blocking_n : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_str_blocking_n : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_int_blocking_n : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_done : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_idle : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_ready : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_imgInput_data1_read : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_ext_blocking_n : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_str_blocking_n : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_int_blocking_n : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_done : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_idle : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_ready : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_ext_blocking_n : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_str_blocking_n : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_int_blocking_n : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_done : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_idle : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_ready : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_imgInput_data1_read : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_dst_data1_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_dst_data1_write : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_ce0 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_ce0 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_ce0 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_ce0 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_ce0 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_ce0 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_ce0 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_ce1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_we1 : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_0_0_01084242_out_o : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_0_0_01084242_out_o_ap_vld : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_ext_blocking_n : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_str_blocking_n : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_int_blocking_n : STD_LOGIC;
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call32 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start_reg : STD_LOGIC := '0';
    signal grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal p_0_0_010842_lcssa550_fu_172 : STD_LOGIC_VECTOR (7 downto 0);
    signal init_buf_fu_112 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln526_fu_374_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_fu_348_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal row_V_fu_176 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_V_5_fu_696_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_fu_180 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_19_fu_184 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_20_fu_188 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_21_fu_192 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_22_fu_196 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_23_fu_200 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_ind_V_24_fu_204 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal conv3_i_i_i61_fu_418_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_threshold_cast_fu_438_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1027_3_fu_478_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1027_fu_474_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_i_i297_i_fu_502_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_i_i297_i_cast_fu_507_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ult_fu_517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_i273_i_fu_511_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal cmp_i_i329_i_fu_497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_529_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i253_i_1_fu_544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_557_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i253_i_3_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_593_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp154_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i253_i_5_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i253_i_6_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_int_blocking_cur_n : STD_LOGIC;
    signal ap_ext_blocking_sub_n : STD_LOGIC;
    signal ap_wait_0 : STD_LOGIC;
    signal ap_sub_ext_blocking_0 : STD_LOGIC;
    signal ap_wait_1 : STD_LOGIC;
    signal ap_sub_ext_blocking_1 : STD_LOGIC;
    signal ap_wait_2 : STD_LOGIC;
    signal ap_sub_ext_blocking_2 : STD_LOGIC;
    signal ap_wait_3 : STD_LOGIC;
    signal ap_sub_ext_blocking_3 : STD_LOGIC;
    signal ap_str_blocking_sub_n : STD_LOGIC;
    signal ap_sub_str_blocking_0 : STD_LOGIC;
    signal ap_sub_str_blocking_1 : STD_LOGIC;
    signal ap_sub_str_blocking_2 : STD_LOGIC;
    signal ap_sub_str_blocking_3 : STD_LOGIC;
    signal ap_int_blocking_sub_n : STD_LOGIC;
    signal ap_sub_int_blocking_0 : STD_LOGIC;
    signal ap_sub_int_blocking_1 : STD_LOGIC;
    signal ap_sub_int_blocking_2 : STD_LOGIC;
    signal ap_sub_int_blocking_3 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        row_ind_V_15_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_15_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_14_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_14_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_13_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_13_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_12_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_12_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_11_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_11_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_10_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_10_out_ap_vld : OUT STD_LOGIC;
        row_ind_V_out : OUT STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_out_ap_vld : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imgInput_data1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        imgInput_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        imgInput_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        imgInput_data1_empty_n : IN STD_LOGIC;
        imgInput_data1_read : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_8_ce1 : OUT STD_LOGIC;
        buf_V_8_we1 : OUT STD_LOGIC;
        buf_V_8_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_7_ce1 : OUT STD_LOGIC;
        buf_V_7_we1 : OUT STD_LOGIC;
        buf_V_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_6_ce1 : OUT STD_LOGIC;
        buf_V_6_we1 : OUT STD_LOGIC;
        buf_V_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_5_ce1 : OUT STD_LOGIC;
        buf_V_5_we1 : OUT STD_LOGIC;
        buf_V_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_4_ce1 : OUT STD_LOGIC;
        buf_V_4_we1 : OUT STD_LOGIC;
        buf_V_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_3_ce1 : OUT STD_LOGIC;
        buf_V_3_we1 : OUT STD_LOGIC;
        buf_V_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        init_buf_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_3_ce1 : OUT STD_LOGIC;
        buf_V_3_we1 : OUT STD_LOGIC;
        buf_V_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_4_ce1 : OUT STD_LOGIC;
        buf_V_4_we1 : OUT STD_LOGIC;
        buf_V_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imgInput_data1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        imgInput_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        imgInput_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        imgInput_data1_empty_n : IN STD_LOGIC;
        imgInput_data1_read : OUT STD_LOGIC;
        p_dst_data1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dst_data1_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        p_dst_data1_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        p_dst_data1_full_n : IN STD_LOGIC;
        p_dst_data1_write : OUT STD_LOGIC;
        op2_assign : IN STD_LOGIC_VECTOR (13 downto 0);
        buf_V_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_8_ce0 : OUT STD_LOGIC;
        buf_V_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_8_ce1 : OUT STD_LOGIC;
        buf_V_8_we1 : OUT STD_LOGIC;
        buf_V_8_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_ce1 : OUT STD_LOGIC;
        buf_V_we1 : OUT STD_LOGIC;
        buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_3_ce0 : OUT STD_LOGIC;
        buf_V_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_3_ce1 : OUT STD_LOGIC;
        buf_V_3_we1 : OUT STD_LOGIC;
        buf_V_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_4_ce0 : OUT STD_LOGIC;
        buf_V_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_4_ce1 : OUT STD_LOGIC;
        buf_V_4_we1 : OUT STD_LOGIC;
        buf_V_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_5_ce0 : OUT STD_LOGIC;
        buf_V_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_5_ce1 : OUT STD_LOGIC;
        buf_V_5_we1 : OUT STD_LOGIC;
        buf_V_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_6_ce0 : OUT STD_LOGIC;
        buf_V_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_6_ce1 : OUT STD_LOGIC;
        buf_V_6_we1 : OUT STD_LOGIC;
        buf_V_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_7_ce0 : OUT STD_LOGIC;
        buf_V_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        buf_V_7_ce1 : OUT STD_LOGIC;
        buf_V_7_we1 : OUT STD_LOGIC;
        buf_V_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        row_ind_V_24 : IN STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_25 : IN STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_26 : IN STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_27 : IN STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_28 : IN STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_29 : IN STD_LOGIC_VECTOR (12 downto 0);
        row_ind_V_30 : IN STD_LOGIC_VECTOR (12 downto 0);
        sub_i273_i_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        row_ind_V_24_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        spec_select484 : IN STD_LOGIC_VECTOR (0 downto 0);
        row_ind_V_25_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        spec_select488 : IN STD_LOGIC_VECTOR (0 downto 0);
        row_ind_V_26_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        spec_select492 : IN STD_LOGIC_VECTOR (0 downto 0);
        row_ind_V_27_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        spec_select496 : IN STD_LOGIC_VECTOR (0 downto 0);
        row_ind_V_28_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        spec_select500 : IN STD_LOGIC_VECTOR (0 downto 0);
        row_ind_V_29_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        spec_select504 : IN STD_LOGIC_VECTOR (0 downto 0);
        row_ind_V_30_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        spec_select508 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp_i_i73_i_not : IN STD_LOGIC_VECTOR (0 downto 0);
        p_threshold_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        b0 : IN STD_LOGIC_VECTOR (8 downto 0);
        p_threshold : IN STD_LOGIC_VECTOR (7 downto 0);
        xor_ln435_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        cmp_i_i49_i : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp_i_i381_i : IN STD_LOGIC_VECTOR (0 downto 0);
        p_0_0_01084242_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_01084242_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_0_0_01084242_out_o_ap_vld : OUT STD_LOGIC;
        ap_ext_blocking_n : OUT STD_LOGIC;
        ap_str_blocking_n : OUT STD_LOGIC;
        ap_int_blocking_n : OUT STD_LOGIC );
    end component;


    component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    buf_V_U : component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_address0,
        ce0 => buf_V_ce0,
        q0 => buf_V_q0,
        address1 => buf_V_address1,
        ce1 => buf_V_ce1,
        we1 => buf_V_we1,
        d1 => buf_V_d1);

    buf_V_3_U : component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_address0,
        ce0 => buf_V_3_ce0,
        q0 => buf_V_3_q0,
        address1 => buf_V_3_address1,
        ce1 => buf_V_3_ce1,
        we1 => buf_V_3_we1,
        d1 => buf_V_3_d1);

    buf_V_4_U : component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_address0,
        ce0 => buf_V_4_ce0,
        q0 => buf_V_4_q0,
        address1 => buf_V_4_address1,
        ce1 => buf_V_4_ce1,
        we1 => buf_V_4_we1,
        d1 => buf_V_4_d1);

    buf_V_5_U : component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_address0,
        ce0 => buf_V_5_ce0,
        q0 => buf_V_5_q0,
        address1 => buf_V_5_address1,
        ce1 => buf_V_5_ce1,
        we1 => buf_V_5_we1,
        d1 => buf_V_5_d1);

    buf_V_6_U : component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_address0,
        ce0 => buf_V_6_ce0,
        q0 => buf_V_6_q0,
        address1 => buf_V_6_address1,
        ce1 => buf_V_6_ce1,
        we1 => buf_V_6_we1,
        d1 => buf_V_6_d1);

    buf_V_7_U : component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_address0,
        ce0 => buf_V_7_ce0,
        q0 => buf_V_7_q0,
        address1 => buf_V_7_address1,
        ce1 => buf_V_7_ce1,
        we1 => buf_V_7_we1,
        d1 => buf_V_7_d1);

    buf_V_8_U : component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_address0,
        ce0 => buf_V_8_ce0,
        q0 => buf_V_8_q0,
        address1 => buf_V_8_address1,
        ce1 => buf_V_8_ce1,
        we1 => buf_V_8_we1,
        d1 => buf_V_8_d1);

    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242 : component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start,
        ap_done => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_done,
        ap_idle => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_idle,
        ap_ready => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_ready,
        row_ind_V_15_out => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_15_out,
        row_ind_V_15_out_ap_vld => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_15_out_ap_vld,
        row_ind_V_14_out => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_14_out,
        row_ind_V_14_out_ap_vld => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_14_out_ap_vld,
        row_ind_V_13_out => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_13_out,
        row_ind_V_13_out_ap_vld => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_13_out_ap_vld,
        row_ind_V_12_out => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_12_out,
        row_ind_V_12_out_ap_vld => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_12_out_ap_vld,
        row_ind_V_11_out => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_11_out,
        row_ind_V_11_out_ap_vld => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_11_out_ap_vld,
        row_ind_V_10_out => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_10_out,
        row_ind_V_10_out_ap_vld => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_10_out_ap_vld,
        row_ind_V_out => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_out,
        row_ind_V_out_ap_vld => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_out_ap_vld,
        ap_ext_blocking_n => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_ext_blocking_n,
        ap_str_blocking_n => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_str_blocking_n,
        ap_int_blocking_n => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_int_blocking_n);

    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253 : component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start,
        ap_done => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_done,
        ap_idle => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_idle,
        ap_ready => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_ready,
        imgInput_data1_dout => imgInput_data1_dout,
        imgInput_data1_num_data_valid => ap_const_lv2_0,
        imgInput_data1_fifo_cap => ap_const_lv2_0,
        imgInput_data1_empty_n => imgInput_data1_empty_n,
        imgInput_data1_read => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_imgInput_data1_read,
        img_width => img_width,
        buf_V_8_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_address1,
        buf_V_8_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_ce1,
        buf_V_8_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_we1,
        buf_V_8_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_d1,
        buf_V_7_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_address1,
        buf_V_7_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_ce1,
        buf_V_7_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_we1,
        buf_V_7_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_d1,
        buf_V_6_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_address1,
        buf_V_6_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_ce1,
        buf_V_6_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_we1,
        buf_V_6_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_d1,
        buf_V_5_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_address1,
        buf_V_5_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_ce1,
        buf_V_5_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_we1,
        buf_V_5_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_d1,
        buf_V_4_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_address1,
        buf_V_4_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_ce1,
        buf_V_4_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_we1,
        buf_V_4_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_d1,
        buf_V_3_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_address1,
        buf_V_3_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_ce1,
        buf_V_3_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_we1,
        buf_V_3_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_d1,
        buf_V_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_address1,
        buf_V_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_ce1,
        buf_V_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_we1,
        buf_V_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_d1,
        init_buf_cast => empty_50_reg_846,
        ap_ext_blocking_n => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_ext_blocking_n,
        ap_str_blocking_n => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_str_blocking_n,
        ap_int_blocking_n => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_int_blocking_n);

    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268 : component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start,
        ap_done => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_done,
        ap_idle => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_idle,
        ap_ready => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_ready,
        img_width => img_width,
        buf_V_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_address1,
        buf_V_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_ce1,
        buf_V_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_we1,
        buf_V_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_d1,
        buf_V_3_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_address1,
        buf_V_3_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_ce1,
        buf_V_3_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_we1,
        buf_V_3_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_d1,
        buf_V_4_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_address1,
        buf_V_4_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_ce1,
        buf_V_4_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_we1,
        buf_V_4_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_d1,
        ap_ext_blocking_n => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_ext_blocking_n,
        ap_str_blocking_n => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_str_blocking_n,
        ap_int_blocking_n => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_int_blocking_n);

    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276 : component fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start,
        ap_done => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_done,
        ap_idle => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_idle,
        ap_ready => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_ready,
        imgInput_data1_dout => imgInput_data1_dout,
        imgInput_data1_num_data_valid => ap_const_lv2_0,
        imgInput_data1_fifo_cap => ap_const_lv2_0,
        imgInput_data1_empty_n => imgInput_data1_empty_n,
        imgInput_data1_read => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_imgInput_data1_read,
        p_dst_data1_din => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_dst_data1_din,
        p_dst_data1_num_data_valid => ap_const_lv2_0,
        p_dst_data1_fifo_cap => ap_const_lv2_0,
        p_dst_data1_full_n => p_dst_data1_full_n,
        p_dst_data1_write => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_dst_data1_write,
        op2_assign => op2_assign_reg_917,
        buf_V_8_address0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_address0,
        buf_V_8_ce0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_ce0,
        buf_V_8_q0 => buf_V_8_q0,
        buf_V_8_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_address1,
        buf_V_8_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_ce1,
        buf_V_8_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_we1,
        buf_V_8_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_d1,
        buf_V_address0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_address0,
        buf_V_ce0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_ce0,
        buf_V_q0 => buf_V_q0,
        buf_V_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_address1,
        buf_V_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_ce1,
        buf_V_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_we1,
        buf_V_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_d1,
        buf_V_3_address0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_address0,
        buf_V_3_ce0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_ce0,
        buf_V_3_q0 => buf_V_3_q0,
        buf_V_3_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_address1,
        buf_V_3_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_ce1,
        buf_V_3_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_we1,
        buf_V_3_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_d1,
        buf_V_4_address0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_address0,
        buf_V_4_ce0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_ce0,
        buf_V_4_q0 => buf_V_4_q0,
        buf_V_4_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_address1,
        buf_V_4_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_ce1,
        buf_V_4_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_we1,
        buf_V_4_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_d1,
        buf_V_5_address0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_address0,
        buf_V_5_ce0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_ce0,
        buf_V_5_q0 => buf_V_5_q0,
        buf_V_5_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_address1,
        buf_V_5_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_ce1,
        buf_V_5_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_we1,
        buf_V_5_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_d1,
        buf_V_6_address0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_address0,
        buf_V_6_ce0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_ce0,
        buf_V_6_q0 => buf_V_6_q0,
        buf_V_6_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_address1,
        buf_V_6_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_ce1,
        buf_V_6_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_we1,
        buf_V_6_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_d1,
        buf_V_7_address0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_address0,
        buf_V_7_ce0 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_ce0,
        buf_V_7_q0 => buf_V_7_q0,
        buf_V_7_address1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_address1,
        buf_V_7_ce1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_ce1,
        buf_V_7_we1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_we1,
        buf_V_7_d1 => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_d1,
        row_ind_V_24 => row_ind_V_load_reg_966,
        row_ind_V_25 => row_ind_V_25_reg_933,
        row_ind_V_26 => row_ind_V_26_reg_938,
        row_ind_V_27 => row_ind_V_27_reg_943,
        row_ind_V_28 => row_ind_V_28_reg_948,
        row_ind_V_29 => row_ind_V_29_reg_953,
        row_ind_V_30 => row_ind_V_30_reg_958,
        sub_i273_i_cast => empty_52_reg_1021,
        row_ind_V_24_cast => empty_53_reg_1026,
        spec_select484 => spec_select484_reg_981,
        row_ind_V_25_cast => empty_54_reg_1031,
        spec_select488 => spec_select488_reg_986,
        row_ind_V_26_cast => empty_55_reg_1036,
        spec_select492 => spec_select492_reg_991,
        row_ind_V_27_cast => empty_56_reg_1041,
        spec_select496 => spec_select496_reg_996,
        row_ind_V_28_cast => empty_57_reg_1046,
        spec_select500 => spec_select500_reg_1001,
        row_ind_V_29_cast => empty_58_reg_1051,
        spec_select504 => spec_select504_reg_1006,
        row_ind_V_30_cast => empty_59_reg_1056,
        spec_select508 => spec_select508_reg_1011,
        cmp_i_i73_i_not => cmp_i_i73_i_not_reg_1016,
        p_threshold_cast => p_threshold,
        b0 => b0_reg_928,
        p_threshold => p_threshold,
        xor_ln435_1 => xor_ln435_reg_1061,
        img_width => img_width,
        cmp_i_i49_i => rev155_reg_976,
        cmp_i_i381_i => cmp_i_i381_i_reg_971,
        p_0_0_01084242_out_i => p_0_0_010842_lcssa550_fu_172,
        p_0_0_01084242_out_o => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_0_0_01084242_out_o,
        p_0_0_01084242_out_o_ap_vld => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_0_0_01084242_out_o_ap_vld,
        ap_ext_blocking_n => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_ext_blocking_n,
        ap_str_blocking_n => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_str_blocking_n,
        ap_int_blocking_n => grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_int_blocking_n);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_3_fu_482_p2 = ap_const_lv1_0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_3_fu_482_p2 = ap_const_lv1_1))) then 
                    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_ready = ap_const_logic_1)) then 
                    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((p_image_width_c_full_n = ap_const_logic_0) or (p_image_height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_ready = ap_const_logic_1)) then 
                    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1027_fu_364_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_ready = ap_const_logic_1)) then 
                    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1027_fu_364_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_ready = ap_const_logic_1)) then 
                    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    init_buf_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                init_buf_fu_112 <= zext_ln541_fu_348_p1;
            elsif (((icmp_ln1027_fu_364_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                init_buf_fu_112 <= add_ln526_fu_374_p2;
            end if; 
        end if;
    end process;

    row_V_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_364_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_V_fu_176 <= ap_const_lv13_3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_3_fu_482_p2 = ap_const_lv1_1))) then 
                row_V_fu_176 <= row_V_5_fu_696_p2;
            end if; 
        end if;
    end process;

    row_ind_V_19_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_364_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_19_fu_184 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_10_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_3_fu_482_p2 = ap_const_lv1_1))) then 
                row_ind_V_19_fu_184 <= row_ind_V_20_fu_188;
            end if; 
        end if;
    end process;

    row_ind_V_20_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_364_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_20_fu_188 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_11_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_3_fu_482_p2 = ap_const_lv1_1))) then 
                row_ind_V_20_fu_188 <= row_ind_V_21_fu_192;
            end if; 
        end if;
    end process;

    row_ind_V_21_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_364_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_21_fu_192 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_12_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_3_fu_482_p2 = ap_const_lv1_1))) then 
                row_ind_V_21_fu_192 <= row_ind_V_22_fu_196;
            end if; 
        end if;
    end process;

    row_ind_V_22_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_364_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_22_fu_196 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_13_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_3_fu_482_p2 = ap_const_lv1_1))) then 
                row_ind_V_22_fu_196 <= row_ind_V_23_fu_200;
            end if; 
        end if;
    end process;

    row_ind_V_23_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_364_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_23_fu_200 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_14_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_3_fu_482_p2 = ap_const_lv1_1))) then 
                row_ind_V_23_fu_200 <= row_ind_V_24_fu_204;
            end if; 
        end if;
    end process;

    row_ind_V_24_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_364_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_24_fu_204 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_15_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_3_fu_482_p2 = ap_const_lv1_1))) then 
                row_ind_V_24_fu_204 <= row_ind_V_fu_180;
            end if; 
        end if;
    end process;

    row_ind_V_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_364_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                row_ind_V_fu_180 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_out;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_3_fu_482_p2 = ap_const_lv1_1))) then 
                row_ind_V_fu_180 <= row_ind_V_19_fu_184;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_i_i66_reg_912 <= add_i_i66_fu_421_p2;
                b0_reg_928 <= b0_fu_441_p2;
                op2_assign_reg_917 <= op2_assign_fu_427_p2;
                sub350_i_reg_922 <= sub350_i_fu_432_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_3_fu_482_p2 = ap_const_lv1_1))) then
                cmp_i_i381_i_reg_971 <= cmp_i_i381_i_fu_491_p2;
                cmp_i_i73_i_not_reg_1016 <= cmp_i_i73_i_not_fu_642_p2;
                empty_52_reg_1021 <= empty_52_fu_649_p1;
                empty_53_reg_1026 <= empty_53_fu_654_p1;
                empty_54_reg_1031 <= empty_54_fu_659_p1;
                empty_55_reg_1036 <= empty_55_fu_664_p1;
                empty_56_reg_1041 <= empty_56_fu_669_p1;
                empty_57_reg_1046 <= empty_57_fu_674_p1;
                empty_58_reg_1051 <= empty_58_fu_679_p1;
                empty_59_reg_1056 <= empty_59_fu_684_p1;
                rev155_reg_976 <= rev155_fu_522_p2;
                row_ind_V_load_reg_966 <= row_ind_V_fu_180;
                spec_select484_reg_981 <= spec_select484_fu_537_p2;
                spec_select488_reg_986 <= spec_select488_fu_550_p2;
                spec_select492_reg_991 <= spec_select492_fu_573_p2;
                spec_select496_reg_996 <= spec_select496_fu_586_p2;
                spec_select500_reg_1001 <= spec_select500_fu_609_p2;
                spec_select504_reg_1006 <= spec_select504_fu_622_p2;
                spec_select508_reg_1011 <= spec_select508_fu_635_p2;
                xor_ln435_reg_1061 <= xor_ln435_fu_689_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_364_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                empty_50_reg_846 <= empty_50_fu_369_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                empty_reg_805 <= empty_fu_323_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_0_0_01084242_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                p_0_0_010842_lcssa550_fu_172 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_0_0_01084242_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                row_ind_V_25_reg_933 <= row_ind_V_19_fu_184;
                row_ind_V_26_reg_938 <= row_ind_V_20_fu_188;
                row_ind_V_27_reg_943 <= row_ind_V_21_fu_192;
                row_ind_V_28_reg_948 <= row_ind_V_22_fu_196;
                row_ind_V_29_reg_953 <= row_ind_V_23_fu_200;
                row_ind_V_30_reg_958 <= row_ind_V_24_fu_204;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    zext_ln526_reg_838(12 downto 0) <= zext_ln526_fu_352_p1(12 downto 0);
            end if;
        end if;
    end process;
    zext_ln526_reg_838(63 downto 13) <= "000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, p_image_height_c_full_n, p_image_width_c_full_n, ap_CS_fsm_state4, icmp_ln1027_fu_364_p2, ap_CS_fsm_state6, ap_CS_fsm_state7, icmp_ln1027_3_fu_482_p2, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_done, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_done, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_done, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((p_image_width_c_full_n = ap_const_logic_0) or (p_image_height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln1027_fu_364_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_3_fu_482_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_i_i66_fu_421_p2 <= std_logic_vector(unsigned(conv3_i_i_i61_fu_418_p1) + unsigned(ap_const_lv17_3));
    add_ln526_fu_374_p2 <= std_logic_vector(unsigned(init_buf_fu_112) + unsigned(ap_const_lv64_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg, p_image_height_c_full_n, p_image_width_c_full_n)
    begin
        if (((p_image_width_c_full_n = ap_const_logic_0) or (p_image_height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_done)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_done)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_done)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_done)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, p_image_height_c_full_n, p_image_width_c_full_n)
    begin
                ap_block_state1 <= ((p_image_width_c_full_n = ap_const_logic_0) or (p_image_height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call32_assign_proc : process(real_start, ap_done_reg, p_image_height_c_full_n, p_image_width_c_full_n)
    begin
                ap_block_state1_ignore_call32 <= ((p_image_width_c_full_n = ap_const_logic_0) or (p_image_height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7, icmp_ln1027_3_fu_482_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_3_fu_482_p2 = ap_const_lv1_0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_ext_blocking_n <= (ap_ext_blocking_sub_n and ap_const_logic_1);

    ap_ext_blocking_sub_n_assign_proc : process(ap_wait_0, ap_sub_ext_blocking_0, ap_wait_1, ap_sub_ext_blocking_1, ap_wait_2, ap_sub_ext_blocking_2, ap_wait_3, ap_sub_ext_blocking_3)
    begin
        if ((((ap_wait_3 and ap_sub_ext_blocking_3) = ap_const_logic_1) and ((ap_wait_2 and ap_sub_ext_blocking_2) = ap_const_logic_1) and ((ap_wait_1 and ap_sub_ext_blocking_1) = ap_const_logic_1) and ((ap_wait_0 and ap_sub_ext_blocking_0) = ap_const_logic_1))) then 
            ap_ext_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_ext_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_cur_n <= (p_image_width_c_blk_n and p_image_height_c_blk_n);
    ap_int_blocking_n <= (ap_int_blocking_sub_n and ap_int_blocking_cur_n);

    ap_int_blocking_sub_n_assign_proc : process(ap_wait_0, ap_wait_1, ap_wait_2, ap_wait_3, ap_sub_int_blocking_0, ap_sub_int_blocking_1, ap_sub_int_blocking_2, ap_sub_int_blocking_3)
    begin
        if ((((ap_wait_3 and ap_sub_int_blocking_3) = ap_const_logic_1) and ((ap_wait_2 and ap_sub_int_blocking_2) = ap_const_logic_1) and ((ap_wait_1 and ap_sub_int_blocking_1) = ap_const_logic_1) and ((ap_wait_0 and ap_sub_int_blocking_0) = ap_const_logic_1))) then 
            ap_int_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_int_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    ap_str_blocking_n <= (ap_str_blocking_sub_n and ap_const_logic_1);

    ap_str_blocking_sub_n_assign_proc : process(ap_wait_0, ap_wait_1, ap_wait_2, ap_wait_3, ap_sub_str_blocking_0, ap_sub_str_blocking_1, ap_sub_str_blocking_2, ap_sub_str_blocking_3)
    begin
        if ((((ap_wait_3 and ap_sub_str_blocking_3) = ap_const_logic_1) and ((ap_wait_2 and ap_sub_str_blocking_2) = ap_const_logic_1) and ((ap_wait_1 and ap_sub_str_blocking_1) = ap_const_logic_1) and ((ap_wait_0 and ap_sub_str_blocking_0) = ap_const_logic_1))) then 
            ap_str_blocking_sub_n <= ap_const_logic_0;
        else 
            ap_str_blocking_sub_n <= ap_const_logic_1;
        end if; 
    end process;


    ap_sub_ext_blocking_0_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_ext_blocking_n)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_ext_blocking_n)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_1 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_2_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_ext_blocking_n)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_2 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_ext_blocking_3_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_ext_blocking_n)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_ext_blocking_n = ap_const_logic_0)) then 
            ap_sub_ext_blocking_3 <= ap_const_logic_1;
        else 
            ap_sub_ext_blocking_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_0_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_int_blocking_n)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_int_blocking_n)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_1 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_2_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_int_blocking_n)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_2 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_int_blocking_3_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_int_blocking_n)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_int_blocking_n = ap_const_logic_0)) then 
            ap_sub_int_blocking_3 <= ap_const_logic_1;
        else 
            ap_sub_int_blocking_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_0_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_str_blocking_n)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_0 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_str_blocking_n)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_1 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_2_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_str_blocking_n)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_2 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sub_str_blocking_3_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_str_blocking_n)
    begin
        if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_str_blocking_n = ap_const_logic_0)) then 
            ap_sub_str_blocking_3 <= ap_const_logic_1;
        else 
            ap_sub_str_blocking_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_0_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state2 = ap_CS_fsm)) then 
            ap_wait_0 <= ap_const_logic_1;
        else 
            ap_wait_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_1_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state5 = ap_CS_fsm)) then 
            ap_wait_1 <= ap_const_logic_1;
        else 
            ap_wait_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_2_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state6 = ap_CS_fsm)) then 
            ap_wait_2 <= ap_const_logic_1;
        else 
            ap_wait_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_wait_3_assign_proc : process(ap_CS_fsm)
    begin
        if ((ap_ST_fsm_state8 = ap_CS_fsm)) then 
            ap_wait_3 <= ap_const_logic_1;
        else 
            ap_wait_3 <= ap_const_logic_0;
        end if; 
    end process;

    b0_fu_441_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(p_threshold_cast_fu_438_p1));

    buf_V_3_address1_assign_proc : process(ap_CS_fsm_state6, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_address1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_address1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_3_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_3_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_address1;
        else 
            buf_V_3_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_3_ce0_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_ce0 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_ce0;
        else 
            buf_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_ce1_assign_proc : process(ap_CS_fsm_state6, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_ce1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_ce1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_3_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_3_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_ce1;
        else 
            buf_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_d1_assign_proc : process(ap_CS_fsm_state6, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_d1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_d1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_3_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_3_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_d1;
        else 
            buf_V_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_3_we1_assign_proc : process(ap_CS_fsm_state6, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_we1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_we1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_3_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_3_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_we1;
        else 
            buf_V_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_address1_assign_proc : process(ap_CS_fsm_state6, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_address1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_address1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_4_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_4_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_address1;
        else 
            buf_V_4_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_4_ce0_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_ce0 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_ce0;
        else 
            buf_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_ce1_assign_proc : process(ap_CS_fsm_state6, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_ce1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_ce1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_4_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_4_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_ce1;
        else 
            buf_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_d1_assign_proc : process(ap_CS_fsm_state6, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_d1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_d1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_4_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_4_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_d1;
        else 
            buf_V_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_4_we1_assign_proc : process(ap_CS_fsm_state6, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_we1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_we1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_4_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_4_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_we1;
        else 
            buf_V_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_address1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_address1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_5_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_address1;
        else 
            buf_V_5_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_5_ce0_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_ce0 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_ce0;
        else 
            buf_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_ce1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_ce1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_5_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_ce1;
        else 
            buf_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_d1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_d1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_5_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_d1;
        else 
            buf_V_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_5_we1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_we1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_5_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_we1;
        else 
            buf_V_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_6_address1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_address1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_6_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_6_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_address1;
        else 
            buf_V_6_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_6_ce0_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_6_ce0 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_ce0;
        else 
            buf_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_6_ce1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_ce1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_6_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_6_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_ce1;
        else 
            buf_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_6_d1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_d1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_6_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_6_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_d1;
        else 
            buf_V_6_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_6_we1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_we1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_6_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_6_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_we1;
        else 
            buf_V_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_7_address1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_address1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_7_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_7_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_address1;
        else 
            buf_V_7_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_7_ce0_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_7_ce0 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_ce0;
        else 
            buf_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_7_ce1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_ce1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_7_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_7_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_ce1;
        else 
            buf_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_7_d1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_d1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_7_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_7_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_d1;
        else 
            buf_V_7_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_7_we1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_we1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_7_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_7_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_we1;
        else 
            buf_V_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_8_address1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_address1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_8_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_8_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_address1;
        else 
            buf_V_8_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_8_ce0_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_8_ce0 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_ce0;
        else 
            buf_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_8_ce1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_ce1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_8_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_8_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_ce1;
        else 
            buf_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_8_d1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_d1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_8_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_8_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_d1;
        else 
            buf_V_8_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_8_we1_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_we1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_8_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_8_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_we1;
        else 
            buf_V_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_address1_assign_proc : process(ap_CS_fsm_state6, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_address1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_address1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_address1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_address1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_address1;
        else 
            buf_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_ce0_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_ce0 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_ce0;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_ce1_assign_proc : process(ap_CS_fsm_state6, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_ce1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_ce1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_ce1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_ce1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_ce1;
        else 
            buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d1_assign_proc : process(ap_CS_fsm_state6, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_d1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_d1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_d1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_d1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_d1;
        else 
            buf_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_we1_assign_proc : process(ap_CS_fsm_state6, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_we1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_we1, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_we1, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_V_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buf_V_we1 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_we1;
        else 
            buf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i253_i_1_fu_544_p2 <= "1" when (signed(sub_i273_i_fu_511_p2) < signed(ap_const_lv18_1)) else "0";
    cmp_i_i253_i_3_fu_580_p2 <= "1" when (signed(sub_i273_i_fu_511_p2) < signed(ap_const_lv18_3)) else "0";
    cmp_i_i253_i_5_fu_616_p2 <= "1" when (signed(sub_i273_i_fu_511_p2) < signed(ap_const_lv18_5)) else "0";
    cmp_i_i253_i_6_fu_629_p2 <= "1" when (signed(sub_i_i297_i_fu_502_p2) > signed(ap_const_lv17_0)) else "0";
    cmp_i_i329_i_fu_497_p2 <= "1" when (signed(sub350_i_reg_922) < signed(zext_ln1027_3_fu_478_p1)) else "0";
    cmp_i_i381_i_fu_491_p2 <= "1" when (unsigned(zext_ln1027_fu_474_p1) < unsigned(img_height)) else "0";
    cmp_i_i73_i_not_fu_642_p2 <= "1" when (unsigned(row_V_fu_176) < unsigned(ap_const_lv13_6)) else "0";
    conv3_i_i_i61_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_height),17));
    empty_50_fu_369_p1 <= init_buf_fu_112(3 - 1 downto 0);
    empty_52_fu_649_p1 <= sub_i273_i_fu_511_p2(3 - 1 downto 0);
    empty_53_fu_654_p1 <= row_ind_V_fu_180(3 - 1 downto 0);
    empty_54_fu_659_p1 <= row_ind_V_19_fu_184(3 - 1 downto 0);
    empty_55_fu_664_p1 <= row_ind_V_20_fu_188(3 - 1 downto 0);
    empty_56_fu_669_p1 <= row_ind_V_21_fu_192(3 - 1 downto 0);
    empty_57_fu_674_p1 <= row_ind_V_22_fu_196(3 - 1 downto 0);
    empty_58_fu_679_p1 <= row_ind_V_23_fu_200(3 - 1 downto 0);
    empty_59_fu_684_p1 <= row_ind_V_24_fu_204(3 - 1 downto 0);
    empty_fu_323_p1 <= img_width(14 - 1 downto 0);
    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start_reg;
    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start_reg;
    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start_reg;
    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start_reg;
    icmp154_fu_603_p2 <= "1" when (signed(tmp_2_fu_593_p4) < signed(ap_const_lv16_1)) else "0";
    icmp_fu_567_p2 <= "1" when (signed(tmp_1_fu_557_p4) < signed(ap_const_lv17_1)) else "0";
    icmp_ln1027_3_fu_482_p2 <= "1" when (unsigned(zext_ln1027_3_fu_478_p1) < unsigned(add_i_i66_reg_912)) else "0";
    icmp_ln1027_fu_364_p2 <= "1" when (unsigned(init_buf_fu_112) < unsigned(zext_ln526_reg_838)) else "0";

    imgInput_data1_read_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_imgInput_data1_read, grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_imgInput_data1_read, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            imgInput_data1_read <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_imgInput_data1_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            imgInput_data1_read <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_imgInput_data1_read;
        else 
            imgInput_data1_read <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(ap_CS_fsm_state7, icmp_ln1027_3_fu_482_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (icmp_ln1027_3_fu_482_p2 = ap_const_lv1_0))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    op2_assign_fu_427_p2 <= std_logic_vector(unsigned(empty_reg_805) + unsigned(ap_const_lv14_3));
    p_dst_data1_din <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_dst_data1_din;

    p_dst_data1_write_assign_proc : process(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_dst_data1_write, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            p_dst_data1_write <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_dst_data1_write;
        else 
            p_dst_data1_write <= ap_const_logic_0;
        end if; 
    end process;


    p_image_height_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_image_height_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_image_height_c_blk_n <= p_image_height_c_full_n;
        else 
            p_image_height_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_image_height_c_din <= img_height;

    p_image_height_c_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_image_height_c_full_n, p_image_width_c_full_n)
    begin
        if ((not(((p_image_width_c_full_n = ap_const_logic_0) or (p_image_height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_image_height_c_write <= ap_const_logic_1;
        else 
            p_image_height_c_write <= ap_const_logic_0;
        end if; 
    end process;


    p_image_width_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_image_width_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_image_width_c_blk_n <= p_image_width_c_full_n;
        else 
            p_image_width_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_image_width_c_din <= img_width;

    p_image_width_c_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_image_height_c_full_n, p_image_width_c_full_n)
    begin
        if ((not(((p_image_width_c_full_n = ap_const_logic_0) or (p_image_height_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_image_width_c_write <= ap_const_logic_1;
        else 
            p_image_width_c_write <= ap_const_logic_0;
        end if; 
    end process;

    p_threshold_cast_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_threshold),9));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    rev155_fu_522_p2 <= (ult_fu_517_p2 xor ap_const_lv1_1);
    row_V_5_fu_696_p2 <= std_logic_vector(unsigned(row_V_fu_176) + unsigned(ap_const_lv13_1));
    spec_select484_fu_537_p2 <= (tmp_fu_529_p3 and cmp_i_i329_i_fu_497_p2);
    spec_select488_fu_550_p2 <= (cmp_i_i329_i_fu_497_p2 and cmp_i_i253_i_1_fu_544_p2);
    spec_select492_fu_573_p2 <= (icmp_fu_567_p2 and cmp_i_i329_i_fu_497_p2);
    spec_select496_fu_586_p2 <= (cmp_i_i329_i_fu_497_p2 and cmp_i_i253_i_3_fu_580_p2);
    spec_select500_fu_609_p2 <= (icmp154_fu_603_p2 and cmp_i_i329_i_fu_497_p2);
    spec_select504_fu_622_p2 <= (cmp_i_i329_i_fu_497_p2 and cmp_i_i253_i_5_fu_616_p2);
    spec_select508_fu_635_p2 <= (cmp_i_i329_i_fu_497_p2 and cmp_i_i253_i_6_fu_629_p2);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub350_i_fu_432_p2 <= std_logic_vector(unsigned(conv3_i_i_i61_fu_418_p1) + unsigned(ap_const_lv17_1FFFF));
    sub_i273_i_fu_511_p2 <= std_logic_vector(unsigned(ap_const_lv18_6) - unsigned(sub_i_i297_i_cast_fu_507_p1));
        sub_i_i297_i_cast_fu_507_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_i_i297_i_fu_502_p2),18));

    sub_i_i297_i_fu_502_p2 <= std_logic_vector(unsigned(zext_ln1027_3_fu_478_p1) - unsigned(sub350_i_reg_922));
    tmp_1_fu_557_p4 <= sub_i273_i_fu_511_p2(17 downto 1);
    tmp_2_fu_593_p4 <= sub_i273_i_fu_511_p2(17 downto 2);
    tmp_fu_529_p3 <= sub_i273_i_fu_511_p2(17 downto 17);
    ult_fu_517_p2 <= "1" when (unsigned(zext_ln1027_fu_474_p1) < unsigned(img_height)) else "0";
    xor_ln435_fu_689_p2 <= (cmp_i_i73_i_not_fu_642_p2 xor ap_const_lv1_1);
    zext_ln1027_3_fu_478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_176),17));
    zext_ln1027_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_V_fu_176),16));
    zext_ln526_fu_352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_15_out),64));
    zext_ln541_fu_348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_12_out),64));
end behav;
