mov r0, r1, ror 2
mvn r2, r0, lsl 12
ror r3, r2, 7
add r2, r3, r3
