Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Mar 21 20:04:27 2020
| Host         : DESKTOP-BBSH87J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PmodKYPD_5RO_6WO_timing_summary_routed.rpt -pb PmodKYPD_5RO_6WO_timing_summary_routed.pb -rpx PmodKYPD_5RO_6WO_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodKYPD_5RO_6WO
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.845        0.000                      0                  448        0.069        0.000                      0                  448        3.750        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             0.845        0.000                      0                  448        0.069        0.000                      0                  448        3.750        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        0.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/zero_flag_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 4.126ns (46.612%)  route 4.726ns (53.387%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.675     5.277    program_rom/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.731 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.450     9.182    processor/lower_reg_banks/ADDRA0
    SLICE_X60Y90         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.332 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.096    10.428    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y90         LUT5 (Prop_lut5_I0_O)        0.358    10.786 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=25, routed)          0.632    11.418    processor/port_id[0]
    SLICE_X58Y92         LUT6 (Prop_lut6_I4_O)        0.327    11.745 f  processor/data_path_loop[0].alu_mux_lut_i_2/O
                         net (fo=1, routed)           0.706    12.451    processor/data_path_loop[0].alu_mux_lut_i_2_n_0
    SLICE_X66Y90         LUT3 (Prop_lut3_I2_O)        0.124    12.575 f  processor/data_path_loop[0].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.282    12.857    processor/data_path_loop[0].alu_mux_lut_i_1_n_0
    SLICE_X66Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.981 f  processor/data_path_loop[0].alu_mux_lut/O
                         net (fo=3, routed)           0.559    13.540    processor/alu_result_0
    SLICE_X63Y90         LUT5 (Prop_lut5_I0_O)        0.119    13.659 r  processor/lower_zero_lut/O
                         net (fo=1, routed)           0.000    13.659    processor/lower_zero
    SLICE_X63Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    14.129 r  processor/init_zero_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.129    processor/zero_flag_value
    SLICE_X63Y90         FDRE                                         r  processor/zero_flag_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.509    14.932    processor/CLK
    SLICE_X63Y90         FDRE                                         r  processor/zero_flag_flop/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X63Y90         FDRE (Setup_fdre_C_D)       -0.198    14.974    processor/zero_flag_flop
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 3.537ns (42.006%)  route 4.883ns (57.994%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.675     5.277    program_rom/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.731 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.450     9.182    processor/lower_reg_banks/ADDRA0
    SLICE_X60Y90         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.332 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.096    10.428    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y90         LUT5 (Prop_lut5_I0_O)        0.358    10.786 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=25, routed)          0.632    11.418    processor/port_id[0]
    SLICE_X58Y92         LUT6 (Prop_lut6_I4_O)        0.327    11.745 r  processor/data_path_loop[0].alu_mux_lut_i_2/O
                         net (fo=1, routed)           0.706    12.451    processor/data_path_loop[0].alu_mux_lut_i_2_n_0
    SLICE_X66Y90         LUT3 (Prop_lut3_I2_O)        0.124    12.575 r  processor/data_path_loop[0].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.282    12.857    processor/data_path_loop[0].alu_mux_lut_i_1_n_0
    SLICE_X66Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.981 r  processor/data_path_loop[0].alu_mux_lut/O
                         net (fo=3, routed)           0.716    13.697    processor/lower_reg_banks/DIA0
    SLICE_X60Y90         RAMD32                                       r  processor/lower_reg_banks/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.507    14.930    processor/lower_reg_banks/WCLK
    SLICE_X60Y90         RAMD32                                       r  processor/lower_reg_banks/RAMA/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X60Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    14.746    processor/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -13.697    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.271ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 3.537ns (42.006%)  route 4.883ns (57.994%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.675     5.277    program_rom/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.731 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.450     9.182    processor/lower_reg_banks/ADDRA0
    SLICE_X60Y90         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     9.332 r  processor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.096    10.428    processor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y90         LUT5 (Prop_lut5_I0_O)        0.358    10.786 r  processor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=25, routed)          0.632    11.418    processor/port_id[0]
    SLICE_X58Y92         LUT6 (Prop_lut6_I4_O)        0.327    11.745 r  processor/data_path_loop[0].alu_mux_lut_i_2/O
                         net (fo=1, routed)           0.706    12.451    processor/data_path_loop[0].alu_mux_lut_i_2_n_0
    SLICE_X66Y90         LUT3 (Prop_lut3_I2_O)        0.124    12.575 r  processor/data_path_loop[0].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.282    12.857    processor/data_path_loop[0].alu_mux_lut_i_1_n_0
    SLICE_X66Y90         LUT6 (Prop_lut6_I2_O)        0.124    12.981 r  processor/data_path_loop[0].alu_mux_lut/O
                         net (fo=3, routed)           0.716    13.697    processor/lower_reg_banks/DIB0
    SLICE_X60Y90         RAMD32                                       r  processor/lower_reg_banks/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.507    14.930    processor/lower_reg_banks/WCLK
    SLICE_X60Y90         RAMD32                                       r  processor/lower_reg_banks/RAMB/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X60Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.968    processor/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -13.697    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 3.653ns (46.192%)  route 4.255ns (53.808%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.675     5.277    program_rom/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.731 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.293     9.024    processor/lower_reg_banks/ADDRC0
    SLICE_X60Y90         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.177 r  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.023    10.201    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y90         LUT5 (Prop_lut5_I0_O)        0.356    10.557 r  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.911    11.467    processor/port_id[2]
    SLICE_X67Y89         LUT2 (Prop_lut2_I0_O)        0.358    11.825 r  processor/data_path_loop[2].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.289    12.114    processor/data_path_loop[2].alu_mux_lut_i_1_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I2_O)        0.332    12.446 r  processor/data_path_loop[2].alu_mux_lut/O
                         net (fo=3, routed)           0.740    13.186    processor/lower_reg_banks/DIC0
    SLICE_X60Y90         RAMD32                                       r  processor/lower_reg_banks/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.507    14.930    processor/lower_reg_banks/WCLK
    SLICE_X60Y90         RAMD32                                       r  processor/lower_reg_banks/RAMC/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X60Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    14.915    processor/lower_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 4.208ns (52.749%)  route 3.769ns (47.251%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.675     5.277    program_rom/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.731 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.803     9.534    processor/move_type_lut/I0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.658 f  processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.532    10.190    processor/push_pop_lut/I2
    SLICE_X58Y90         LUT5 (Prop_lut5_I2_O)        0.148    10.338 f  processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.466    10.804    processor/pop_stack
    SLICE_X58Y88         LUT5 (Prop_lut5_I1_O)        0.328    11.132 r  processor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.132    processor/half_pointer_value_1
    SLICE_X58Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.665 r  processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.665    processor/stack_pointer_carry_3
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.919 r  processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.968    12.888    processor/reset_lut/I2
    SLICE_X59Y88         LUT6 (Prop_lut6_I2_O)        0.367    13.255 r  processor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    13.255    processor/internal_reset_value
    SLICE_X59Y88         FDRE                                         r  processor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.506    14.929    processor/CLK
    SLICE_X59Y88         FDRE                                         r  processor/internal_reset_flop/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X59Y88         FDRE (Setup_fdre_C_D)        0.029    15.181    processor/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -13.255    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 3.419ns (44.490%)  route 4.266ns (55.510%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.675     5.277    program_rom/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.731 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.293     9.024    processor/lower_reg_banks/ADDRC0
    SLICE_X60Y90         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.177 r  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.023    10.201    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y90         LUT5 (Prop_lut5_I0_O)        0.356    10.557 r  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.911    11.467    processor/port_id[2]
    SLICE_X67Y89         LUT2 (Prop_lut2_I0_O)        0.332    11.799 r  processor/data_path_loop[3].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.431    12.230    processor/data_path_loop[3].alu_mux_lut_i_1_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.354 r  processor/data_path_loop[3].alu_mux_lut/O
                         net (fo=3, routed)           0.608    12.962    processor/lower_reg_banks/DIC1
    SLICE_X60Y90         RAMD32                                       r  processor/lower_reg_banks/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.507    14.930    processor/lower_reg_banks/WCLK
    SLICE_X60Y90         RAMD32                                       r  processor/lower_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X60Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.904    processor/lower_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/run_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 4.234ns (52.903%)  route 3.769ns (47.097%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.675     5.277    program_rom/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.731 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.803     9.534    processor/move_type_lut/I0
    SLICE_X59Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.658 f  processor/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.532    10.190    processor/push_pop_lut/I2
    SLICE_X58Y90         LUT5 (Prop_lut5_I2_O)        0.148    10.338 f  processor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.466    10.804    processor/pop_stack
    SLICE_X58Y88         LUT5 (Prop_lut5_I1_O)        0.328    11.132 r  processor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    11.132    processor/half_pointer_value_1
    SLICE_X58Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.665 r  processor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.665    processor/stack_pointer_carry_3
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.919 f  processor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.968    12.888    processor/reset_lut/I2
    SLICE_X59Y88         LUT5 (Prop_lut5_I2_O)        0.393    13.281 r  processor/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    13.281    processor/run_value
    SLICE_X59Y88         FDRE                                         r  processor/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.506    14.929    processor/CLK
    SLICE_X59Y88         FDRE                                         r  processor/run_flop/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.152    
    SLICE_X59Y88         FDRE (Setup_fdre_C_D)        0.075    15.227    processor/run_flop
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 3.653ns (46.192%)  route 4.255ns (53.808%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.675     5.277    program_rom/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.731 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.293     9.024    processor/lower_reg_banks/ADDRC0
    SLICE_X60Y90         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.177 r  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.023    10.201    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y90         LUT5 (Prop_lut5_I0_O)        0.356    10.557 r  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.911    11.467    processor/port_id[2]
    SLICE_X67Y89         LUT2 (Prop_lut2_I0_O)        0.358    11.825 r  processor/data_path_loop[2].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.289    12.114    processor/data_path_loop[2].alu_mux_lut_i_1_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I2_O)        0.332    12.446 r  processor/data_path_loop[2].alu_mux_lut/O
                         net (fo=3, routed)           0.740    13.186    processor/lower_reg_banks/DID0
    SLICE_X60Y90         RAMS32                                       r  processor/lower_reg_banks/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.507    14.930    processor/lower_reg_banks/WCLK
    SLICE_X60Y90         RAMS32                                       r  processor/lower_reg_banks/RAMD/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X60Y90         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.011    15.142    processor/lower_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -13.186    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/lower_reg_banks/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.685ns  (logic 3.419ns (44.490%)  route 4.266ns (55.510%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.675     5.277    program_rom/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.731 r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.293     9.024    processor/lower_reg_banks/ADDRC0
    SLICE_X60Y90         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.177 r  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.023    10.201    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X61Y90         LUT5 (Prop_lut5_I0_O)        0.356    10.557 r  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=28, routed)          0.911    11.467    processor/port_id[2]
    SLICE_X67Y89         LUT2 (Prop_lut2_I0_O)        0.332    11.799 r  processor/data_path_loop[3].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.431    12.230    processor/data_path_loop[3].alu_mux_lut_i_1_n_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.354 r  processor/data_path_loop[3].alu_mux_lut/O
                         net (fo=3, routed)           0.608    12.962    processor/lower_reg_banks/DID1
    SLICE_X60Y90         RAMS32                                       r  processor/lower_reg_banks/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.507    14.930    processor/lower_reg_banks/WCLK
    SLICE_X60Y90         RAMS32                                       r  processor/lower_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X60Y90         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    14.945    processor/lower_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 4.290ns (54.288%)  route 3.612ns (45.712%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           2.025     3.506    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.675     5.277    program_rom/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.731 f  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DOADO[12]
                         net (fo=30, routed)          1.803     9.534    processor/move_type_lut/I0
    SLICE_X59Y90         LUT5 (Prop_lut5_I0_O)        0.152     9.686 f  processor/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.037    10.723    processor/pc_mode1_lut/I1
    SLICE_X59Y90         LUT5 (Prop_lut5_I1_O)        0.354    11.077 r  processor/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          0.772    11.849    processor/p_0_in
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.332    12.181 r  processor/address_loop[1].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000    12.181    processor/half_pc_1
    SLICE_X61Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.731 r  processor/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.731    processor/carry_pc_3
    SLICE_X61Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.845 r  processor/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.845    processor/carry_pc_7
    SLICE_X61Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.179 r  processor/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000    13.179    processor/pc_value_9
    SLICE_X61Y89         FDRE                                         r  processor/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           1.920    13.331    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         1.507    14.930    processor/CLK
    SLICE_X61Y89         FDRE                                         r  processor/address_loop[9].pc_flop/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)        0.062    15.215    processor/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -13.179    
  -------------------------------------------------------------------
                         slack                                  2.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 processor/address_loop[10].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            program_rom/ram_1k_generate.akv7.kcpsm6_rom/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.443%)  route 0.307ns (68.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.564     1.483    processor/CLK
    SLICE_X61Y89         FDRE                                         r  processor/address_loop[10].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  processor/address_loop[10].pc_flop/Q
                         net (fo=3, routed)           0.307     1.932    program_rom/address[10]
    RAMB18_X1Y36         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.881     2.046    program_rom/CLK
    RAMB18_X1Y36         RAMB18E1                                     r  program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism             -0.479     1.567    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.863    program_rom/ram_1k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 processor/address_loop[6].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.564     1.483    processor/CLK
    SLICE_X61Y88         FDRE                                         r  processor/address_loop[6].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  processor/address_loop[6].pc_flop/Q
                         net (fo=3, routed)           0.133     1.758    processor/stack_ram_high/DIB0
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.835     2.000    processor/stack_ram_high/WCLK
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.645    processor/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 processor/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.564     1.483    processor/CLK
    SLICE_X61Y89         FDRE                                         r  processor/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  processor/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.129     1.753    processor/stack_ram_high/DIC0
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.835     2.000    processor/stack_ram_high/WCLK
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.503     1.496    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.640    processor/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.040%)  route 0.279ns (62.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.564     1.483    processor/CLK
    SLICE_X58Y88         FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.279     1.926    processor/stack_ram_high/ADDRD0
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.835     2.000    processor/stack_ram_high/WCLK
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.809    processor/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.040%)  route 0.279ns (62.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.564     1.483    processor/CLK
    SLICE_X58Y88         FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.279     1.926    processor/stack_ram_high/ADDRD0
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.835     2.000    processor/stack_ram_high/WCLK
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMA_D1/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.809    processor/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.040%)  route 0.279ns (62.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.564     1.483    processor/CLK
    SLICE_X58Y88         FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.279     1.926    processor/stack_ram_high/ADDRD0
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.835     2.000    processor/stack_ram_high/WCLK
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMB/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.809    processor/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.040%)  route 0.279ns (62.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.564     1.483    processor/CLK
    SLICE_X58Y88         FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.279     1.926    processor/stack_ram_high/ADDRD0
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.835     2.000    processor/stack_ram_high/WCLK
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMB_D1/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.809    processor/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.040%)  route 0.279ns (62.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.564     1.483    processor/CLK
    SLICE_X58Y88         FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.279     1.926    processor/stack_ram_high/ADDRD0
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.835     2.000    processor/stack_ram_high/WCLK
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMC/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.809    processor/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.040%)  route 0.279ns (62.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.564     1.483    processor/CLK
    SLICE_X58Y88         FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.279     1.926    processor/stack_ram_high/ADDRD0
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.835     2.000    processor/stack_ram_high/WCLK
    SLICE_X60Y89         RAMD32                                       r  processor/stack_ram_high/RAMC_D1/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X60Y89         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.809    processor/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.040%)  route 0.279ns (62.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.644     0.894    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.564     1.483    processor/CLK
    SLICE_X58Y88         FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.279     1.926    processor/stack_ram_high/ADDRD0
    SLICE_X60Y89         RAMS32                                       r  processor/stack_ram_high/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    BUFGP1/I
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  BUFGP1/IBUF/O
                         net (fo=1, routed)           0.699     1.136    BUFGP1/IBUFG_2_BUFG
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  BUFGP1/BUFG/O
                         net (fo=131, routed)         0.835     2.000    processor/stack_ram_high/WCLK
    SLICE_X60Y89         RAMS32                                       r  processor/stack_ram_high/RAMD/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X60Y89         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.809    processor/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36    program_rom/ram_1k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFGP1/BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X66Y90    outAnode_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X66Y90    outAnode_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X66Y90    outAnode_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X66Y90    outAnode_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y93    outJA_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y94    outJA_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y94    outJA_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y93    outJA_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y88    processor/stack_ram_low/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y88    processor/stack_ram_low/RAMA_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y88    processor/stack_ram_low/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y88    processor/stack_ram_low/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y88    processor/stack_ram_low/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y88    processor/stack_ram_low/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y88    processor/stack_ram_low/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y88    processor/stack_ram_low/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y88    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y88    processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y89    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y89    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y89    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y89    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y89    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y89    processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y90    processor/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y90    processor/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y90    processor/lower_reg_banks/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y89    processor/stack_ram_high/RAMB/CLK



