// Seed: 1399410913
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_5 = 1 ? -1 == 1 : -1;
  assign id_1 = id_3;
endmodule
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    output wor id_2,
    input wire id_3,
    input supply0 id_4,
    input wand id_5,
    input wire id_6,
    input tri0 id_7,
    output supply1 id_8,
    input supply1 id_9,
    output tri0 sample,
    input wor id_11
    , id_21,
    input tri1 id_12,
    input wor id_13,
    input supply1 id_14,
    output wand id_15,
    input tri module_1
    , id_22,
    output supply1 id_17,
    input tri id_18,
    input wire id_19
);
  wire id_23;
  assign id_22 = 1;
  module_0 modCall_1 (
      id_23,
      id_21,
      id_21,
      id_21
  );
endmodule
