{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682705116619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682705116620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 11:05:16 2023 " "Processing started: Fri Apr 28 11:05:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682705116620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705116620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_Computer -c DE10_Standard_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_Computer -c DE10_Standard_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705116620 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705130342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682705130375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682705130376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_Computer " "Found entity 1: DE10_Standard_Computer" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper_001 " "Found entity 1: Computer_System_irq_mapper_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1 " "Found entity 1: Computer_System_mm_interconnect_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136822 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136833 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_004_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136838 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_004 " "Found entity 2: Computer_System_mm_interconnect_1_router_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136840 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router " "Found entity 2: Computer_System_mm_interconnect_1_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_026.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_026.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_026 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_026" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_026.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_026.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_011 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_011" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_011.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_011.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_008 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_008" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_008.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_007 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_007" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_005 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_005" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_004 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_004.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_029.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_029.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_029 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_029" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_029.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_029.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_027.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_027 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_027" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_027.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_027.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_026.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_026.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_026 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_026" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_026.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_026.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_017.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_017 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_017" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_017.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_017.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_014.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux_014 " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_014" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_014.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_014.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_032.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_032.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_032 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_032" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_032.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_032.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_029.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_029.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_029 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_029" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_029.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_029.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_027.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_027.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_027 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_027" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_027.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_027.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_026.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_026.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_026 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_026" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_026.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_026.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_017.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_017 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_017" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_017.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_017.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_014.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux_014 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_014" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_014.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_014.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_011.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_011 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_011" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_011.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_011.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_010 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_010" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_010.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_008 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_008" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_008.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_007 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_007" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_007.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_005 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_005" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_005.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_004 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136952 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136952 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136952 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136952 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_051.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_051.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_051.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_051.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_051.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_051.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_051.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_051.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_051.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_051.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_051_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_051_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_051.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_051.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136965 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_051 " "Found entity 2: Computer_System_mm_interconnect_0_router_051" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_051.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_051.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_050.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_050.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_050.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_050.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_050.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_050.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_050.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_050.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_050.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_050.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_050_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_050_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_050.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_050.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136967 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_050 " "Found entity 2: Computer_System_mm_interconnect_0_router_050" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_050.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_050.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_047.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_047.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_047.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_047.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_047.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_047.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_047_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_047_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136969 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_047 " "Found entity 2: Computer_System_mm_interconnect_0_router_047" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_046.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_046.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_046.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_046.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_046.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_046.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_046.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_046.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_046.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_046.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_046_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_046_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_046.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_046.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136971 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_046 " "Found entity 2: Computer_System_mm_interconnect_0_router_046" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_046.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_046.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136971 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_043.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_043.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_043.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_043.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_043.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_043.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_043_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_043_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136973 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_043 " "Found entity 2: Computer_System_mm_interconnect_0_router_043" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_042.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_042.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_042.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_042.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_042.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_042.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_042.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_042.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_042.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_042.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_042_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_042_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_042.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_042.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136975 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_042 " "Found entity 2: Computer_System_mm_interconnect_0_router_042" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_042.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_042.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_041.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_041.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_041.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_041.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_041.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_041.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_041_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_041_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136976 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_041 " "Found entity 2: Computer_System_mm_interconnect_0_router_041" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_040.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_040.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_040.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_040.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_040.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_040.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_040_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_040_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136978 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_040 " "Found entity 2: Computer_System_mm_interconnect_0_router_040" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_039.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_039.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_039.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_039.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_039.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_039.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_039_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_039_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136980 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_039 " "Found entity 2: Computer_System_mm_interconnect_0_router_039" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_038.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_038.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_038.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_038.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_038.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_038.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_038_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_038_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136982 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_038 " "Found entity 2: Computer_System_mm_interconnect_0_router_038" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_037.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_037.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_037.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_037.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_037.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_037.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_037_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_037_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136983 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_037 " "Found entity 2: Computer_System_mm_interconnect_0_router_037" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_036.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_036.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_036.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_036.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_036.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_036.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_036_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_036_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136985 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_036 " "Found entity 2: Computer_System_mm_interconnect_0_router_036" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_031.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_031.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_031.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_031.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_031.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_031.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_031_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_031_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136988 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_031 " "Found entity 2: Computer_System_mm_interconnect_0_router_031" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_028.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_028.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_028.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_028.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_028.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_028.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_028_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_028_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136990 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_028 " "Found entity 2: Computer_System_mm_interconnect_0_router_028" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_014_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_014_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136991 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_014 " "Found entity 2: Computer_System_mm_interconnect_0_router_014" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_013_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_013_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136993 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_013 " "Found entity 2: Computer_System_mm_interconnect_0_router_013" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_012_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_012_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136995 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_012 " "Found entity 2: Computer_System_mm_interconnect_0_router_012" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_011_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_011_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136997 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_011 " "Found entity 2: Computer_System_mm_interconnect_0_router_011" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705136998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_010_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_010_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136999 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_010 " "Found entity 2: Computer_System_mm_interconnect_0_router_010" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705136999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705136999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_008_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_008_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137000 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_008 " "Found entity 2: Computer_System_mm_interconnect_0_router_008" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_007_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_007_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137003 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_007 " "Found entity 2: Computer_System_mm_interconnect_0_router_007" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_006_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_006_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137005 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_006 " "Found entity 2: Computer_System_mm_interconnect_0_router_006" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_005_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_005_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137007 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_005 " "Found entity 2: Computer_System_mm_interconnect_0_router_005" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_004_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_004_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137009 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_004 " "Found entity 2: Computer_System_mm_interconnect_0_router_004" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137009 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137011 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_003 " "Found entity 2: Computer_System_mm_interconnect_0_router_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137013 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137015 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_custom_instruction_master_multi_xconnect " "Found entity 1: Computer_System_Nios2_custom_instruction_master_multi_xconnect" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_customins_master_translator.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_PLL " "Found entity 1: Computer_System_Video_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_PLL_video_pll " "Found entity 1: Computer_System_Video_PLL_video_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem " "Found entity 1: Computer_System_Video_In_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Scaler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Scaler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_video_stream_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_video_stream_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_video_stream_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_video_stream_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_edge_detection_router_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_edge_detection_router_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_gaussian_smoothing_filter " "Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_sobel_operator " "Found entity 1: altera_up_edge_detection_sobel_operator" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_nonmaximum_suppression " "Found entity 1: altera_up_edge_detection_nonmaximum_suppression" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_hysteresis.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_hysteresis.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_hysteresis " "Found entity 1: altera_up_edge_detection_hysteresis" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_pixel_info_shift_register " "Found entity 1: altera_up_edge_detection_pixel_info_shift_register" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_edge_detection_data_shift_register " "Found entity 1: altera_up_edge_detection_data_shift_register" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_chroma_upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_chroma_upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_chroma_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_edge_detection_subsystem_chroma_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_DMA " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Clipper " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Clipper" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_chroma_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_chroma_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_ycrcb_to_rgb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_YCrCb_to_RGB_converter " "Found entity 1: altera_up_YCrCb_to_RGB_converter" {  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_rgb_to_ycrcb_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_RGB_to_YCrCb_converter " "Found entity 1: altera_up_RGB_to_YCrCb_converter" {  } { { "Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_RGB_to_YCrCb_converter.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_csc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in_csc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In_CSC " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In_CSC" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_itu_656_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_itu_656_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_itu_656_decoder " "Found entity 1: altera_up_video_itu_656_decoder" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_decoder_add_endofpacket " "Found entity 1: altera_up_video_decoder_add_endofpacket" {  } { { "Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_decoder_add_endofpacket.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_camera_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_camera_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_camera_decoder " "Found entity 1: altera_up_video_camera_decoder" {  } { { "Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_camera_decoder.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dual_clock_fifo " "Found entity 1: altera_up_video_dual_clock_fifo" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_video_in_subsystem_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Video_In_Subsystem_Video_In " "Found entity 1: Computer_System_Video_In_Subsystem_Video_In" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem " "Found entity 1: Computer_System_VGA_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_avalon_st_adapter " "Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 " "Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_Scaler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_Scaler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Pixel_DMA " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Controller " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_alpha_blender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_VGA_Alpha_Blender " "Found entity 1: Computer_System_VGA_Subsystem_VGA_Alpha_Blender" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0 " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137129 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137131 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001 " "Found entity 2: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137131 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682705137133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137133 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router " "Found entity 2: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_set_black_transparent.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_set_black_transparent.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_char_buf_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_ascii_rom_128.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_ascii_rom_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_ascii_rom_128 " "Found entity 1: altera_up_video_ascii_rom_128" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_ascii_to_image.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_char_buf_subsystem_ascii_to_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image " "Found entity 1: Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL_sys_pll " "Found entity 1: Computer_System_System_PLL_sys_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SysID " "Found entity 1: Computer_System_SysID" {  } { { "Computer_System/synthesis/submodules/Computer_System_SysID.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_SysID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Slider_Switches " "Found entity 1: Computer_System_Slider_Switches" {  } { { "Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Slider_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/sdram_64mb.v 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/sdram_64mb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SDRAM_input_efifo_module " "Found entity 1: Computer_System_SDRAM_input_efifo_module" {  } { { "Computer_System/synthesis/submodules/SDRAM_64MB.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/SDRAM_64MB.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137155 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDRAM_64MB " "Found entity 2: SDRAM_64MB" {  } { { "Computer_System/synthesis/submodules/SDRAM_64MB.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/SDRAM_64MB.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Pushbuttons " "Found entity 1: Computer_System_Pushbuttons" {  } { { "Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_data_in.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_ps2_port.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_ps2_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_PS2_Port " "Found entity 1: Computer_System_PS2_Port" {  } { { "Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Onchip_SRAM " "Found entity 1: Computer_System_Onchip_SRAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/fpoint_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Found entity 1: fpoint_wrapper" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/fpoint_qsys.v 23 23 " "Found 23 design units, including 23 entities, in source file computer_system/synthesis/submodules/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Found entity 1: fpoint_qsys_mult_single" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Found entity 22: fpoint_qsys_addsub_single" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Found entity 23: fpoint_qsys" {  } { { "Computer_System/synthesis/submodules/fpoint_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_qsys.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/fpoint_hw_qsys.v 36 36 " "Found 36 design units, including 36 entities, in source file computer_system/synthesis/submodules/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 828 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 975 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1245 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4048 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Found entity 35: fpoint_hw_qsys_div_single" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5718 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Found entity 36: fpoint_hw_qsys" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core " "Found entity 1: Computer_System_Nios2_2nd_Core" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_ic_data_module " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_ic_data_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_Nios2_2nd_Core_cpu_ic_tag_module " "Found entity 2: Computer_System_Nios2_2nd_Core_cpu_ic_tag_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_Nios2_2nd_Core_cpu_bht_module " "Found entity 3: Computer_System_Nios2_2nd_Core_cpu_bht_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module " "Found entity 4: Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module " "Found entity 5: Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "6 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug " "Found entity 6: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "7 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break " "Found entity 7: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "8 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk " "Found entity 8: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "9 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single " "Found entity 9: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "10 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired " "Found entity 10: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "11 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk " "Found entity 11: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "12 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace " "Found entity 12: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "13 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode " "Found entity 13: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "14 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace " "Found entity 14: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "15 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2049 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "16 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "17 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "18 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo " "Found entity 18: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "19 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib " "Found entity 19: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "20 Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2720 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "21 Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im " "Found entity 21: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "22 Computer_System_Nios2_2nd_Core_cpu_nios2_performance_monitors " "Found entity 22: Computer_System_Nios2_2nd_Core_cpu_nios2_performance_monitors" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2909 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "23 Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg " "Found entity 23: Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2926 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "24 Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module " "Found entity 24: Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "25 Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem " "Found entity 25: Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "26 Computer_System_Nios2_2nd_Core_cpu_nios2_oci " "Found entity 26: Computer_System_Nios2_2nd_Core_cpu_nios2_oci" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""} { "Info" "ISGN_ENTITY_NAME" "27 Computer_System_Nios2_2nd_Core_cpu " "Found entity 27: Computer_System_Nios2_2nd_Core_cpu" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3846 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_mult_cell " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_mult_cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_mult_cell.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_2nd_Core_cpu_test_bench " "Found entity 1: Computer_System_Nios2_2nd_Core_cpu_test_bench" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_test_bench.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "Computer_System/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2 " "Found entity 1: Computer_System_Nios2" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_test_bench " "Found entity 1: Computer_System_Nios2_cpu_test_bench" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_mult_cell " "Found entity 1: Computer_System_Nios2_cpu_mult_cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_ic_data_module " "Found entity 1: Computer_System_Nios2_cpu_ic_data_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_Nios2_cpu_ic_tag_module " "Found entity 2: Computer_System_Nios2_cpu_ic_tag_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_Nios2_cpu_bht_module " "Found entity 3: Computer_System_Nios2_cpu_bht_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_Nios2_cpu_register_bank_a_module " "Found entity 4: Computer_System_Nios2_cpu_register_bank_a_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_Nios2_cpu_register_bank_b_module " "Found entity 5: Computer_System_Nios2_cpu_register_bank_b_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "6 Computer_System_Nios2_cpu_nios2_oci_debug " "Found entity 6: Computer_System_Nios2_cpu_nios2_oci_debug" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "7 Computer_System_Nios2_cpu_nios2_oci_break " "Found entity 7: Computer_System_Nios2_cpu_nios2_oci_break" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "8 Computer_System_Nios2_cpu_nios2_oci_xbrk " "Found entity 8: Computer_System_Nios2_cpu_nios2_oci_xbrk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "9 Computer_System_Nios2_cpu_nios2_oci_match_single " "Found entity 9: Computer_System_Nios2_cpu_nios2_oci_match_single" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "10 Computer_System_Nios2_cpu_nios2_oci_match_paired " "Found entity 10: Computer_System_Nios2_cpu_nios2_oci_match_paired" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "11 Computer_System_Nios2_cpu_nios2_oci_dbrk " "Found entity 11: Computer_System_Nios2_cpu_nios2_oci_dbrk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "12 Computer_System_Nios2_cpu_nios2_oci_itrace " "Found entity 12: Computer_System_Nios2_cpu_nios2_oci_itrace" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "13 Computer_System_Nios2_cpu_nios2_oci_td_mode " "Found entity 13: Computer_System_Nios2_cpu_nios2_oci_td_mode" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "14 Computer_System_Nios2_cpu_nios2_oci_dtrace " "Found entity 14: Computer_System_Nios2_cpu_nios2_oci_dtrace" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1967 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "15 Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2049 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "16 Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "17 Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "18 Computer_System_Nios2_cpu_nios2_oci_fifo " "Found entity 18: Computer_System_Nios2_cpu_nios2_oci_fifo" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "19 Computer_System_Nios2_cpu_nios2_oci_pib " "Found entity 19: Computer_System_Nios2_cpu_nios2_oci_pib" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "20 Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 20: Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2720 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "21 Computer_System_Nios2_cpu_nios2_oci_im " "Found entity 21: Computer_System_Nios2_cpu_nios2_oci_im" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "22 Computer_System_Nios2_cpu_nios2_performance_monitors " "Found entity 22: Computer_System_Nios2_cpu_nios2_performance_monitors" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2909 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "23 Computer_System_Nios2_cpu_nios2_avalon_reg " "Found entity 23: Computer_System_Nios2_cpu_nios2_avalon_reg" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2926 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "24 Computer_System_Nios2_cpu_ociram_sp_ram_module " "Found entity 24: Computer_System_Nios2_cpu_ociram_sp_ram_module" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "25 Computer_System_Nios2_cpu_nios2_ocimem " "Found entity 25: Computer_System_Nios2_cpu_nios2_ocimem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3084 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "26 Computer_System_Nios2_cpu_nios2_oci " "Found entity 26: Computer_System_Nios2_cpu_nios2_oci" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""} { "Info" "ISGN_ENTITY_NAME" "27 Computer_System_Nios2_cpu " "Found entity 27: Computer_System_Nios2_cpu" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3846 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_sysclk " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_sysclk" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_tck " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_tck" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Nios2_cpu_debug_slave_wrapper " "Found entity 1: Computer_System_Nios2_cpu_debug_slave_wrapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_LEDs " "Found entity 1: Computer_System_LEDs" {  } { { "Computer_System/synthesis/submodules/Computer_System_LEDs.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file computer_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137350 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137350 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137350 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137350 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137350 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137350 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file computer_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137360 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137360 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/computer_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_UART_sim_scfifo_w " "Found entity 1: Computer_System_JTAG_UART_sim_scfifo_w" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137376 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_JTAG_UART_scfifo_w " "Found entity 2: Computer_System_JTAG_UART_scfifo_w" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137376 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_JTAG_UART_sim_scfifo_r " "Found entity 3: Computer_System_JTAG_UART_sim_scfifo_r" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137376 ""} { "Info" "ISGN_ENTITY_NAME" "4 Computer_System_JTAG_UART_scfifo_r " "Found entity 4: Computer_System_JTAG_UART_scfifo_r" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137376 ""} { "Info" "ISGN_ENTITY_NAME" "5 Computer_System_JTAG_UART " "Found entity 5: Computer_System_JTAG_UART" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_irda_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_irda_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_counters " "Found entity 1: altera_up_irda_counters" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_counters.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_irda_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_irda_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_in_deserializer " "Found entity 1: altera_up_irda_in_deserializer" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_irda_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_irda_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_irda_out_serializer " "Found entity 1: altera_up_irda_out_serializer" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_out_serializer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irda.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irda.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_IrDA " "Found entity 1: Computer_System_IrDA" {  } { { "Computer_System/synthesis/submodules/Computer_System_IrDA.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Interval_Timer " "Found entity 1: Computer_System_Interval_Timer" {  } { { "Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Interval_Timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX5_HEX4 " "Found entity 1: Computer_System_HEX5_HEX4" {  } { { "Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_HEX5_HEX4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX3_HEX0 " "Found entity 1: Computer_System_HEX3_HEX0" {  } { { "Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_HEX3_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "Computer_System/synthesis/submodules/altera_address_span_extender.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_expansion_jp1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_expansion_jp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Expansion_JP1 " "Found entity 1: Computer_System_Expansion_JP1" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem " "Found entity 1: Computer_System_Audio_Subsystem" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio_PLL_audio_pll " "Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "Computer_System/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_audio_subsystem_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Audio_Subsystem_Audio " "Found entity 1: Computer_System_Audio_Subsystem_Audio" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137415 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705137417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2i_150 " "Found entity 1: altera_up_av_config_auto_init_ob_de2i_150" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de10_standard " "Found entity 1: altera_up_av_config_auto_init_ob_de10_standard" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_AV_Config " "Found entity 1: Computer_System_AV_Config" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ADC " "Found entity 1: Computer_System_ADC" {  } { { "Computer_System/synthesis/submodules/Computer_System_ADC.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ADC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jonathon moore/desktop/desktoplinux/de10_standard_computer_fpga/de10-standard_computer/bcd_7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/jonathon moore/desktop/desktoplinux/de10_standard_computer_fpga/de10-standard_computer/bcd_7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7segment-behavioral " "Found design unit 1: bcd_7segment-behavioral" {  } { { "../bcd_7segment.vhd" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/bcd_7segment.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137837 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_7segment " "Found entity 1: bcd_7segment" {  } { { "../bcd_7segment.vhd" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/bcd_7segment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "behavioral_cipher.v 1 1 " "Found 1 design units, including 1 entities, in source file behavioral_cipher.v" { { "Info" "ISGN_ENTITY_NAME" "1 behavioral_cipher " "Found entity 1: behavioral_cipher" {  } { { "behavioral_cipher.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/behavioral_cipher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705137839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705137839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705137840 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DE10_Standard_Computer.v(417) " "Verilog HDL Instantiation warning at DE10_Standard_Computer.v(417): instance has no name" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 417 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682705137841 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_64MB.v(323) " "Verilog HDL or VHDL warning at SDRAM_64MB.v(323): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/SDRAM_64MB.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/SDRAM_64MB.v" 323 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682705137952 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_64MB.v(333) " "Verilog HDL or VHDL warning at SDRAM_64MB.v(333): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/SDRAM_64MB.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/SDRAM_64MB.v" 333 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682705137952 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_64MB.v(343) " "Verilog HDL or VHDL warning at SDRAM_64MB.v(343): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/SDRAM_64MB.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/SDRAM_64MB.v" 343 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682705137952 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SDRAM_64MB.v(687) " "Verilog HDL or VHDL warning at SDRAM_64MB.v(687): conditional expression evaluates to a constant" {  } { { "Computer_System/synthesis/submodules/SDRAM_64MB.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/SDRAM_64MB.v" 687 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1682705137953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_Computer " "Elaborating entity \"DE10_Standard_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682705138387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE10_Standard_Computer.v" "The_System" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705138404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ADC Computer_System:The_System\|Computer_System_ADC:adc " "Elaborating entity \"Computer_System_ADC\" for hierarchy \"Computer_System:The_System\|Computer_System_ADC:adc\"" {  } { { "Computer_System/synthesis/Computer_System.v" "adc" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705138591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ADC.v" "ADC_CTRL" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ADC.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705138610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "Computer_System/synthesis/Computer_System.v" "arm_a9_hps" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705138646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "fpga_interfaces" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705138673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "hps_io" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705138701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705138715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705138736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705138772 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705138773 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682705138773 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705138785 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705138786 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705138823 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682705138825 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705138826 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682705138830 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682705138830 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705138888 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705138888 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705138888 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705138901 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682705138908 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682705138908 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682705138908 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682705138908 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705138928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705139233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705139233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705139233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705139233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705139233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705139233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705139233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705139233 ""}  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705139233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705139271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705139271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139513 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1682705139514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705139550 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705139551 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705139551 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705139551 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705139551 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705139551 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_AV_Config Computer_System:The_System\|Computer_System_AV_Config:av_config " "Elaborating entity \"Computer_System_AV_Config\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\"" {  } { { "Computer_System/synthesis/Computer_System.v" "av_config" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "AV_Config_Auto_Init" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705139887 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de10_standard Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de10_standard\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "Auto_Init_OB_Devices_ROM" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "Auto_Init_Audio_ROM" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" "Auto_Init_Video_ROM" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_AV_Config.v" "Serial_Bus_Controller" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705139944 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705139963 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_AV_Config:av_config|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem " "Elaborating entity \"Computer_System_Audio_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "audio_subsystem" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "audio" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705139988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Bit_Clock_Edges" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705140006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Audio_In_Deserializer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705140030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705140044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705140056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705140225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705140231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705140231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705140231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705140231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705140231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705140231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705140231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705140231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705140231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705140231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705140231 ""}  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705140231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_7ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705140275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705140275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705140277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_q2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705140292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705140292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_7ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705140294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_n3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705140341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705140341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_q2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705140344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705140391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705140391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705140393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705140399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705140440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705140440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705140443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705140483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705140483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705140485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705140527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705140527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_q2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705140529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio:audio\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" "Audio_Out_Serializer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705140697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio_PLL Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "audio_pll" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Audio_Subsystem_Audio_PLL_audio_pll Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll " "Elaborating entity \"Computer_System_Audio_Subsystem_Audio_PLL_audio_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "audio_pll" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "altera_pll_i" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141079 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682705141089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141095 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705141095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" "reset_from_locked" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem_Audio_PLL.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" "rst_controller" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Audio_Subsystem.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_dma_ctrl_addr_trans Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:char_dma_addr_translation " "Elaborating entity \"altera_up_avalon_video_dma_ctrl_addr_trans\" for hierarchy \"Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:char_dma_addr_translation\"" {  } { { "Computer_System/synthesis/Computer_System.v" "char_dma_addr_translation" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Expansion_JP1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1 " "Elaborating entity \"Computer_System_Expansion_JP1\" for hierarchy \"Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "expansion_jp1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_00000000 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_00000000\"" {  } { { "Computer_System/synthesis/Computer_System.v" "f2h_mem_window_00000000" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff600000 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff600000\"" {  } { { "Computer_System/synthesis/Computer_System.v" "f2h_mem_window_ff600000" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff800000 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"Computer_System:The_System\|altera_address_span_extender:f2h_mem_window_ff800000\"" {  } { { "Computer_System/synthesis/Computer_System.v" "f2h_mem_window_ff800000" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_HEX3_HEX0 Computer_System:The_System\|Computer_System_HEX3_HEX0:hex3_hex0 " "Elaborating entity \"Computer_System_HEX3_HEX0\" for hierarchy \"Computer_System:The_System\|Computer_System_HEX3_HEX0:hex3_hex0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "hex3_hex0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_HEX5_HEX4 Computer_System:The_System\|Computer_System_HEX5_HEX4:hex5_hex4 " "Elaborating entity \"Computer_System_HEX5_HEX4\" for hierarchy \"Computer_System:The_System\|Computer_System_HEX5_HEX4:hex5_hex4\"" {  } { { "Computer_System/synthesis/Computer_System.v" "hex5_hex4" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Interval_Timer Computer_System:The_System\|Computer_System_Interval_Timer:interval_timer " "Elaborating entity \"Computer_System_Interval_Timer\" for hierarchy \"Computer_System:The_System\|Computer_System_Interval_Timer:interval_timer\"" {  } { { "Computer_System/synthesis/Computer_System.v" "interval_timer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_IrDA Computer_System:The_System\|Computer_System_IrDA:irda " "Elaborating entity \"Computer_System_IrDA\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irda" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141324 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity Computer_System_IrDA.v(106) " "Verilog HDL or VHDL warning at Computer_System_IrDA.v(106): object \"write_data_parity\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_IrDA.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705141325 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_IrDA:irda"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_irda_in_deserializer Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer " "Elaborating entity \"altera_up_irda_in_deserializer\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_IrDA.v" "IrDA_In_Deserializer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_irda_counters Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_irda_counters:IrDA_In_Counters " "Elaborating entity \"altera_up_irda_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_irda_counters:IrDA_In_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" "IrDA_In_Counters" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141352 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_irda_counters.v(148) " "Verilog HDL assignment warning at altera_up_irda_counters.v(148): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_counters.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_counters.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705141353 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_irda_counters:IrDA_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" "IrDA_In_FIFO" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141501 ""}  } { { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705141501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_r9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_r9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_r9a1 " "Found entity 1: scfifo_r9a1" {  } { { "db/scfifo_r9a1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_r9a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705141538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705141538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_r9a1 Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated " "Elaborating entity \"scfifo_r9a1\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e1a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e1a1 " "Found entity 1: a_dpfifo_e1a1" {  } { { "db/a_dpfifo_e1a1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_e1a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705141554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705141554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e1a1 Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo " "Elaborating entity \"a_dpfifo_e1a1\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo\"" {  } { { "db/scfifo_r9a1.tdf" "dpfifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_r9a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v0i1 " "Found entity 1: altsyncram_v0i1" {  } { { "db/altsyncram_v0i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_v0i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705141596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705141596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v0i1 Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo\|altsyncram_v0i1:FIFOram " "Elaborating entity \"altsyncram_v0i1\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo\|altsyncram_v0i1:FIFOram\"" {  } { { "db/a_dpfifo_e1a1.tdf" "FIFOram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_e1a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_irda_out_serializer Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_out_serializer:IrDA_Out_Serializer " "Elaborating entity \"altera_up_irda_out_serializer\" for hierarchy \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_out_serializer:IrDA_Out_Serializer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_IrDA.v" "IrDA_Out_Serializer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_UART Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart " "Elaborating entity \"Computer_System_JTAG_UART\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\"" {  } { { "Computer_System/synthesis/Computer_System.v" "jtag_uart" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_UART_scfifo_w Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w " "Elaborating entity \"Computer_System_JTAG_UART_scfifo_w\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "the_Computer_System_JTAG_UART_scfifo_w" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "wfifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705141970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705141970 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705141970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705142010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705142010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705142012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705142027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705142027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705142029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705142044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705142044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705142047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705142089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705142089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705142092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705142138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705142138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705142140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705142184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705142184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_w:the_Computer_System_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705142187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_UART_scfifo_r Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r " "Elaborating entity \"Computer_System_JTAG_UART_scfifo_r\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|Computer_System_JTAG_UART_scfifo_r:the_Computer_System_JTAG_UART_scfifo_r\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "the_Computer_System_JTAG_UART_scfifo_r" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705142203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "Computer_System_JTAG_UART_alt_jtag_atlantic" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705142451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705142465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705142465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705142465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705142465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705142465 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705142465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705142571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_UART:jtag_uart\|alt_jtag_atlantic:Computer_System_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705142674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "Computer_System/synthesis/Computer_System.v" "jtag_to_fpga_bridge" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705143699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705143699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705143699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705143699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705143699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705143699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705143699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705143699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705143699 ""}  } { { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705143699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143701 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Computer_System/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705143760 ""}  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705143760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705143816 ""}  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705143816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_timing_adt Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_timing_adt\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "timing_adt" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143919 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705143919 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "fifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "b2p" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "p2b" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "transacto" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705143992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "b2p_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144033 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705144033 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705144033 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" "p2b_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_JTAG_to_FPGA_Bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_LEDs Computer_System:The_System\|Computer_System_LEDs:leds " "Elaborating entity \"Computer_System_LEDs\" for hierarchy \"Computer_System:The_System\|Computer_System_LEDs:leds\"" {  } { { "Computer_System/synthesis/Computer_System.v" "leds" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2 Computer_System:The_System\|Computer_System_Nios2:nios2 " "Elaborating entity \"Computer_System_Nios2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\"" {  } { { "Computer_System/synthesis/Computer_System.v" "nios2" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu " "Elaborating entity \"Computer_System_Nios2_cpu\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2.v" "cpu" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_test_bench Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_test_bench:the_Computer_System_Nios2_cpu_test_bench " "Elaborating entity \"Computer_System_Nios2_cpu_test_bench\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_test_bench:the_Computer_System_Nios2_cpu_test_bench\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_test_bench" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 6277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_ic_data_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data " "Elaborating entity \"Computer_System_Nios2_cpu_ic_data_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_ic_data" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 7285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144631 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705144631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705144673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705144673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_data_module:Computer_System_Nios2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_ic_tag_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag " "Elaborating entity \"Computer_System_Nios2_cpu_ic_tag_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_ic_tag" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 7351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144723 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705144723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgj1 " "Found entity 1: altsyncram_rgj1" {  } { { "db/altsyncram_rgj1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_rgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705144767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705144767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgj1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated " "Elaborating entity \"altsyncram_rgj1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_ic_tag_module:Computer_System_Nios2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_rgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_bht_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht " "Elaborating entity \"Computer_System_Nios2_cpu_bht_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_bht" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 7549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144809 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705144809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705144850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705144850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_bht_module:Computer_System_Nios2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_register_bank_a_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a " "Elaborating entity \"Computer_System_Nios2_cpu_register_bank_a_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_register_bank_a" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 8501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705144888 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705144888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705144936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705144936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_a_module:Computer_System_Nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_register_bank_b_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_b_module:Computer_System_Nios2_cpu_register_bank_b " "Elaborating entity \"Computer_System_Nios2_cpu_register_bank_b_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_register_bank_b_module:Computer_System_Nios2_cpu_register_bank_b\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_register_bank_b" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 8519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_mult_cell Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell " "Elaborating entity \"Computer_System_Nios2_cpu_mult_cell\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_mult_cell" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 9010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705144983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145018 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705145018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_20u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_20u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_20u2 " "Found entity 1: altera_mult_add_20u2" {  } { { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705145063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705145063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_20u2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated " "Elaborating entity \"altera_mult_add_20u2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_20u2.v" "altera_mult_add_rtl1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145160 ""}  } { { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705145160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145167 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145180 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145194 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145213 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145261 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145275 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145313 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145328 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145341 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145362 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145523 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145534 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145551 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145565 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145584 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_20u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_20u2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_20u2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "the_altmult_add_p2" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145626 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705145626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_iau2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_iau2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_iau2 " "Found entity 1: altera_mult_add_iau2" {  } { { "db/altera_mult_add_iau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_iau2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705145666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705145666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_iau2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated " "Elaborating entity \"altera_mult_add_iau2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_iau2.v" "altera_mult_add_rtl1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_iau2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_iau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_iau2.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705145732 ""}  } { { "db/altera_mult_add_iau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_iau2.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705145732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\"" {  } { { "altera_mult_add_rtl.v" "datab_split" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1069 0 0 } } { "db/altera_mult_add_iau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_iau2.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145806 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_iau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_iau2.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145830 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_iau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_iau2.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145857 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_iau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_iau2.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_iau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_iau2.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145892 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_iau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_iau2.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145920 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_iau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_iau2.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705145925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146041 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_iau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_iau2.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_b_ext_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146068 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_iau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3018 0 0 } } { "db/altera_mult_add_iau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_iau2.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "the_altmult_add_p3" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 158 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146148 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 158 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705146148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hau2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hau2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hau2 " "Found entity 1: altera_mult_add_hau2" {  } { { "db/altera_mult_add_hau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_hau2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705146189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705146189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hau2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated " "Elaborating entity \"altera_mult_add_hau2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hau2.v" "altera_mult_add_rtl1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_hau2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_hau2.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146258 ""}  } { { "db/altera_mult_add_hau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_hau2.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705146258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146370 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_hau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_hau2.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146390 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_hau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_hau2.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146403 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_hau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_hau2.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146424 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_hau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_hau2.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146554 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hau2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_hau2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_hau2.v" 120 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "the_altmult_add_p4" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 201 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146654 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_mult_cell.v" 201 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705146654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_1lu2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_1lu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_1lu2 " "Found entity 1: altera_mult_add_1lu2" {  } { { "db/altera_mult_add_1lu2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_1lu2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705146698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705146698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_1lu2 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated " "Elaborating entity \"altera_mult_add_1lu2\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_1lu2.v" "altera_mult_add_rtl1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_1lu2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_1lu2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_1lu2.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705146763 ""}  } { { "db/altera_mult_add_1lu2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_1lu2.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705146763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146865 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_1lu2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_1lu2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705146876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147011 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_mult_cell:the_Computer_System_Nios2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_1lu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_1lu2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altera_mult_add_1lu2.v" 123 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_nios2_rtl" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 9374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 9868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_debug Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_debug\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_debug" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 431 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_debug:the_Computer_System_Nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147264 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 431 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705147264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_break Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_break\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_break:the_Computer_System_Nios2_cpu_nios2_oci_break\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_break" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_xbrk Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_xbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_cpu_nios2_oci_xbrk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_xbrk" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_dbrk Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_dbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_dbrk" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_match_single Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_single:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_match_single\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_single:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_match_paired Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_paired:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_match_paired\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_cpu_nios2_oci_dbrk\|Computer_System_Nios2_cpu_nios2_oci_match_paired:Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_itrace Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_itrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_itrace" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_dtrace Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_dtrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_dtrace" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_td_mode Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace\|Computer_System_Nios2_cpu_nios2_oci_td_mode:Computer_System_Nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_td_mode\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_cpu_nios2_oci_dtrace\|Computer_System_Nios2_cpu_nios2_oci_td_mode:Computer_System_Nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_fifo Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_fifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_fifo:the_Computer_System_Nios2_cpu_nios2_oci_fifo\|Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_pib Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_pib:the_Computer_System_Nios2_cpu_nios2_oci_pib " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_pib\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_pib:the_Computer_System_Nios2_cpu_nios2_oci_pib\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_pib" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_oci_im Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_oci_im\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_oci_im" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2757 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147562 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 2757 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705147562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nsi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nsi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nsi1 " "Found entity 1: altsyncram_nsi1" {  } { { "db/altsyncram_nsi1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_nsi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705147606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705147606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nsi1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_nsi1:auto_generated " "Elaborating entity \"altsyncram_nsi1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_nsi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_avalon_reg Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_avalon_reg\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_avalon_reg:the_Computer_System_Nios2_cpu_nios2_avalon_reg\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_avalon_reg" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_nios2_ocimem Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem " "Elaborating entity \"Computer_System_Nios2_cpu_nios2_ocimem\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_nios2_ocimem" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_ociram_sp_ram_module Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram " "Elaborating entity \"Computer_System_Nios2_cpu_ociram_sp_ram_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "Computer_System_Nios2_cpu_ociram_sp_ram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_altsyncram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3059 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147684 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3059 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705147684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705147725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705147725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_ocimem:the_Computer_System_Nios2_cpu_nios2_ocimem\|Computer_System_Nios2_cpu_ociram_sp_ram_module:Computer_System_Nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_debug_slave_wrapper Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper " "Elaborating entity \"Computer_System_Nios2_cpu_debug_slave_wrapper\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" "the_Computer_System_Nios2_cpu_debug_slave_wrapper" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.v" 3826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_debug_slave_tck Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck " "Elaborating entity \"Computer_System_Nios2_cpu_debug_slave_tck\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_tck:the_Computer_System_Nios2_cpu_debug_slave_tck\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_cpu_debug_slave_tck" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_cpu_debug_slave_sysclk Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk " "Elaborating entity \"Computer_System_Nios2_cpu_debug_slave_sysclk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|Computer_System_Nios2_cpu_debug_slave_sysclk:the_Computer_System_Nios2_cpu_debug_slave_sysclk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_cpu_debug_slave_sysclk" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "Computer_System_Nios2_cpu_debug_slave_phy" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705147806 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705147806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147808 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu_debug_slave_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2:nios2\|Computer_System_Nios2_cpu:cpu\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_debug_slave_wrapper:the_Computer_System_Nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Computer_System_Nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core " "Elaborating entity \"Computer_System_Nios2_2nd_Core\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\"" {  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" "cpu" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705147857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_test_bench Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_test_bench:the_Computer_System_Nios2_2nd_Core_cpu_test_bench " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_test_bench\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_test_bench:the_Computer_System_Nios2_2nd_Core_cpu_test_bench\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_test_bench" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 6277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705148164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_ic_data_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_data_module:Computer_System_Nios2_2nd_Core_cpu_ic_data " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_ic_data_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_data_module:Computer_System_Nios2_2nd_Core_cpu_ic_data\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_ic_data" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 7285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705148185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_ic_tag_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_tag_module:Computer_System_Nios2_2nd_Core_cpu_ic_tag " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_ic_tag_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_ic_tag_module:Computer_System_Nios2_2nd_Core_cpu_ic_tag\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_ic_tag" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 7351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705148208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_bht_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_bht_module:Computer_System_Nios2_2nd_Core_cpu_bht " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_bht_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_bht_module:Computer_System_Nios2_2nd_Core_cpu_bht\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_bht" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 7549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705148230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_a " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_a\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_register_bank_a" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 8501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705148251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_b " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module:Computer_System_Nios2_2nd_Core_cpu_register_bank_b\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_register_bank_b" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 8519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705148273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_mult_cell Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_mult_cell:the_Computer_System_Nios2_2nd_Core_cpu_mult_cell " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_mult_cell\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_mult_cell:the_Computer_System_Nios2_2nd_Core_cpu_mult_cell\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_mult_cell" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 9010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705148299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 9868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_single " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_single\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_single" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_paired " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_paired\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk_hit0_match_paired" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 1486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode:Computer_System_Nios2_2nd_Core_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg:the_Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg:the_Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705149991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\|Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module:Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem:the_Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem\|Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module:Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" "the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.v" 3826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk " "Elaborating entity \"Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_2nd_Core:nios2_2nd_core\|Computer_System_Nios2_2nd_Core_cpu:cpu\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper\|Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk:the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" "the_Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_wrapper Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point " "Elaborating entity \"fpoint_wrapper\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\"" {  } { { "Computer_System/synthesis/Computer_System.v" "nios2_2nd_core_floating_point" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance " "Elaborating entity \"fpoint_hw_qsys\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\"" {  } { { "Computer_System/synthesis/submodules/fpoint_wrapper.v" "fpoint_instance" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_wrapper.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_mult_single Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult " "Elaborating entity \"fpoint_hw_qsys_mult_single\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_mult" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "exp_add_adder" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150203 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705150203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgd " "Found entity 1: add_sub_jgd" {  } { { "db/add_sub_jgd.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_jgd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705150240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705150240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jgd Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_jgd:auto_generated " "Elaborating entity \"add_sub_jgd\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_jgd:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "exp_adj_adder" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150260 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 628 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705150260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v0c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v0c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v0c " "Found entity 1: add_sub_v0c" {  } { { "db/add_sub_v0c.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_v0c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705150299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705150299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v0c Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_v0c:auto_generated " "Elaborating entity \"add_sub_v0c\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_v0c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "exp_bias_subtr" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150319 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 652 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705150319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_idg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705150360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705150360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_round_adder" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150387 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 678 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705150387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_bmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705150430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705150430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_product2_mult" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705150478 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 699 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705150478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9ct " "Found entity 1: mult_9ct" {  } { { "db/mult_9ct.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/mult_9ct.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705150518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705150518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9ct Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated " "Elaborating entity \"mult_9ct\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_9ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub " "Elaborating entity \"fpoint_hw_qsys_addsub_single\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_addsub" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "lbarrel_shift" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_44e Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_44e\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "rbarrel_shift" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "leading_zeroes_cnt" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_aja Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_aja\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder7" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder10" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder11" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder13" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_qha Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_qha\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder9" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_lha Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_lha\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder15" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_iha Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_iha\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder17" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder8" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_tma Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_tma\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "trailing_zeros_cnt" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder21" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder23" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_94b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_94b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder25" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_64b Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_64b\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder27" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705150975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_uma Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_uma\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder22" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_ela Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_ela\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder30" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9la Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9la\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder32" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_6la Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_6la\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder34" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151186 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705151186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3mh " "Found entity 1: add_sub_3mh" {  } { { "db/add_sub_3mh.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_3mh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705151223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705151223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3mh Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_3mh:auto_generated " "Elaborating entity \"add_sub_3mh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_3mh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub3" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151248 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2682 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705151248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_poe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705151288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705151288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub4" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151307 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2707 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705151307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_rne.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705151345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705151345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub5" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151364 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2732 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705151364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lh " "Found entity 1: add_sub_2lh" {  } { { "db/add_sub_2lh.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_2lh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705151404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705151404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lh Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated " "Elaborating entity \"add_sub_2lh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_2lh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_lower" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151431 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2775 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705151431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2eh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2eh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2eh " "Found entity 1: add_sub_2eh" {  } { { "db/add_sub_2eh.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_2eh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705151477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705151477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2eh Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_2eh:auto_generated " "Elaborating entity \"add_sub_2eh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_2eh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151500 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2792 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705151500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7vg " "Found entity 1: add_sub_7vg" {  } { { "db/add_sub_7vg.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_7vg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705151542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705151542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7vg Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_7vg:auto_generated " "Elaborating entity \"add_sub_7vg\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_7vg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151563 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2809 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705151563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_lower" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151604 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2885 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705151604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_18f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_18f " "Found entity 1: add_sub_18f" {  } { { "db/add_sub_18f.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_18f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705151644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705151644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_18f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated " "Elaborating entity \"add_sub_18f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_upper1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151663 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2910 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705151663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agf " "Found entity 1: add_sub_agf" {  } { { "db/add_sub_agf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_agf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705151703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705151703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agf Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated " "Elaborating entity \"add_sub_agf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "trailing_zeros_limit_comparator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151742 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 2936 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705151742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_e7g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705151780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705151780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div " "Elaborating entity \"fpoint_hw_qsys_div_single\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_div" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_vhf Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_vhf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa8" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151902 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3537 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705151902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qif " "Found entity 1: add_sub_qif" {  } { { "db/add_sub_qif.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_qif.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705151943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705151943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qif Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_qif:auto_generated " "Elaborating entity \"add_sub_qif\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_qif:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705151962 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3562 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705151962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_srt_ext1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705151975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_mke Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_mke\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa25" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152062 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_08f " "Found entity 1: add_sub_08f" {  } { { "db/add_sub_08f.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_08f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705152099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705152099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_08f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_08f:auto_generated " "Elaborating entity \"add_sub_08f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_08f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152119 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3655 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_v3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_v3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_v3f " "Found entity 1: add_sub_v3f" {  } { { "db/add_sub_v3f.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_v3f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705152158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705152158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_v3f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_v3f:auto_generated " "Elaborating entity \"add_sub_v3f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_v3f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152178 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3680 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_2jh Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_2jh\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa26" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152208 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3750 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a6i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a6i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a6i " "Found entity 1: add_sub_a6i" {  } { { "db/add_sub_a6i.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_a6i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705152247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705152247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a6i Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_a6i:auto_generated " "Elaborating entity \"add_sub_a6i\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_a6i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152267 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3776 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_92i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_92i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_92i " "Found entity 1: add_sub_92i" {  } { { "db/add_sub_92i.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_92i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705152304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705152304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_92i Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_92i:auto_generated " "Elaborating entity \"add_sub_92i\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_92i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152324 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3802 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_rle Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_rle\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa27" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152355 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3864 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_39f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_39f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_39f " "Found entity 1: add_sub_39f" {  } { { "db/add_sub_39f.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_39f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705152393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705152393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_39f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_39f:auto_generated " "Elaborating entity \"add_sub_39f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_39f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152412 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152412 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152412 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3889 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_25f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_25f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_25f " "Found entity 1: add_sub_25f" {  } { { "db/add_sub_25f.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_25f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705152450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705152450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_25f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_25f:auto_generated " "Elaborating entity \"add_sub_25f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_25f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152471 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3914 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_02n Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_02n\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int11" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_pke Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_pke\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa29" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152529 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 3979 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_28f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_28f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_28f " "Found entity 1: add_sub_28f" {  } { { "db/add_sub_28f.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_28f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705152570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705152570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_28f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_28f:auto_generated " "Elaborating entity \"add_sub_28f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_28f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152591 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152591 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4004 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_04f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_04f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_04f " "Found entity 1: add_sub_04f" {  } { { "db/add_sub_04f.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_04f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705152632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705152632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_04f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_04f:auto_generated " "Elaborating entity \"add_sub_04f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_04f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152654 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4029 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_qle Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_qle\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa31" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152724 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_15f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_15f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_15f " "Found entity 1: add_sub_15f" {  } { { "db/add_sub_15f.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_15f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705152763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705152763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_15f Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_15f:auto_generated " "Elaborating entity \"add_sub_15f\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_15f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152785 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152785 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborating entity \"lpm_mux\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "mux33" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152854 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4512 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nlc " "Found entity 1: mux_nlc" {  } { { "db/mux_nlc.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/mux_nlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705152900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705152900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nlc Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_nlc:auto_generated " "Elaborating entity \"mux_nlc\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_nlc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_mab Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_mab\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "qds_block28" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr35" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705152948 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4227 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705152948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rag " "Found entity 1: cmpr_rag" {  } { { "db/cmpr_rag.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_rag.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705152989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705152989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rag Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_rag:auto_generated " "Elaborating entity \"cmpr_rag\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_rag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705152990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborating entity \"lpm_mux\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "mux34" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705153023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705153031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Parameter \"lpm_size\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705153031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705153031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705153031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705153031 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705153031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5nc " "Found entity 1: mux_5nc" {  } { { "db/mux_5nc.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/mux_5nc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705153076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705153076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5nc Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_5nc:auto_generated " "Elaborating entity \"mux_5nc\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_5nc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705153078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_84n Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_84n\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int12" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705153108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_ls9 Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_ls9\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "qds_block39" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 4930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705153257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_fum Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_fum\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int24" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborating entity \"lpm_mux\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "mux55" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155331 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 5107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705155331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_plc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_plc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_plc " "Found entity 1: mux_plc" {  } { { "db/mux_plc.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/mux_plc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705155371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705155371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_plc Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_plc:auto_generated " "Elaborating entity \"mux_plc\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_plc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "add_sub10" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155434 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155434 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155434 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6935 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705155434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkf " "Found entity 1: add_sub_fkf" {  } { { "db/add_sub_fkf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/add_sub_fkf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705155472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705155472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fkf Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_fkf:auto_generated " "Elaborating entity \"add_sub_fkf\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_fkf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr2" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155499 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 6987 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705155499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9g " "Found entity 1: cmpr_c9g" {  } { { "db/cmpr_c9g.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_c9g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705155535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705155535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c9g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_c9g:auto_generated " "Elaborating entity \"cmpr_c9g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_c9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr3" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155555 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7012 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705155555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9g " "Found entity 1: cmpr_b9g" {  } { { "db/cmpr_b9g.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_b9g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705155591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705155591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b9g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_b9g:auto_generated " "Elaborating entity \"cmpr_b9g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_b9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr4" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155609 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155609 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7037 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705155609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9g " "Found entity 1: cmpr_d9g" {  } { { "db/cmpr_d9g.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_d9g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705155645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705155645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d9g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_d9g:auto_generated " "Elaborating entity \"cmpr_d9g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_d9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr5" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155664 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7062 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705155664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_92g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_92g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_92g " "Found entity 1: cmpr_92g" {  } { { "db/cmpr_92g.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_92g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705155701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705155701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_92g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_92g:auto_generated " "Elaborating entity \"cmpr_92g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_92g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr6" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155720 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7087 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705155720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9g " "Found entity 1: cmpr_g9g" {  } { { "db/cmpr_g9g.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_g9g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705155756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705155756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_g9g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_g9g:auto_generated " "Elaborating entity \"cmpr_g9g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_g9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "cmpr7" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705155776 ""}  } { { "Computer_System/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/fpoint_hw_qsys.v" 7112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705155776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e2g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e2g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e2g " "Found entity 1: cmpr_e2g" {  } { { "db/cmpr_e2g.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_e2g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705155815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705155815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e2g Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_e2g:auto_generated " "Elaborating entity \"cmpr_e2g\" for hierarchy \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_e2g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705155816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Onchip_SRAM Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram " "Elaborating entity \"Computer_System_Onchip_SRAM\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "onchip_sram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705158953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "the_altsyncram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705158967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705158977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_Onchip_SRAM.hex " "Parameter \"init_file\" = \"Computer_System_Onchip_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705158978 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705158978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bsb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bsb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bsb2 " "Found entity 1: altsyncram_bsb2" {  } { { "db/altsyncram_bsb2.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_bsb2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705159086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705159086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bsb2 Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated " "Elaborating entity \"altsyncram_bsb2\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705159088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705160392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705160392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_bsb2.tdf" "decode2" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_bsb2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705160394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705160440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705160440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_bsb2:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_bsb2.tdf" "mux4" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_bsb2.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705160443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_PS2_Port Computer_System:The_System\|Computer_System_PS2_Port:ps2_port " "Elaborating entity \"Computer_System_PS2_Port\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\"" {  } { { "Computer_System/synthesis/Computer_System.v" "ps2_port" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705160794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port " "Elaborating entity \"altera_up_ps2\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "PS2_Serial_Port" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705160810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_ps2.v(215) " "Verilog HDL assignment warning at altera_up_ps2.v(215): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705160811 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_data_in Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In " "Elaborating entity \"altera_up_ps2_data_in\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In\"" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2.v" "PS2_Data_In" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705160825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_ps2_data_in.v(173) " "Verilog HDL assignment warning at altera_up_ps2_data_in.v(173): truncated value with size 32 to match size of target (4)" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_data_in.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705160826 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_command_out Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out " "Elaborating entity \"altera_up_ps2_command_out\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out\"" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2.v" "PS2_Command_Out" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705160841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 altera_up_ps2_command_out.v(227) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(227): truncated value with size 32 to match size of target (14)" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705160843 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 altera_up_ps2_command_out.v(238) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(238): truncated value with size 32 to match size of target (21)" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705160844 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 altera_up_ps2_command_out.v(254) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(254): truncated value with size 32 to match size of target (18)" {  } { { "Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_ps2_command_out.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705160844 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_PS2_Port:ps2_port|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "Incoming_Data_FIFO" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705160985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705160991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705160991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705160991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705160991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705160991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705160991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705160991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705160991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705160991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705160991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705160991 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_PS2_Port.v" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705160991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_v6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_v6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_v6a1 " "Found entity 1: scfifo_v6a1" {  } { { "db/scfifo_v6a1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_v6a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705161030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705161030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_v6a1 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated " "Elaborating entity \"scfifo_v6a1\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_iu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_iu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_iu91 " "Found entity 1: a_dpfifo_iu91" {  } { { "db/a_dpfifo_iu91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_iu91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705161048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705161048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_iu91 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo " "Elaborating entity \"a_dpfifo_iu91\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\"" {  } { { "db/scfifo_v6a1.tdf" "dpfifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_v6a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nhn1 " "Found entity 1: altsyncram_nhn1" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_nhn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705161091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705161091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nhn1 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|altsyncram_nhn1:FIFOram " "Elaborating entity \"altsyncram_nhn1\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|altsyncram_nhn1:FIFOram\"" {  } { { "db/a_dpfifo_iu91.tdf" "FIFOram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_iu91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_7l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705161136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705161136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_iu91.tdf" "almost_full_comparer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_iu91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_iu91.tdf" "three_comparison" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_iu91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_v27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705161188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705161188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_iu91.tdf" "usedw_counter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_iu91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_j2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705161233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705161233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"Computer_System:The_System\|Computer_System_PS2_Port:ps2_port\|scfifo:Incoming_Data_FIFO\|scfifo_v6a1:auto_generated\|a_dpfifo_iu91:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_iu91.tdf" "wr_ptr" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_iu91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Pushbuttons Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons " "Elaborating entity \"Computer_System_Pushbuttons\" for hierarchy \"Computer_System:The_System\|Computer_System_Pushbuttons:pushbuttons\"" {  } { { "Computer_System/synthesis/Computer_System.v" "pushbuttons" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_64MB Computer_System:The_System\|SDRAM_64MB:sdram " "Elaborating entity \"SDRAM_64MB\" for hierarchy \"Computer_System:The_System\|SDRAM_64MB:sdram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sdram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SDRAM_input_efifo_module Computer_System:The_System\|SDRAM_64MB:sdram\|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module " "Elaborating entity \"Computer_System_SDRAM_input_efifo_module\" for hierarchy \"Computer_System:The_System\|SDRAM_64MB:sdram\|Computer_System_SDRAM_input_efifo_module:the_Computer_System_SDRAM_input_efifo_module\"" {  } { { "Computer_System/synthesis/submodules/SDRAM_64MB.v" "the_Computer_System_SDRAM_input_efifo_module" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/SDRAM_64MB.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Slider_Switches Computer_System:The_System\|Computer_System_Slider_Switches:slider_switches " "Elaborating entity \"Computer_System_Slider_Switches\" for hierarchy \"Computer_System:The_System\|Computer_System_Slider_Switches:slider_switches\"" {  } { { "Computer_System/synthesis/Computer_System.v" "slider_switches" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SysID Computer_System:The_System\|Computer_System_SysID:sysid " "Elaborating entity \"Computer_System_SysID\" for hierarchy \"Computer_System:The_System\|Computer_System_SysID:sysid\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sysid" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL Computer_System:The_System\|Computer_System_System_PLL:system_pll " "Elaborating entity \"Computer_System_System_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "system_pll" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL_sys_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_System_PLL_sys_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "sys_pll" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "altera_pll_i" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161583 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682705161601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161612 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705161612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem " "Elaborating entity \"Computer_System_VGA_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vga_subsystem" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "char_buf_subsystem" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "ascii_to_image" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_ascii_rom_128 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom " "Elaborating entity \"altera_up_video_ascii_rom_128\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" "ASCII_Character_Rom" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161698 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 altera_up_video_ascii_rom_128.v(76) " "Net \"rom.waddr_a\" at altera_up_video_ascii_rom_128.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682705161730 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 altera_up_video_ascii_rom_128.v(76) " "Net \"rom.data_a\" at altera_up_video_ascii_rom_128.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682705161730 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 altera_up_video_ascii_rom_128.v(76) " "Net \"rom.we_a\" at altera_up_video_ascii_rom_128.v(76) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_ascii_rom_128.v" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682705161730 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image|altera_up_video_ascii_rom_128:ASCII_Character_Rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "char_buf_dma" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(176) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(176): truncated value with size 32 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705161750 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(179) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v(179): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705161750 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "DMA_Control_Slave" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705161767 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705161767 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "From_Memory_to_Stream" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705161930 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705161930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1bg1 " "Found entity 1: scfifo_1bg1" {  } { { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_1bg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705161967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705161967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1bg1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated " "Elaborating entity \"scfifo_1bg1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_m2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_m2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_m2a1 " "Found entity 1: a_dpfifo_m2a1" {  } { { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_m2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705161985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705161985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_m2a1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo " "Elaborating entity \"a_dpfifo_m2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\"" {  } { { "db/scfifo_1bg1.tdf" "dpfifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_1bg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705161987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3i1 " "Found entity 1: altsyncram_f3i1" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_f3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705162034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705162034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f3i1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram " "Elaborating entity \"altsyncram_f3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\"" {  } { { "db/a_dpfifo_m2a1.tdf" "FIFOram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_m2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler:char_buf_rgb_resampler " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_RGB_Resampler:char_buf_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "char_buf_rgb_resampler" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "char_buf_scaler" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "Multiply_Height" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_up_video_scaler_multiply_height.v(208) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705162093 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_up_video_scaler_multiply_height.v(224) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (7)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705162093 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_up_video_scaler_multiply_height.v(235) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (3)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705162094 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 81 " "Parameter \"lpm_numwords\" = \"81\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162242 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705162242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9n91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9n91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9n91 " "Found entity 1: scfifo_9n91" {  } { { "db/scfifo_9n91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_9n91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705162279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705162279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9n91 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated " "Elaborating entity \"scfifo_9n91\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_se91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_se91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_se91 " "Found entity 1: a_dpfifo_se91" {  } { { "db/a_dpfifo_se91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_se91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705162296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705162296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_se91 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo " "Elaborating entity \"a_dpfifo_se91\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo\"" {  } { { "db/scfifo_9n91.tdf" "dpfifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_9n91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_se91.tdf" "almost_full_comparer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_se91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "Multiply_Width" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162333 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 9 to match size of target (6)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705162334 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (3)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705162334 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "onchip_sram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "the_altsyncram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex " "Parameter \"init_file\" = \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705162370 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705162370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_25f2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_25f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_25f2 " "Found entity 1: altsyncram_25f2" {  } { { "db/altsyncram_25f2.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_25f2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705162415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705162415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_25f2 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_25f2:auto_generated " "Elaborating entity \"altsyncram_25f2\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_25f2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent:set_black_transparent " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Set_Black_Transparent:set_black_transparent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "set_black_transparent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "mm_interconnect_0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:char_buf_dma_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:char_buf_dma_avalon_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "char_buf_dma_avalon_dma_master_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:char_buf_dma_avalon_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "char_buf_dma_avalon_dma_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_agent_rsp_fifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "router" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router:router\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "router_001" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001:router_001\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_cmd_width_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705162867 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "onchip_sram_s2_rsp_width_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "rst_controller" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Alpha_Blender Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Alpha_Blender\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_alpha_blender" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705162989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Alpha_Blender:vga_alpha_blender\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" "alpha_blender" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Controller Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_controller" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" "VGA_Timing" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163028 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705163029 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705163029 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_dual_clock_fifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163305 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705163305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73q1 " "Found entity 1: dcfifo_73q1" {  } { { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705163350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705163350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73q1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated " "Elaborating entity \"dcfifo_73q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_gray2bin_f9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705163369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705163369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_graycounter_cg6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705163415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705163415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "rdptr_g1p" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_graycounter_8ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705163459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705163459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g1p" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b81 " "Found entity 1: altsyncram_3b81" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_3b81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705163510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705163510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b81 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram " "Elaborating entity \"altsyncram_3b81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\"" {  } { { "db/dcfifo_73q1.tdf" "fifo_ram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705163536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705163536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_73q1.tdf" "rs_dgwp" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705163554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705163554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705163576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705163576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_brp" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705163595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705163595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_dgrp" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705163613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705163613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_su5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705163656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705163656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73q1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705163709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705163709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_73q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_DMA Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_dma" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(176) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(176): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705163732 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(179) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v(179): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705163732 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "DMA_Control_Slave" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163747 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705163748 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705163748 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "From_Memory_to_Stream" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705163911 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705163911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9bg1 " "Found entity 1: scfifo_9bg1" {  } { { "db/scfifo_9bg1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_9bg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705163950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705163950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9bg1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated " "Elaborating entity \"scfifo_9bg1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_u2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_u2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_u2a1 " "Found entity 1: a_dpfifo_u2a1" {  } { { "db/a_dpfifo_u2a1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_u2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705163968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705163968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_u2a1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo " "Elaborating entity \"a_dpfifo_u2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\"" {  } { { "db/scfifo_9bg1.tdf" "dpfifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_9bg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705163970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3i1 " "Found entity 1: altsyncram_v3i1" {  } { { "db/altsyncram_v3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_v3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705164017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705164017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v3i1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram " "Elaborating entity \"altsyncram_v3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\"" {  } { { "db/a_dpfifo_u2a1.tdf" "FIFOram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_u2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_FIFO Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_fifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "Data_FIFO" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164261 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705164261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_f3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_f3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_f3q1 " "Found entity 1: dcfifo_f3q1" {  } { { "db/dcfifo_f3q1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_f3q1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705164305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705164305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_f3q1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated " "Elaborating entity \"dcfifo_f3q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bb81 " "Found entity 1: altsyncram_bb81" {  } { { "db/altsyncram_bb81.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_bb81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705164366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705164366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bb81 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|altsyncram_bb81:fifo_ram " "Elaborating entity \"altsyncram_bb81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|altsyncram_bb81:fifo_ram\"" {  } { { "db/dcfifo_f3q1.tdf" "fifo_ram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_f3q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/alt_synch_pipe_i9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705164392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705164392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_f3q1.tdf" "rs_dgwp" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_f3q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dffpipe_3v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705164412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705164412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/alt_synch_pipe_i9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/alt_synch_pipe_j9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705164437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705164437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_f3q1.tdf" "ws_dgrp" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_f3q1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dffpipe_4v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705164459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705164459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/alt_synch_pipe_j9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_rgb_resampler" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164506 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v(118) " "Verilog HDL or VHDL warning at Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v(118): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705164506 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_VGA_Pixel_Scaler Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler " "Elaborating entity \"Computer_System_VGA_Subsystem_VGA_Pixel_Scaler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_scaler" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "Multiply_Height" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164537 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(208) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705164538 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(224) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705164538 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(235) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705164539 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705164682 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705164682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_so91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_so91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_so91 " "Found entity 1: scfifo_so91" {  } { { "db/scfifo_so91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_so91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705164720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705164720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_so91 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated " "Elaborating entity \"scfifo_so91\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fg91 " "Found entity 1: a_dpfifo_fg91" {  } { { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_fg91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705164738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705164738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fg91 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo " "Elaborating entity \"a_dpfifo_fg91\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\"" {  } { { "db/scfifo_so91.tdf" "dpfifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_so91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l3i1 " "Found entity 1: altsyncram_l3i1" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_l3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705164787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705164787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l3i1 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram " "Elaborating entity \"altsyncram_l3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\"" {  } { { "db/a_dpfifo_fg91.tdf" "FIFOram" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_fg91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8l8 " "Found entity 1: cmpr_8l8" {  } { { "db/cmpr_8l8.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_8l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705164840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705164840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:almost_full_comparer " "Elaborating entity \"cmpr_8l8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fg91.tdf" "almost_full_comparer" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_fg91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:three_comparison " "Elaborating entity \"cmpr_8l8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cmpr_8l8:three_comparison\"" {  } { { "db/a_dpfifo_fg91.tdf" "three_comparison" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_fg91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_037.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_037.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_037 " "Found entity 1: cntr_037" {  } { { "db/cntr_037.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_037.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705164894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705164894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_037 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_037:usedw_counter " "Elaborating entity \"cntr_037\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_037:usedw_counter\"" {  } { { "db/a_dpfifo_fg91.tdf" "usedw_counter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_fg91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k2b " "Found entity 1: cntr_k2b" {  } { { "db/cntr_k2b.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_k2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705164940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705164940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k2b Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_k2b:wr_ptr " "Elaborating entity \"cntr_k2b\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|cntr_k2b:wr_ptr\"" {  } { { "db/a_dpfifo_fg91.tdf" "wr_ptr" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_fg91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "Multiply_Width" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705164960 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705164961 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_avalon_st_adapter Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_VGA_Subsystem_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "avalon_st_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter\|Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter\|Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v" "channel_adapter_0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705164991 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705164992 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter|Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705164992 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_avalon_st_adapter:avalon_st_adapter|Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem " "Elaborating entity \"Computer_System_Video_In_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "video_in_subsystem" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_itu_656_decoder Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder " "Elaborating entity \"altera_up_video_itu_656_decoder\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "ITU_R_656_Decoder" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_decoder_add_endofpacket Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket " "Elaborating entity \"altera_up_video_decoder_add_endofpacket\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_itu_656_decoder:ITU_R_656_Decoder\|altera_up_video_decoder_add_endofpacket:Add_EndofPacket\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" "Add_EndofPacket" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_itu_656_decoder.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dual_clock_fifo Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO " "Elaborating entity \"altera_up_video_dual_clock_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" "Video_In_Dual_Clock_FIFO" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "dcfifo_component" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165338 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dual_clock_fifo.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705165338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jdr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jdr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jdr1 " "Found entity 1: dcfifo_jdr1" {  } { { "db/dcfifo_jdr1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_jdr1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705165381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705165381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jdr1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated " "Elaborating entity \"dcfifo_jdr1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_k9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_k9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_k9l " "Found entity 1: alt_synch_pipe_k9l" {  } { { "db/alt_synch_pipe_k9l.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/alt_synch_pipe_k9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705165418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705165418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_k9l Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_k9l\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\"" {  } { { "db/dcfifo_jdr1.tdf" "rs_dgwp" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_jdr1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_5v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_5v8 " "Found entity 1: dffpipe_5v8" {  } { { "db/dffpipe_5v8.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dffpipe_5v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705165435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705165435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_5v8 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\|dffpipe_5v8:dffpipe5 " "Elaborating entity \"dffpipe_5v8\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\|dffpipe_5v8:dffpipe5\"" {  } { { "db/alt_synch_pipe_k9l.tdf" "dffpipe5" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/alt_synch_pipe_k9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_l9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_l9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_l9l " "Found entity 1: alt_synch_pipe_l9l" {  } { { "db/alt_synch_pipe_l9l.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/alt_synch_pipe_l9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705165457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705165457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_l9l Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_l9l\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\"" {  } { { "db/dcfifo_jdr1.tdf" "ws_dgrp" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_jdr1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_6v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_6v8 " "Found entity 1: dffpipe_6v8" {  } { { "db/dffpipe_6v8.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dffpipe_6v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705165475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705165475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_6v8 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\|dffpipe_6v8:dffpipe8 " "Elaborating entity \"dffpipe_6v8\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\|dffpipe_6v8:dffpipe8\"" {  } { { "db/alt_synch_pipe_l9l.tdf" "dffpipe8" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/alt_synch_pipe_l9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0v5 " "Found entity 1: cmpr_0v5" {  } { { "db/cmpr_0v5.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_0v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705165527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705165527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0v5 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|cmpr_0v5:rdempty_eq_comp " "Elaborating entity \"cmpr_0v5\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In:video_in\|altera_up_video_dual_clock_fifo:Video_In_Dual_Clock_FIFO\|dcfifo:dcfifo_component\|dcfifo_jdr1:auto_generated\|cmpr_0v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_jdr1.tdf" "rdempty_eq_comp" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_jdr1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_CSC Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_CSC\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_csc" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_YCrCb_to_RGB_converter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB " "Elaborating entity \"altera_up_YCrCb_to_RGB_converter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" "YCrCb_to_RGB" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_CSC.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "lpm_mult_component_0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\"" {  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 18 " "Parameter \"lpm_widtha\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 36 " "Parameter \"lpm_widthp\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705165589 ""}  } { { "Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_YCrCb_to_RGB_converter.v" 294 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705165589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vmq.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vmq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vmq " "Found entity 1: mult_vmq" {  } { { "db/mult_vmq.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/mult_vmq.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705165627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705165627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vmq Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_vmq:auto_generated " "Elaborating entity \"mult_vmq\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_CSC:video_in_csc\|altera_up_YCrCb_to_RGB_converter:YCrCb_to_RGB\|lpm_mult:lpm_mult_component_0\|mult_vmq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Chroma_Resampler:video_in_chroma_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_chroma_resampler" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Clipper Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Clipper\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_clipper" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "Clipper_Drop" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705165713 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705165713 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" "Clipper_Add" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Clipper.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705165742 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705165742 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Clipper:video_in_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_DMA Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_dma" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Computer_System_Video_In_Subsystem_Video_In_DMA.v(172) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_DMA.v(172): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705165756 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Computer_System_Video_In_Subsystem_Video_In_DMA.v(175) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_DMA.v(175): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705165756 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "DMA_Control_Slave" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705165771 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705165771 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_DMA:video_in_dma\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" "From_Stream_to_Memory" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_DMA.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_edge_detection_subsystem" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "chroma_filter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v(197) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v(197): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705165819 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Filter:chroma_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler:chroma_upsampler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Chroma_Upsampler:chroma_upsampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "chroma_upsampler" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "edge_detection" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165846 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "startofpacket Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(111) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(111): object \"startofpacket\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705165847 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endofpacket Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(112) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(112): object \"endofpacket\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705165847 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(113) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(113): object \"empty\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705165847 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(114) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v(114): object \"valid\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705165847 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_gaussian_smoothing_filter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1 " "Elaborating entity \"altera_up_edge_detection_gaussian_smoothing_filter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 altera_up_edge_detection_gaussian_smoothing_filter.v(201) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(201): truncated value with size 18 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705165863 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 altera_up_edge_detection_gaussian_smoothing_filter.v(203) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(203): truncated value with size 19 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705165863 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 altera_up_edge_detection_gaussian_smoothing_filter.v(205) " "Verilog HDL assignment warning at altera_up_edge_detection_gaussian_smoothing_filter.v(205): truncated value with size 19 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705165863 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" "shift_register_1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705165915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705166020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705166020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705166020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705166020 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705166020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_mst.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_mst.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_mst " "Found entity 1: shift_taps_mst" {  } { { "db/shift_taps_mst.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_mst.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705166064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705166064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_mst Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated " "Elaborating entity \"shift_taps_mst\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cre1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cre1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cre1 " "Found entity 1: altsyncram_cre1" {  } { { "db/altsyncram_cre1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_cre1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705166111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705166111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cre1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|altsyncram_cre1:altsyncram2 " "Elaborating entity \"altsyncram_cre1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|altsyncram_cre1:altsyncram2\"" {  } { { "db/shift_taps_mst.tdf" "altsyncram2" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_mst.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kmf " "Found entity 1: cntr_kmf" {  } { { "db/cntr_kmf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_kmf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705166156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705166156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kmf Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1 " "Elaborating entity \"cntr_kmf\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1\"" {  } { { "db/shift_taps_mst.tdf" "cntr1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_mst.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_pac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705166199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705166199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1\|cmpr_pac:cmpr4 " "Elaborating entity \"cmpr_pac\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_gaussian_smoothing_filter:Filter_1\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_mst:auto_generated\|cntr_kmf:cntr1\|cmpr_pac:cmpr4\"" {  } { { "db/cntr_kmf.tdf" "cmpr4" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_kmf.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_sobel_operator Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2 " "Elaborating entity \"altera_up_edge_detection_sobel_operator\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_2" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" "shift_register_1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_sobel_operator.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705166562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705166562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705166562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 9 " "Parameter \"width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705166562 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705166562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nst.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nst.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nst " "Found entity 1: shift_taps_nst" {  } { { "db/shift_taps_nst.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_nst.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705166604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705166604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_nst Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated " "Elaborating entity \"shift_taps_nst\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ere1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ere1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ere1 " "Found entity 1: altsyncram_ere1" {  } { { "db/altsyncram_ere1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_ere1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705166650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705166650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ere1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2 " "Elaborating entity \"altsyncram_ere1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_sobel_operator:Filter_2\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\"" {  } { { "db/shift_taps_nst.tdf" "altsyncram2" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_nst.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_nonmaximum_suppression Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3 " "Elaborating entity \"altera_up_edge_detection_nonmaximum_suppression\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_3" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_data_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1 " "Elaborating entity \"altera_up_edge_detection_data_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "shift_register_1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "altshift_taps_component" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705166847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705166847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 720 " "Parameter \"tap_distance\" = \"720\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705166847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705166847 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705166847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vtt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vtt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vtt " "Found entity 1: shift_taps_vtt" {  } { { "db/shift_taps_vtt.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_vtt.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705166884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705166884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_vtt Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated " "Elaborating entity \"shift_taps_vtt\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ute1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ute1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ute1 " "Found entity 1: altsyncram_ute1" {  } { { "db/altsyncram_ute1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_ute1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705166928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705166928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ute1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2 " "Elaborating entity \"altsyncram_ute1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_1\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\"" {  } { { "db/shift_taps_vtt.tdf" "altsyncram2" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_vtt.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705166930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_hysteresis Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4 " "Elaborating entity \"altera_up_edge_detection_hysteresis\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "Filter_4" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167033 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_edge_detection_hysteresis.v(111) " "Verilog HDL assignment warning at altera_up_edge_detection_hysteresis.v(111): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705167034 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_edge_detection_pixel_info_shift_register Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register " "Elaborating entity \"altera_up_edge_detection_pixel_info_shift_register\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "Pixel_Info_Shift_Register" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "altshift_taps_component" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\"" {  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 3628 " "Parameter \"tap_distance\" = \"3628\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 2 " "Parameter \"width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167286 ""}  } { { "Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_pixel_info_shift_register.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705167286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_aut.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_aut.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_aut " "Found entity 1: shift_taps_aut" {  } { { "db/shift_taps_aut.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_aut.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705167323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705167323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_aut Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated " "Elaborating entity \"shift_taps_aut\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ue1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ue1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ue1 " "Found entity 1: altsyncram_6ue1" {  } { { "db/altsyncram_6ue1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_6ue1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705167368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705167368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ue1 Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|altsyncram_6ue1:altsyncram2 " "Elaborating entity \"altsyncram_6ue1\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|altsyncram_6ue1:altsyncram2\"" {  } { { "db/shift_taps_aut.tdf" "altsyncram2" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_aut.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7of " "Found entity 1: cntr_7of" {  } { { "db/cntr_7of.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_7of.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705167413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705167413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7of Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1 " "Elaborating entity \"cntr_7of\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1\"" {  } { { "db/shift_taps_aut.tdf" "cntr1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_aut.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rac " "Found entity 1: cmpr_rac" {  } { { "db/cmpr_rac.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_rac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705167459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705167459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rac Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1\|cmpr_rac:cmpr4 " "Elaborating entity \"cmpr_rac\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_pixel_info_shift_register:Pixel_Info_Shift_Register\|altshift_taps:altshift_taps_component\|shift_taps_aut:auto_generated\|cntr_7of:cntr1\|cmpr_rac:cmpr4\"" {  } { { "db/cntr_7of.tdf" "cmpr4" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_7of.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection_Router_Controller:edge_detection_router_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "edge_detection_router_controller" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger:video_stream_merger " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Merger:video_stream_merger\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "video_stream_merger" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter:video_stream_splitter " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Video_Stream_Splitter:video_stream_splitter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "video_stream_splitter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_rgb_resampler" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167541 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(118) " "Verilog HDL or VHDL warning at Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(118): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705167541 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(167) " "Verilog HDL assignment warning at Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v(167): truncated value with size 2 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705167542 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_RGB_Resampler:video_in_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_In_Subsystem_Video_In_Scaler Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler " "Elaborating entity \"Computer_System_Video_In_Subsystem_Video_In_Scaler\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "video_in_scaler" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_shrink Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame " "Elaborating entity \"altera_up_video_scaler_shrink\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler\|altera_up_video_scaler_shrink:Shrink_Frame\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" "Shrink_Frame" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Scaler.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167568 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_scaler_shrink.v(196) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(196): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705167569 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_scaler_shrink.v(209) " "Verilog HDL assignment warning at altera_up_video_scaler_shrink.v(209): truncated value with size 32 to match size of target (8)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_shrink.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705167570 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Scaler:video_in_scaler|altera_up_video_scaler_shrink:Shrink_Frame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_PLL Computer_System:The_System\|Computer_System_Video_PLL:video_pll " "Elaborating entity \"Computer_System_Video_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "video_pll" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Video_PLL_video_pll Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll " "Elaborating entity \"Computer_System_Video_PLL_video_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" "video_pll" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" "altera_pll_i" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167623 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682705167641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.000000 MHz " "Parameter \"output_clock_frequency2\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705167652 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705167652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator Computer_System:The_System\|altera_customins_master_translator:nios2_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"Computer_System:The_System\|altera_customins_master_translator:nios2_custom_instruction_master_translator\"" {  } { { "Computer_System/synthesis/Computer_System.v" "nios2_custom_instruction_master_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Nios2_custom_instruction_master_multi_xconnect Computer_System:The_System\|Computer_System_Nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect " "Elaborating entity \"Computer_System_Nios2_custom_instruction_master_multi_xconnect\" for hierarchy \"Computer_System:The_System\|Computer_System_Nios2_custom_instruction_master_multi_xconnect:nios2_custom_instruction_master_multi_xconnect\"" {  } { { "Computer_System/synthesis/Computer_System.v" "nios2_custom_instruction_master_multi_xconnect" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator Computer_System:The_System\|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"Computer_System:The_System\|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "nios2_custom_instruction_master_multi_slave_translator0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705167698 "|DE10_Standard_Computer|Computer_System:The_System|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705167699 "|DE10_Standard_Computer|Computer_System:The_System|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682705167699 "|DE10_Standard_Computer|Computer_System:The_System|altera_customins_slave_translator:nios2_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 2342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705167732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_data_master_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705170693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705170716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_in_dma_addr_translation_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_in_dma_addr_translation_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_in_dma_addr_translation_master_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705170733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_in_subsystem_video_in_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_in_subsystem_video_in_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_in_subsystem_video_in_dma_master_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705170750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_2nd_core_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_2nd_core_instruction_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_2nd_core_instruction_master_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705170766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_subsystem_pixel_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_pixel_dma_master_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705170789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_adc_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_adc_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "adc_adc_slave_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705170817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_subsystem_audio_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "audio_subsystem_audio_slave_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705170834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_config_avalon_av_config_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "av_config_avalon_av_config_slave_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705170852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:irda_avalon_irda_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:irda_avalon_irda_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "irda_avalon_irda_slave_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705170869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705170889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ps2_port_avalon_ps2_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ps2_port_avalon_ps2_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "ps2_port_avalon_ps2_slave_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705170909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705170944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705170964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705170994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s1_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "leds_s1_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "interval_timer_s1_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:f2h_mem_window_00000000_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:f2h_mem_window_00000000_windowed_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_00000000_windowed_slave_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:f2h_mem_window_ff600000_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:f2h_mem_window_ff600000_windowed_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_ff600000_windowed_slave_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:f2h_mem_window_ff800000_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:f2h_mem_window_ff800000_windowed_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "f2h_mem_window_ff800000_windowed_slave_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_dma_addr_translation_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "pixel_dma_addr_translation_slave_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_data_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_data_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_2nd_core_data_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_2nd_core_instruction_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_2nd_core_instruction_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_subsystem_pixel_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_pixel_dma_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_in_subsystem_video_in_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_in_subsystem_video_in_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_in_subsystem_video_in_dma_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_in_dma_addr_translation_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_in_dma_addr_translation_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "video_in_dma_addr_translation_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_dma_addr_translation_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_dma_addr_translation_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "pixel_dma_addr_translation_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:char_dma_addr_translation_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:char_dma_addr_translation_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "char_dma_addr_translation_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "adc_adc_slave_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adc_adc_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_adc_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "adc_adc_slave_agent_rsp_fifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_adc_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adc_adc_slave_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "adc_adc_slave_agent_rdata_fifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 8987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705171627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 13221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705172214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705172244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 13262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705172266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 13303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705172420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705172700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705172744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_002" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705172767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705172831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_003" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705172844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705172905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_004 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_004" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705172916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_004_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\|Computer_System_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_004_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_004:router_004\|Computer_System_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705172975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_005 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_005\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_005" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705172987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_005_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005\|Computer_System_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_005_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_005:router_005\|Computer_System_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_006 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_006\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_006:router_006\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_006" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_006_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_006:router_006\|Computer_System_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_006_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_006:router_006\|Computer_System_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_007 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_007\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_007:router_007\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_007" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_007_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_007:router_007\|Computer_System_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_007_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_007:router_007\|Computer_System_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_008 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_008\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_008:router_008\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_008" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_008_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_008:router_008\|Computer_System_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_008_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_008:router_008\|Computer_System_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_008.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_010 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_010\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_010:router_010\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_010" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_010_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_010:router_010\|Computer_System_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_010_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_010:router_010\|Computer_System_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_010.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_011 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_011\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_011:router_011\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_011" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_011_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_011:router_011\|Computer_System_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_011_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_011:router_011\|Computer_System_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_011.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_012 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_012\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_012" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_012_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012\|Computer_System_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_012_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012\|Computer_System_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_013 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_013\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_013:router_013\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_013" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_013_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_013:router_013\|Computer_System_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_013_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_013:router_013\|Computer_System_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_013.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_014 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_014\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_014:router_014\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_014" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_014_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_014:router_014\|Computer_System_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_014_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_014:router_014\|Computer_System_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_014.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_028 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_028:router_028 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_028\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_028:router_028\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_028" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_028_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_028:router_028\|Computer_System_mm_interconnect_0_router_028_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_028_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_028:router_028\|Computer_System_mm_interconnect_0_router_028_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_028.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_031 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_031:router_031 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_031\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_031:router_031\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_031" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_031_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_031:router_031\|Computer_System_mm_interconnect_0_router_031_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_031_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_031:router_031\|Computer_System_mm_interconnect_0_router_031_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_031.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_036 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_036:router_036 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_036\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_036:router_036\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_036" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_036_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_036:router_036\|Computer_System_mm_interconnect_0_router_036_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_036_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_036:router_036\|Computer_System_mm_interconnect_0_router_036_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_036.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_037 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_037:router_037 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_037\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_037:router_037\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_037" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_037_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_037:router_037\|Computer_System_mm_interconnect_0_router_037_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_037_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_037:router_037\|Computer_System_mm_interconnect_0_router_037_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_037.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_038 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_038:router_038 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_038\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_038:router_038\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_038" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_038_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_038:router_038\|Computer_System_mm_interconnect_0_router_038_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_038_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_038:router_038\|Computer_System_mm_interconnect_0_router_038_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_038.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_039 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_039:router_039 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_039\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_039:router_039\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_039" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_039_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_039:router_039\|Computer_System_mm_interconnect_0_router_039_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_039_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_039:router_039\|Computer_System_mm_interconnect_0_router_039_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_039.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_040 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_040:router_040 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_040\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_040:router_040\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_040" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_040_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_040:router_040\|Computer_System_mm_interconnect_0_router_040_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_040_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_040:router_040\|Computer_System_mm_interconnect_0_router_040_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_040.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_041 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_041:router_041 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_041\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_041:router_041\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_041" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_041_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_041:router_041\|Computer_System_mm_interconnect_0_router_041_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_041_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_041:router_041\|Computer_System_mm_interconnect_0_router_041_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_041.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_042 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_042:router_042 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_042\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_042:router_042\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_042" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_042_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_042:router_042\|Computer_System_mm_interconnect_0_router_042_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_042_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_042:router_042\|Computer_System_mm_interconnect_0_router_042_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_042.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_042.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_043 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_043:router_043 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_043\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_043:router_043\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_043" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_043_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_043:router_043\|Computer_System_mm_interconnect_0_router_043_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_043_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_043:router_043\|Computer_System_mm_interconnect_0_router_043_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_043.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_046 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_046:router_046 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_046\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_046:router_046\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_046" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_046_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_046:router_046\|Computer_System_mm_interconnect_0_router_046_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_046_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_046:router_046\|Computer_System_mm_interconnect_0_router_046_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_046.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_046.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_047 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_047:router_047 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_047\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_047:router_047\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_047" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_047_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_047:router_047\|Computer_System_mm_interconnect_0_router_047_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_047_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_047:router_047\|Computer_System_mm_interconnect_0_router_047_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_047.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_050 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_050:router_050 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_050\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_050:router_050\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_050" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_050_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_050:router_050\|Computer_System_mm_interconnect_0_router_050_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_050_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_050:router_050\|Computer_System_mm_interconnect_0_router_050_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_050.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_050.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_051 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_051:router_051 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_051\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_051:router_051\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_051" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 15961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_051_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_051:router_051\|Computer_System_mm_interconnect_0_router_051_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_051_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_051:router_051\|Computer_System_mm_interconnect_0_router_051_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_051.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_051.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705173989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:jtag_to_fpga_bridge_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "jtag_to_fpga_bridge_master_limiter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705174022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:vga_subsystem_pixel_dma_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_pixel_dma_master_limiter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705174058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705174082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adc_adc_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adc_adc_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "adc_adc_slave_burst_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 16411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705174114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adc_adc_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adc_adc_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705174131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adc_adc_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adc_adc_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705174176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adc_adc_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adc_adc_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705174190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adc_adc_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adc_adc_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705174201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adc_adc_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adc_adc_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705174214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adc_adc_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adc_adc_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705174225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 17561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705176485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705176512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705176557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s2_burst_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 17661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705176749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705176765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 17804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705176779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 18126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705176837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_004 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_004:cmd_demux_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_004" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 18478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705176904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_005 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_005:cmd_demux_005 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_005\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_005:cmd_demux_005\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_005" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 18507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705176960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_007 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_007:cmd_demux_007 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_007\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_007:cmd_demux_007\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_007" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 18559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705176982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_008 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_008:cmd_demux_008 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_008\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_008:cmd_demux_008\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_008" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 18588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705176997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_010 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_010:cmd_demux_010 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_010\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_010:cmd_demux_010\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_010" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 18640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux_011 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_011:cmd_demux_011 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux_011\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux_011:cmd_demux_011\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux_011" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 18657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 18732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_014 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_014:cmd_mux_014 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_014\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_014:cmd_mux_014\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_014" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 19300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_014:cmd_mux_014\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_014:cmd_mux_014\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_014.sv" "arb" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_014.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_014:cmd_mux_014\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_014:cmd_mux_014\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_017 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_017:cmd_mux_017 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_017\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_017:cmd_mux_017\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_017" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 19399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_017:cmd_mux_017\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_017:cmd_mux_017\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_017.sv" "arb" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_017.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_017:cmd_mux_017\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_017:cmd_mux_017\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_026 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_026:cmd_mux_026 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_026\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_026:cmd_mux_026\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_026" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 19690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_026:cmd_mux_026\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_026:cmd_mux_026\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_026.sv" "arb" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_026.sv" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_026:cmd_mux_026\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_026:cmd_mux_026\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_027 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_027:cmd_mux_027 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_027\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_027:cmd_mux_027\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_027" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 19737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_027:cmd_mux_027\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_027:cmd_mux_027\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_027.sv" "arb" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_027.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_027:cmd_mux_027\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_027:cmd_mux_027\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_029 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_029:cmd_mux_029 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_029\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_029:cmd_mux_029\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_029" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 19801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_029:cmd_mux_029\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_029:cmd_mux_029\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_029.sv" "arb" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_029.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_029:cmd_mux_029\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_029:cmd_mux_029\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux_032 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_032:cmd_mux_032 " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux_032\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux_032:cmd_mux_032\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux_032" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 19876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 20026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705177946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_014 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_014:rsp_demux_014 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_014\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_014:rsp_demux_014\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_014" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 20594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_017 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_017:rsp_demux_017 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_017\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_017:rsp_demux_017\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_017" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 20693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_026 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_026:rsp_demux_026 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_026\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_026:rsp_demux_026\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_026" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 20984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_027 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_027:rsp_demux_027 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_027\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_027:rsp_demux_027\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_027" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 21031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux_029 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_029:rsp_demux_029 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux_029\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux_029:rsp_demux_029\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux_029" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 21095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 21422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 21744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_004 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_004:rsp_mux_004 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_004:rsp_mux_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_004" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 22096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_004.sv" "arb" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_004.sv" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_005 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_005:rsp_mux_005 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_005\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_005:rsp_mux_005\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_005" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 22125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_005:rsp_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv" "arb" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_005.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_007 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_007:rsp_mux_007 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_007\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_007:rsp_mux_007\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_007" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 22177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_007:rsp_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_007:rsp_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv" "arb" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_007.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_008 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_008:rsp_mux_008 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_008\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_008:rsp_mux_008\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_008" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 22206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux_011 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_011:rsp_mux_011 " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux_011\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux_011:rsp_mux_011\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux_011" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 22275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_data_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_data_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "nios2_data_master_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 22375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705178973 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682705178985 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_data_master_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682705178985 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_data_master_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_data_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_data_master_to_sdram_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705179010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 22705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705179071 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705179081 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705179082 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705179082 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_subsystem_pixel_dma_master_to_onchip_sram_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 22771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705179126 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682705179138 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682705179138 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_vga_subsystem_char_buffer_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705179165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 22837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705179180 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682705179194 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682705179194 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 23233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705179289 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705179297 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705179298 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705179298 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:vga_subsystem_char_buffer_slave_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_to_nios2_data_master_rsp_width_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 23365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705179359 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705179366 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705179366 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705179366 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 23695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705179461 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705179469 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705179470 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705179471 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_arm_a9_hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s1_to_video_in_subsystem_video_in_dma_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_sram_s1_to_video_in_subsystem_video_in_dma_master_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "onchip_sram_s1_to_video_in_subsystem_video_in_dma_master_rsp_width_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 23959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705179562 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682705179573 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_video_in_subsystem_video_in_dma_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682705179573 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s1_to_video_in_subsystem_video_in_dma_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_026 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_026:avalon_st_adapter_026 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_026\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_026:avalon_st_adapter_026\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter_026" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 24808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705179917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_026:avalon_st_adapter_026\|Computer_System_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_026:avalon_st_adapter_026\|Computer_System_mm_interconnect_0_avalon_st_adapter_026_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_026.v" "error_adapter_0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_026.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705179929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Computer_System_mm_interconnect_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_1" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 2422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:f2h_mem_window_00000000_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:f2h_mem_window_00000000_expanded_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "f2h_mem_window_00000000_expanded_master_translator" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:f2h_mem_window_00000000_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:f2h_mem_window_00000000_expanded_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "f2h_mem_window_00000000_expanded_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:f2h_mem_window_ff600000_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:f2h_mem_window_ff600000_expanded_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "f2h_mem_window_ff600000_expanded_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:f2h_mem_window_ff800000_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:f2h_mem_window_ff800000_expanded_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "f2h_mem_window_ff800000_expanded_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "jtag_to_hps_bridge_master_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router " "Elaborating entity \"Computer_System_mm_interconnect_1_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180556 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address Computer_System_mm_interconnect_1_router.sv(154) " "Verilog HDL or VHDL warning at Computer_System_mm_interconnect_1_router.sv(154): object \"address\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705180575 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_004 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_004\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_004" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_004_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004\|Computer_System_mm_interconnect_1_router_004_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_004_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_004:router_004\|Computer_System_mm_interconnect_1_router_004_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" "the_default_decode" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:f2h_mem_window_00000000_expanded_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:f2h_mem_window_00000000_expanded_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "f2h_mem_window_00000000_expanded_master_limiter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180910 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705180918 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705180919 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682705180919 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705180970 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682705180982 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682705180982 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 2437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705181007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper_001 Computer_System:The_System\|Computer_System_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"Computer_System_irq_mapper_001\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper_001:irq_mapper_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper_001" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705181019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 2537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705181042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_001" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 2600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705181067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_004\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_004" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 2789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705181092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "behavioral_cipher behavioral_cipher:comb_35 " "Elaborating entity \"behavioral_cipher\" for hierarchy \"behavioral_cipher:comb_35\"" {  } { { "DE10_Standard_Computer.v" "comb_35" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705181159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7segment bcd_7segment:decoder " "Elaborating entity \"bcd_7segment\" for hierarchy \"bcd_7segment:decoder\"" {  } { { "DE10_Standard_Computer.v" "decoder" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705181167 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[5\] " "Net \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[5\]\" is missing source, defaulting to GND" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "internal_channel\[5\]" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682705193021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[4\] " "Net \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[4\]\" is missing source, defaulting to GND" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "internal_channel\[4\]" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682705193021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[3\] " "Net \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|internal_channel\[3\]\" is missing source, defaulting to GND" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "internal_channel\[3\]" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682705193021 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682705193021 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|vga_pixel_scaler_avalon_scaler_source_channel\[1\] " "Net \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|vga_pixel_scaler_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "vga_pixel_scaler_avalon_scaler_source_channel\[1\]" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1682705193032 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1682705193032 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1682705193600 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682705196785 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.28.11:06:40 Progress: Loading sld24255213/alt_sld_fab_wrapper_hw.tcl " "2023.04.28.11:06:40 Progress: Loading sld24255213/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705200037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705202016 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705202158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705204655 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705204737 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705204835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705204958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705204962 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705204963 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682705205658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld24255213/alt_sld_fab.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/ip/sld24255213/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705205870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705205870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705206013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705206013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705206023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705206023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705206077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705206077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 422 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705206180 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705206180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705206180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/ip/sld24255213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705206254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705206254 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[0\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[0\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_ere1.tdf" 39 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_nst.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1666 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[1\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_ere1.tdf" 69 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_nst.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1666 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[2\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_ere1.tdf" 99 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_nst.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1666 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[3\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[3\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_ere1.tdf" 129 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_nst.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1666 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[4\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[4\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_ere1.tdf" 159 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_nst.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1666 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[5\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[5\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_ere1.tdf" 189 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_nst.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1666 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[6\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[6\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_ere1.tdf" 219 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_nst.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1666 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[7\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_hysteresis:Filter_4\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_nst:auto_generated\|altsyncram_ere1:altsyncram2\|q_b\[7\]\"" {  } { { "db/altsyncram_ere1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_ere1.tdf" 249 2 0 } } { "db/shift_taps_nst.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_nst.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_hysteresis.v" 166 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 264 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1666 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_hysteresis:Filter_4|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_nst:auto_generated|altsyncram_ere1:altsyncram2|ram_block3a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\|q_b\[8\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\|q_b\[8\]\"" {  } { { "db/altsyncram_ute1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_ute1.tdf" 279 2 0 } } { "db/shift_taps_vtt.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_vtt.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 211 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 248 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1666 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_vtt:auto_generated|altsyncram_ute1:altsyncram2|ram_block3a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\|q_b\[9\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_In_Subsystem:video_in_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem\|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection\|altera_up_edge_detection_nonmaximum_suppression:Filter_3\|altera_up_edge_detection_data_shift_register:shift_register_2\|altshift_taps:altshift_taps_component\|shift_taps_vtt:auto_generated\|altsyncram_ute1:altsyncram2\|q_b\[9\]\"" {  } { { "db/altsyncram_ute1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_ute1.tdf" 309 2 0 } } { "db/shift_taps_vtt.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_vtt.tdf" 36 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_data_shift_register.v" 78 0 0 } } { "Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_edge_detection_nonmaximum_suppression.v" 211 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection.v" 248 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem.v" 100 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_In_Subsystem.v" 170 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1666 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_In_Subsystem:video_in_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem:video_in_edge_detection_subsystem|Computer_System_Video_In_Subsystem_Video_In_Edge_Detection_Subsystem_Edge_Detection:edge_detection|altera_up_edge_detection_nonmaximum_suppression:Filter_3|altera_up_edge_detection_data_shift_register:shift_register_2|altshift_taps:altshift_taps_component|shift_taps_vtt:auto_generated|altsyncram_ute1:altsyncram2|ram_block3a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_3b81.tdf" 70 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_3b81.tdf" 100 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_3b81.tdf" 130 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_3b81.tdf" 400 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_3b81.tdf" 430 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_3b81.tdf" 700 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_3b81.tdf" 730 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_73q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 168 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo\|altsyncram_v0i1:FIFOram\|q_b\[8\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_IrDA:irda\|altera_up_irda_in_deserializer:IrDA_In_Deserializer\|altera_up_sync_fifo:IrDA_In_FIFO\|scfifo:Sync_FIFO\|scfifo_r9a1:auto_generated\|a_dpfifo_e1a1:dpfifo\|altsyncram_v0i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_v0i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_v0i1.tdf" 278 2 0 } } { "db/a_dpfifo_e1a1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_e1a1.tdf" 46 2 0 } } { "db/scfifo_r9a1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_r9a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Computer_System/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_irda_in_deserializer.v" 194 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_IrDA.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_IrDA.v" 251 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1230 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_IrDA:irda|altera_up_irda_in_deserializer:IrDA_In_Deserializer|altera_up_sync_fifo:IrDA_In_FIFO|scfifo:Sync_FIFO|scfifo_r9a1:auto_generated|a_dpfifo_e1a1:dpfifo|altsyncram_v0i1:FIFOram|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1682705212234 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL_video_pll.v" 91 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Video_PLL.v" 25 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1673 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212234 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_Video_PLL:video_pll|Computer_System_Video_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1682705212234 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1682705212234 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_l3i1.tdf" 38 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_fg91.tdf" 45 2 0 } } { "db/scfifo_so91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_so91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212288 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_l3i1.tdf" 68 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_fg91.tdf" 45 2 0 } } { "db/scfifo_so91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_so91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212288 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_l3i1.tdf" 338 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_fg91.tdf" 45 2 0 } } { "db/scfifo_so91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_so91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212288 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_l3i1.tdf" 368 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_fg91.tdf" 45 2 0 } } { "db/scfifo_so91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_so91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212288 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_l3i1.tdf" 638 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_fg91.tdf" 45 2 0 } } { "db/scfifo_so91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_so91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212288 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_l3i1.tdf" 668 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_fg91.tdf" 45 2 0 } } { "db/scfifo_so91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_so91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212288 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_so91:auto_generated\|a_dpfifo_fg91:dpfifo\|altsyncram_l3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_l3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_l3i1.tdf" 968 2 0 } } { "db/a_dpfifo_fg91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_fg91.tdf" 45 2 0 } } { "db/scfifo_so91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_so91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 240 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212288 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_so91:auto_generated|a_dpfifo_fg91:dpfifo|altsyncram_l3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|altsyncram_bb81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_f3q1:auto_generated\|altsyncram_bb81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_bb81.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_bb81.tdf" 70 2 0 } } { "db/dcfifo_f3q1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/dcfifo_f3q1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 207 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212288 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_f3q1:auto_generated|altsyncram_bb81:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_9bg1:auto_generated\|a_dpfifo_u2a1:dpfifo\|altsyncram_v3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_v3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_v3i1.tdf" 548 2 0 } } { "db/a_dpfifo_u2a1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_u2a1.tdf" 46 2 0 } } { "db/scfifo_9bg1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_9bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v" 260 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 190 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212288 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_VGA_Pixel_DMA:vga_pixel_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_9bg1:auto_generated|a_dpfifo_u2a1:dpfifo|altsyncram_v3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_f3i1.tdf" 248 2 0 } } { "db/a_dpfifo_se91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_se91.tdf" 45 2 0 } } { "db/scfifo_9n91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_9n91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 135 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 113 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212288 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_9n91:auto_generated\|a_dpfifo_se91:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_f3i1.tdf" 308 2 0 } } { "db/a_dpfifo_se91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_se91.tdf" 45 2 0 } } { "db/scfifo_9n91.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_9n91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 297 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler.v" 177 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 135 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 113 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212288 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_Scaler:char_buf_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_9n91:auto_generated|a_dpfifo_se91:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_f3i1.tdf" 248 2 0 } } { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_m2a1.tdf" 46 2 0 } } { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_1bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 260 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 102 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 113 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212288 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_f3i1.tdf" 308 2 0 } } { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/a_dpfifo_m2a1.tdf" 46 2 0 } } { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/scfifo_1bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA.v" 260 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_Char_Buf_Subsystem.v" 102 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v" 113 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/Computer_System.v" 1618 0 0 } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 415 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705212288 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_VGA_Subsystem:vga_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_Char_Buf_DMA:char_buf_dma|altera_up_video_dma_to_stream:From_Memory_to_Stream|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1682705212288 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1682705212288 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705225300 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"Computer_System:The_System\|Computer_System_AV_Config:av_config\|altera_up_av_config_auto_init_ob_de10_standard:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1682705225520 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1682705225520 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "32 " "Inferred 32 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10_Standard_Computer.ram0_altera_up_video_ascii_rom_128_204429e5.hdl.mif " "Parameter INIT_FILE set to db/DE10_Standard_Computer.ram0_altera_up_video_ascii_rom_128_204429e5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 30 " "Parameter TAP_DISTANCE set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 30 " "Parameter TAP_DISTANCE set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 78 " "Parameter WIDTH set to 78" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|data_exp_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 78 " "Parameter WIDTH set to 78" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705250160 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682705250160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705250268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705250268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705250268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705250268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705250268 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705250268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_euv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_euv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_euv " "Found entity 1: shift_taps_euv" {  } { { "db/shift_taps_euv.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_euv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705250308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705250308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rfc1 " "Found entity 1: altsyncram_rfc1" {  } { { "db/altsyncram_rfc1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_rfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705250354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705250354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djf " "Found entity 1: cntr_djf" {  } { { "db/cntr_djf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_djf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705250402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705250402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_13h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_13h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_13h " "Found entity 1: cntr_13h" {  } { { "db/cntr_13h.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_13h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705250446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705250446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705250522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705250522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 30 " "Parameter \"TAP_DISTANCE\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705250522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705250522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705250522 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705250522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7uv " "Found entity 1: shift_taps_7uv" {  } { { "db/shift_taps_7uv.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_7uv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705250562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705250562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfc1 " "Found entity 1: altsyncram_dfc1" {  } { { "db/altsyncram_dfc1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_dfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705250605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705250605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bjf " "Found entity 1: cntr_bjf" {  } { { "db/cntr_bjf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_bjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705250651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705250651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705250702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705250702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_83h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_83h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_83h " "Found entity 1: cntr_83h" {  } { { "db/cntr_83h.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_83h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705250754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705250754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705250839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 29 " "Parameter \"TAP_DISTANCE\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705250839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705250839 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705250839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_muv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_muv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_muv " "Found entity 1: shift_taps_muv" {  } { { "db/shift_taps_muv.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_muv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705250887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705250887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bgc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bgc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bgc1 " "Found entity 1: altsyncram_bgc1" {  } { { "db/altsyncram_bgc1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_bgc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705250948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705250948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jjf " "Found entity 1: cntr_jjf" {  } { { "db/cntr_jjf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_jjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705251006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705251006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_73h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_73h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_73h " "Found entity 1: cntr_73h" {  } { { "db/cntr_73h.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_73h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705251060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705251060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705251138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:data_exp_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 78 " "Parameter \"WIDTH\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251138 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705251138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_kuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_kuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_kuv " "Found entity 1: shift_taps_kuv" {  } { { "db/shift_taps_kuv.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_kuv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705251180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705251180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gc1 " "Found entity 1: altsyncram_1gc1" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_1gc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705251241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705251241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705251310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705251310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705251353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705251353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b1h " "Found entity 1: cntr_b1h" {  } { { "db/cntr_b1h.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_b1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705251396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705251396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705251419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251419 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705251419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23n1 " "Found entity 1: altsyncram_23n1" {  } { { "db/altsyncram_23n1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_23n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705251463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705251463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705251489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem:char_buf_subsystem\|Computer_System_VGA_Subsystem_Char_Buf_Subsystem_ASCII_to_Image:ascii_to_image\|altera_up_video_ascii_rom_128:ASCII_Character_Rom\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10_Standard_Computer.ram0_altera_up_video_ascii_rom_128_204429e5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10_Standard_Computer.ram0_altera_up_video_ascii_rom_128_204429e5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251489 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705251489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qeh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qeh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qeh1 " "Found entity 1: altsyncram_qeh1" {  } { { "db/altsyncram_qeh1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_qeh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705251532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705251532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705251587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705251588 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705251588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705251636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705251636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705252039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252039 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705252039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_usv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_usv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_usv " "Found entity 1: shift_taps_usv" {  } { { "db/shift_taps_usv.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_usv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ncc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ncc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ncc1 " "Found entity 1: altsyncram_ncc1" {  } { { "db/altsyncram_ncc1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_ncc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_shf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g1h " "Found entity 1: cntr_g1h" {  } { { "db/cntr_g1h.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_g1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705252331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252331 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705252331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_cuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_cuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_cuv " "Found entity 1: shift_taps_cuv" {  } { { "db/shift_taps_cuv.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_cuv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lfc1 " "Found entity 1: altsyncram_lfc1" {  } { { "db/altsyncram_lfc1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_lfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_ejf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23h " "Found entity 1: cntr_23h" {  } { { "db/cntr_23h.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_23h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705252581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252581 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705252581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_auv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_auv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_auv " "Found entity 1: shift_taps_auv" {  } { { "db/shift_taps_auv.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_auv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hfc1 " "Found entity 1: altsyncram_hfc1" {  } { { "db/altsyncram_hfc1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_hfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cjf " "Found entity 1: cntr_cjf" {  } { { "db/cntr_cjf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_cjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_03h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_03h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_03h " "Found entity 1: cntr_03h" {  } { { "db/cntr_03h.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_03h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705252885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705252885 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705252885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8uv " "Found entity 1: shift_taps_8uv" {  } { { "db/shift_taps_8uv.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_8uv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_efc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_efc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efc1 " "Found entity 1: altsyncram_efc1" {  } { { "db/altsyncram_efc1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_efc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705252987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705252987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ajf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ajf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ajf " "Found entity 1: cntr_ajf" {  } { { "db/cntr_ajf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_ajf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705253034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705253034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u2h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u2h " "Found entity 1: cntr_u2h" {  } { { "db/cntr_u2h.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_u2h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705253087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705253087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705253169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705253170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705253170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705253170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705253170 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705253170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9uv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9uv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9uv " "Found entity 1: shift_taps_9uv" {  } { { "db/shift_taps_9uv.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_9uv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705253210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705253210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfc1 " "Found entity 1: altsyncram_bfc1" {  } { { "db/altsyncram_bfc1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_bfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705253254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705253254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8jf " "Found entity 1: cntr_8jf" {  } { { "db/cntr_8jf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_8jf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705253301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705253301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l1h " "Found entity 1: cntr_l1h" {  } { { "db/cntr_l1h.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_l1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705253352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705253352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705253426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705253427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705253427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705253427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705253427 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705253427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_0tv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_0tv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_0tv " "Found entity 1: shift_taps_0tv" {  } { { "db/shift_taps_0tv.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_0tv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705253465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705253465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rcc1 " "Found entity 1: altsyncram_rcc1" {  } { { "db/altsyncram_rcc1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_rcc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705253511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705253511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhf " "Found entity 1: cntr_uhf" {  } { { "db/cntr_uhf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_uhf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705253557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705253557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i1h " "Found entity 1: cntr_i1h" {  } { { "db/cntr_i1h.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_i1h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705253598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705253598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705254179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 24 " "Parameter \"TAP_DISTANCE\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254179 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705254179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_buv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_buv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_buv " "Found entity 1: shift_taps_buv" {  } { { "db/shift_taps_buv.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_buv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705254219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705254219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mfc1 " "Found entity 1: altsyncram_mfc1" {  } { { "db/altsyncram_mfc1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_mfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705254275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705254275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjf " "Found entity 1: cntr_fjf" {  } { { "db/cntr_fjf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_fjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705254322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705254322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_33h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_33h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_33h " "Found entity 1: cntr_33h" {  } { { "db/cntr_33h.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_33h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705254375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705254375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705254451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 22 " "Parameter \"TAP_DISTANCE\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254451 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705254451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_duv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_duv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_duv " "Found entity 1: shift_taps_duv" {  } { { "db/shift_taps_duv.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_duv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705254492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705254492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ifc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ifc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ifc1 " "Found entity 1: altsyncram_ifc1" {  } { { "db/altsyncram_ifc1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_ifc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705254536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705254536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gjf " "Found entity 1: cntr_gjf" {  } { { "db/cntr_gjf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_gjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705254581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705254581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_43h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_43h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_43h " "Found entity 1: cntr_43h" {  } { { "db/cntr_43h.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_43h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705254632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705254632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705254719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 20 " "Parameter \"TAP_DISTANCE\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254719 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705254719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fuv " "Found entity 1: shift_taps_fuv" {  } { { "db/shift_taps_fuv.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_fuv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705254761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705254761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffc1 " "Found entity 1: altsyncram_ffc1" {  } { { "db/altsyncram_ffc1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_ffc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705254810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705254810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hjf " "Found entity 1: cntr_hjf" {  } { { "db/cntr_hjf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_hjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705254855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705254855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_93h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_93h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_93h " "Found entity 1: cntr_93h" {  } { { "db/cntr_93h.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_93h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705254908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705254908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705254990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|fpoint_wrapper:nios2_2nd_core_floating_point\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682705254990 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682705254990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_guv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_guv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_guv " "Found entity 1: shift_taps_guv" {  } { { "db/shift_taps_guv.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/shift_taps_guv.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705255031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705255031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sfc1 " "Found entity 1: altsyncram_sfc1" {  } { { "db/altsyncram_sfc1.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/altsyncram_sfc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705255087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705255087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ijf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ijf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ijf " "Found entity 1: cntr_ijf" {  } { { "db/cntr_ijf.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_ijf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705255139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705255139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_53h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_53h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_53h " "Found entity 1: cntr_53h" {  } { { "db/cntr_53h.tdf" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/db/cntr_53h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682705255191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705255191 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1682705256833 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1682705256833 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1682705257134 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1682705257134 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1682705257134 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1682705257135 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "81 " "81 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682705257268 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1682705271016 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1682705271016 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 4 1682705271016 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 4 1682705271016 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_RESET_N " "bidirectional pin \"HPS_RESET_N\" has no driver" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 171 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1682705274895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1682705274895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1682705274895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1682705274895 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1682705274895 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 2 1682705274895 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 118 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 150 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 153 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_BK~synth " "Node \"HPS_LCM_BK~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 156 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_D_C~synth " "Node \"HPS_LCM_D_C~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 157 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LCM_RST_N~synth " "Node \"HPS_LCM_RST_N~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 158 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 165 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 168 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 175 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 176 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 176 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 176 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 176 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 189 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705281738 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682705281738 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682705281741 "|DE10_Standard_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682705281741 "|DE10_Standard_Computer|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682705281741 "|DE10_Standard_Computer|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682705281741 "|DE10_Standard_Computer|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682705281741 "|DE10_Standard_Computer|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682705281741 "|DE10_Standard_Computer|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682705281741 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3749 " "3749 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682705313543 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705315217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705315736 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.map.smsg " "Generated suppressed messages file C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705325937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "36 0 5 0 0 " "Adding 36 node(s), including 0 DDIO, 5 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682705490373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682705490373 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|spim0_inst Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_io_spim0_inst_CLK\[0\] " "Partition port \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_io_spim0_inst_CLK\[0\]\", driven by node \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|spim0_inst\", does not drive logic" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 312 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1682705492162 "|DE10_Standard_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_io_spim0_inst_CLK[0]"}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Analysis & Synthesis" 0 -1 1682705492162 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1682705492177 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1682705492177 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1682705492191 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1682705492191 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1682705492202 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1682705492202 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1682705492217 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1682705492217 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1682705492230 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1682705492230 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1682705492230 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1682705492230 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705494568 "|DE10_Standard_Computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705494568 "|DE10_Standard_Computer|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705494568 "|DE10_Standard_Computer|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_LCM_SPIM_CLK " "No output dependent on input pin \"HPS_LCM_SPIM_CLK\"" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682705494568 "|DE10_Standard_Computer|HPS_LCM_SPIM_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682705494568 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51890 " "Implemented 51890 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682705494722 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682705494722 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "133 " "Implemented 133 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1682705494722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49483 " "Implemented 49483 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682705494722 ""} { "Info" "ICUT_CUT_TM_RAMS" "1390 " "Implemented 1390 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682705494722 ""} { "Info" "ICUT_CUT_TM_PLLS" "5 " "Implemented 5 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1682705494722 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1682705494722 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "15 " "Implemented 15 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1682705494722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682705494722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 271 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 271 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6521 " "Peak virtual memory: 6521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682705495358 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 11:11:35 2023 " "Processing ended: Fri Apr 28 11:11:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682705495358 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:19 " "Elapsed time: 00:06:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682705495358 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:19 " "Total CPU time (on all processors): 00:06:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682705495358 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682705495358 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682705501638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682705501639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 11:11:37 2023 " "Processing started: Fri Apr 28 11:11:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682705501639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682705501639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_Computer -c DE10_Standard_Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_Standard_Computer -c DE10_Standard_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682705501639 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682705501726 ""}
{ "Info" "0" "" "Project  = DE10_Standard_Computer" {  } {  } 0 0 "Project  = DE10_Standard_Computer" 0 0 "Fitter" 0 0 1682705501726 ""}
{ "Info" "0" "" "Revision = DE10_Standard_Computer" {  } {  } 0 0 "Revision = DE10_Standard_Computer" 0 0 "Fitter" 0 0 1682705501726 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1682705502470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682705502509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682705502510 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Standard_Computer 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE10_Standard_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682705502840 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1682705502874 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1682705502874 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1682705502950 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1682705502950 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1682705503015 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1682705503015 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1682705503057 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1682705503057 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1682705503075 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1682705504076 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682705504102 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682705515070 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1682705517483 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "74 339 " "No exact pin location assignment(s) for 74 pins of 339 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1682705518957 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1682705519056 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1682705519056 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1682705533434 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G11 " "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1682705536513 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 28515 global CLKCTRL_G1 " "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 28515 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1682705536513 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G6 " "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1682705536513 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 149 global CLKCTRL_G0 " "Computer_System:The_System\|Computer_System_Video_PLL:video_pll\|Computer_System_Video_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 149 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1682705536513 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G7 " "Computer_System:The_System\|Computer_System_Audio_Subsystem:audio_subsystem\|Computer_System_Audio_Subsystem_Audio_PLL:audio_pll\|Computer_System_Audio_Subsystem_Audio_PLL_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1682705536513 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1682705536513 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "4 s (4 global) " "Automatically promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 8407 global CLKCTRL_G3 " "Computer_System:The_System\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 8407 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1682705536513 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1682705536513 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 5659 global CLKCTRL_G2 " "Computer_System:The_System\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 5659 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1682705536513 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1682705536513 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|altera_reset_controller:rst_controller_005\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 5658 global CLKCTRL_G4 " "Computer_System:The_System\|altera_reset_controller:rst_controller_005\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 5658 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1682705536513 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1682705536513 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TD_CLK27~inputCLKENA0 161 global CLKCTRL_G5 " "TD_CLK27~inputCLKENA0 with 161 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1682705536513 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1682705536513 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682705536517 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "YPHP7743 " "Entity YPHP7743" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical VVYU6267_0\] " "set_disable_timing \[get_cells -hierarchical VVYU6267_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_0\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_1\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_2\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_3\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_4\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_5\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_6\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_7\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BVXN3148_0\] " "set_disable_timing \[get_cells -hierarchical BVXN3148_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_f3q1 " "Entity dcfifo_f3q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jdr1 " "Entity dcfifo_jdr1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682705542570 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1682705542570 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_Computer.sdc " "Reading SDC File: 'DE10_Standard_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682705543192 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1682705543194 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682705543222 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682705543222 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682705543222 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682705543222 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682705543222 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682705543222 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682705543222 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1682705543222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Computer.sdc 35 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Computer.sdc(35): u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705543226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Computer.sdc 35 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Computer.sdc(35): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543227 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543227 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Computer.sdc 39 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Computer.sdc(39): u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705543231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Computer.sdc 39 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Computer.sdc(39): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543231 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1682705543231 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Computer.sdc 63 clk_dram_ext clock " "Ignored filter at DE10_Standard_Computer.sdc(63): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705543231 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Computer.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Computer.sdc(63): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543232 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Computer.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Computer.sdc(64): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543232 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Computer.sdc 70 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Computer.sdc(70): u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705543232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Computer.sdc 69 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Computer.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543232 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Computer.sdc 69 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Computer.sdc(69): Argument <to> is an empty collection" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Computer.sdc 75 tv_27m_ext clock " "Ignored filter at DE10_Standard_Computer.sdc(75): tv_27m_ext could not be matched with a clock" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705543233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Computer.sdc 75 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Computer.sdc(75): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m_ext 3.75 \[get_ports \{TD_DATA* TD_HS TD_VS\}\] " "set_input_delay -max -clock tv_27m_ext 3.75 \[get_ports \{TD_DATA* TD_HS TD_VS\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543233 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Computer.sdc 76 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Computer.sdc(76): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m_ext -2.56 \[get_ports \{TD_DATA* TD_HS TD_VS\}\] " "set_input_delay -min -clock tv_27m_ext -2.56 \[get_ports \{TD_DATA* TD_HS TD_VS\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543233 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Computer.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Computer.sdc(92): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543233 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Computer.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Computer.sdc(93): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543233 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543233 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Computer.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Computer.sdc(94): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543234 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Computer.sdc 95 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Computer.sdc(95): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543234 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Computer.sdc 99 VGA_BLANK port " "Ignored filter at DE10_Standard_Computer.sdc(99): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705543234 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Computer.sdc 99 clk_vga_ext clock " "Ignored filter at DE10_Standard_Computer.sdc(99): clk_vga_ext could not be matched with a clock" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705543234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Computer.sdc 99 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Computer.sdc(99): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543234 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543234 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Computer.sdc 100 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Computer.sdc(100): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543234 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543234 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682705543235 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682705543355 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 65 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(65): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705543365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543366 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543366 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 66 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(66): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705543366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543367 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 70 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\|debugack keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(70): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\|debugack could not be matched with a keeper" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705543370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543371 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543371 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682705543371 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 65 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(65): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705543379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543379 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 66 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(66): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705543380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543380 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 70 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace\|debugack keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(70): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace\|debugack could not be matched with a keeper" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705543383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705543383 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705543383 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682705543383 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682705543385 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1682705543391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544509 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544509 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544518 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544518 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682705544520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544521 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544521 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544521 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544522 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544522 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544522 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544522 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544522 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544522 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544523 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544523 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544523 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544523 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544523 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544523 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544524 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544524 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544524 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544524 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544524 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544525 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544525 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544525 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544525 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544525 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544526 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544526 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544526 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544526 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544527 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544527 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544527 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544527 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544527 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544527 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544528 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544528 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544528 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544528 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544528 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544528 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544528 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544528 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544529 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544529 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544529 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544529 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544529 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544529 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544530 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544530 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544530 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544530 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544530 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544531 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544531 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544531 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544531 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544531 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544532 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544532 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544532 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544532 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544532 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544532 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544532 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544532 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544532 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544532 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544533 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544533 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544533 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544533 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544533 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544533 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544533 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544534 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544534 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim0_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim0_inst_CLK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544534 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim0_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544534 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim0_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim0_inst_MISO could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544535 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544535 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim0_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544535 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544535 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544535 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544535 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544536 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544536 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544536 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544536 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544536 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544537 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544537 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544537 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544537 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544537 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544537 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544537 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544537 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544538 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544538 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544538 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544538 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544538 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544539 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544539 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544539 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO37 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO37 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544539 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544539 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544539 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544540 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544540 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544540 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544540 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544540 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544540 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544541 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544541 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 87 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(87): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544541 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544541 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544541 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 89 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(89): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544541 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544542 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 91 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(91): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544542 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544542 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544542 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 93 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(93): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682705544542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 93 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544542 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682705544543 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682705544543 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682705544741 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1682705544741 "|DE10_Standard_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682705544741 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1682705544741 "|DE10_Standard_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682705544741 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1682705544741 "|DE10_Standard_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682705544825 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1682705544825 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1682705545790 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1682705545791 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682705545816 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1682705545816 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1682705545819 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 30 clocks " "Found 30 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.379 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.379 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.379 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  81.379 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682705545820 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1682705545820 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682705548101 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682705548104 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682705548120 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682705548202 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|dout_shift_reg\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|dout_shift_reg\[0\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" 518 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 27564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548580 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|reading5\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|reading5\[0\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" 453 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 27608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548603 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|reading7\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|reading7\[0\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" 453 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 27632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548604 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|reading4\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|reading4\[0\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" 453 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 27596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548604 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|reading6\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|reading6\[0\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" 453 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 27620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548604 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|reading1\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|reading1\[0\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" 453 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 27559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548604 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|reading3\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|reading3\[0\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" 453 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 27584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548604 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|reading2\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_ADC:adc\|altera_up_avalon_adv_adc:ADC_CTRL\|reading2\[0\] to I/O pin" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/altera_up_avalon_adv_adc.v" 453 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 27572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548604 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[0\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[0\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[0\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[0\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[0\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171221 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25197 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548655 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548655 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[1\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[1\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[1\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[1\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[1\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171225 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25198 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548655 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548655 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[2\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[2\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[2\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[2\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[2\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171229 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25199 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548655 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548655 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[3\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[3\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[3\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[3\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[3\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171233 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25200 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548656 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548656 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[4\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[4\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[4\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[4\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[4\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171237 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25201 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548656 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548656 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[5\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[5\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[5\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[5\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[5\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171241 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25202 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548656 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548656 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[6\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[6\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[6\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[6\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[6\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171245 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25203 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548656 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548656 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[7\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[7\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[7\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[7\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[7\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171249 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25204 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548656 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548656 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[16\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[16\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[16\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[16\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[16\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[16\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171253 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25213 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548656 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548656 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[17\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[17\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[17\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[17\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[17\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[17\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171257 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25214 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548656 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548656 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[18\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[18\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[18\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[18\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[18\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[18\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171261 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25215 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548656 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548656 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[19\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[19\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[19\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[19\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[19\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[19\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171265 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25216 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548656 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548656 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[20\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[20\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[20\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[20\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[20\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[20\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171269 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25217 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548657 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548657 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[21\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[21\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[21\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[21\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[21\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[21\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171273 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25218 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548657 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548657 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[22\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[22\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[22\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[22\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[22\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[22\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171277 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25219 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548657 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548657 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[23\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[23\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[23\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[23\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[23\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[23\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171281 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25220 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548657 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548657 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[24\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[24\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[24\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[24\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[24\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[24\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171285 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25221 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548657 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548657 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[25\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[25\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[25\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[25\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[25\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[25\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171289 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25222 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548657 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548657 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[26\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[26\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[26\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[26\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[26\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[26\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171293 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25223 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548657 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548657 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[27\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[27\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[27\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[27\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[27\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[27\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171297 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25224 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548657 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548657 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[28\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[28\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[28\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[28\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[28\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[28\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171301 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25225 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548658 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548658 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[29\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[29\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[29\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[29\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[29\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[29\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171305 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25226 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548658 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548658 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[30\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[30\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[30\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[30\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[30\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[30\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171309 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25227 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548658 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548658 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[31\]~_Duplicate_1 " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[31\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_IMPROPER_ATOM_VIOLATION_INFO" "Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[31\]~_Duplicate_1 Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[31\] " "Can't pack node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|data_dir\[31\]~_Duplicate_1 and I/O node Computer_System:The_System\|Computer_System_Expansion_JP1:expansion_jp1\|read_mux_out\[31\] -- one node must be a logic cell and one must be an I/O cell" {  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171313 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 25228 14177 15141 0 0 "" 0 "" "" }  }  } } { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 60 -1 0 } }  } 0 176260 "Can't pack node %1!s! and I/O node %2!s! -- one node must be a logic cell and one must be an I/O cell" 0 0 "Design Software" 0 -1 1682705548658 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Expansion_JP1.v" 124 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 171313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1682705548658 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1682705548662 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_dqm\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_dqm\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_bank\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_bank\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_bank\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_bank\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON * " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1682705548663 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1682705548663 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682705548664 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682705548824 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682705548829 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682705548909 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682705556412 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 Block RAM " "Packed 68 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1682705556501 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "666 DSP block " "Packed 666 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1682705556501 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "69 I/O input buffer " "Packed 69 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1682705556501 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "77 I/O output buffer " "Packed 77 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1682705556501 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "270 " "Created 270 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1682705556501 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682705556501 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1682705557787 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1682705565639 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1682705571999 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1682705572036 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 510 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 510 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1682705586144 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1682705586145 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1682705592622 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1682705592658 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1682705606211 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:58 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:58" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1682705615648 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682705618913 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682705619363 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682705619363 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682705619513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682705631385 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1682705631545 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682705631545 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SCL " "Node \"HSMC_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_SDA " "Node \"HSMC_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682705636863 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1682705636863 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:02:03 " "Fitter preparation operations ending: elapsed time is 00:02:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682705636866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682705642896 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1682705656956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:03:04 " "Fitter placement preparation operations ending: elapsed time is 00:03:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682705828194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682706011439 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682706118900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:49 " "Fitter placement operations ending: elapsed time is 00:01:49" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682706118902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682706133425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 2.0% " "4e+03 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1682706185518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "46 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682706240320 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682706240320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:12 " "Fitter routing operations ending: elapsed time is 00:03:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682706330106 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 128.61 " "Total time spent on timing analysis during the Fitter is 128.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682706388826 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682706390532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682706406070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682706406108 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682706421138 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:40 " "Fitter post-fit operations ending: elapsed time is 00:01:40" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682706488967 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1682706491871 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_RESET_N a permanently disabled " "Pin HPS_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_RESET_N } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_RESET_N" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 171 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1682706492822 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE10_Standard_Computer.v" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/" { { 0 { 0 ""} 0 4543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1682706492822 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1682706492822 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.fit.smsg " "Generated suppressed messages file C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682706496179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 351 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 351 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8901 " "Peak virtual memory: 8901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682706508008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 11:28:28 2023 " "Processing ended: Fri Apr 28 11:28:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682706508008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:16:51 " "Elapsed time: 00:16:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682706508008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:22:43 " "Total CPU time (on all processors): 00:22:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682706508008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682706508008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682706510332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682706510333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 11:28:30 2023 " "Processing started: Fri Apr 28 11:28:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682706510333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682706510333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard_Computer -c DE10_Standard_Computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_Standard_Computer -c DE10_Standard_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682706510333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682706517246 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682706535919 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1682706535980 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1682706536552 ""}
{ "Warning" "" "" "File C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer_time_limited.sof contains one or more time-limited megafunctions that support the Intel FPGA IP Evaluation Mode feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details." {  } {  } 0 210039 "" 0 0 "Assembler" 0 -1 1682706536855 ""}
{ "Info" "IPGMIO_DISPLAY_CORE_STRING" "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer_time_limited.sof 6AF7 00A2 " "SRAM Object File C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer_time_limited.sof contains time-limited megafunction that supports Intel FPGA IP Evaluation Mode feature -- Vendor: 0x6AF7, Product: 0x00A2" {  } {  } 0 210040 "SRAM Object File %1!s! contains time-limited megafunction that supports Intel FPGA IP Evaluation Mode feature -- Vendor: 0x%2!s!, Product: 0x%3!s!" 0 0 "Assembler" 0 -1 1682706536855 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1682706537657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5345 " "Peak virtual memory: 5345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682706538253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 11:28:58 2023 " "Processing ended: Fri Apr 28 11:28:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682706538253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682706538253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682706538253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682706538253 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682706539602 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682706543986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682706543987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 11:28:59 2023 " "Processing started: Fri Apr 28 11:28:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682706543987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682706543987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_Standard_Computer -c DE10_Standard_Computer " "Command: quartus_sta DE10_Standard_Computer -c DE10_Standard_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682706543987 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682706544080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682706548098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682706548098 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1682706548129 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1682706548129 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "YPHP7743 " "Entity YPHP7743" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical VVYU6267_0\] " "set_disable_timing \[get_cells -hierarchical VVYU6267_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_0\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_1\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_2\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_3\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_4\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_5\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_6\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_7\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BVXN3148_0\] " "set_disable_timing \[get_cells -hierarchical BVXN3148_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_f3q1 " "Entity dcfifo_f3q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jdr1 " "Entity dcfifo_jdr1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682706552159 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1682706552159 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_Computer.sdc " "Reading SDC File: 'DE10_Standard_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682706552870 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682706552872 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682706552919 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682706552919 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682706552919 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682706552919 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682706552919 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682706552919 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682706552919 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706552919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Computer.sdc 35 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Computer.sdc(35): u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Computer.sdc 35 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Computer.sdc(35): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706552926 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Computer.sdc 39 u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Computer.sdc(39): u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Computer.sdc 39 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Computer.sdc(39): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\] " "create_generated_clock -source \[get_pins \{ u0\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                      -name clk_vga_ext \[get_ports \{VGA_CLK\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706552931 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552931 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1682706552931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Computer.sdc 63 clk_dram_ext clock " "Ignored filter at DE10_Standard_Computer.sdc(63): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Computer.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Computer.sdc(63): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.96 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706552931 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Computer.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Computer.sdc(64): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 2.97 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706552932 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Computer.sdc 70 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Computer.sdc(70): u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Computer.sdc 69 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Computer.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks    \{ u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \}\] \\\n                                                  -setup 2" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706552932 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Computer.sdc 69 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Computer.sdc(69): Argument <to> is an empty collection" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Computer.sdc 75 tv_27m_ext clock " "Ignored filter at DE10_Standard_Computer.sdc(75): tv_27m_ext could not be matched with a clock" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Computer.sdc 75 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Computer.sdc(75): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m_ext 3.75 \[get_ports \{TD_DATA* TD_HS TD_VS\}\] " "set_input_delay -max -clock tv_27m_ext 3.75 \[get_ports \{TD_DATA* TD_HS TD_VS\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706552932 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Computer.sdc 76 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Computer.sdc(76): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m_ext -2.56 \[get_ports \{TD_DATA* TD_HS TD_VS\}\] " "set_input_delay -min -clock tv_27m_ext -2.56 \[get_ports \{TD_DATA* TD_HS TD_VS\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706552932 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Computer.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Computer.sdc(92): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.63  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706552933 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Computer.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Computer.sdc(93): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.95 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706552933 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Computer.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Computer.sdc(94): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.65  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706552933 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Computer.sdc 95 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Computer.sdc(95): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706552933 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Computer.sdc 99 VGA_BLANK port " "Ignored filter at DE10_Standard_Computer.sdc(99): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Computer.sdc 99 clk_vga_ext clock " "Ignored filter at DE10_Standard_Computer.sdc(99): clk_vga_ext could not be matched with a clock" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Computer.sdc 99 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Computer.sdc(99): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -max -clock clk_vga_ext 0.33 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706552934 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Computer.sdc 100 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Computer.sdc(100): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\] " "set_output_delay -min -clock clk_vga_ext -1.64 \[get_ports \{VGA_R* VGA_G* VGA_B* VGA_BLANK\}\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706552934 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/DE10_Standard_Computer.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706552934 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682706552936 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682706553068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 65 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(65): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706553077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706553077 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706553077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 66 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(66): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im\|Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706553078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706553078 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706553078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_2nd_Core_cpu.sdc 70 *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\|debugack keeper " "Ignored filter at Computer_System_Nios2_2nd_Core_cpu.sdc(70): *Computer_System_Nios2_2nd_Core_cpu:*\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci\|Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace:the_Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace\|debugack could not be matched with a keeper" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706553081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_2nd_Core_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_2nd_Core_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$Computer_System_Nios2_2nd_Core_cpu_jtag_sr*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706553081 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_2nd_Core_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706553081 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682706553083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 65 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(65): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706553092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*address*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706553092 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706553092 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 66 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(66): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_im:the_Computer_System_Nios2_cpu_nios2_oci_im\|Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component_module:Computer_System_Nios2_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706553092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706553093 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706553093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_Nios2_cpu.sdc 70 *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace\|debugack keeper " "Ignored filter at Computer_System_Nios2_cpu.sdc(70): *Computer_System_Nios2_cpu:*\|Computer_System_Nios2_cpu_nios2_oci:the_Computer_System_Nios2_cpu_nios2_oci\|Computer_System_Nios2_cpu_nios2_oci_itrace:the_Computer_System_Nios2_cpu_nios2_oci_itrace\|debugack could not be matched with a keeper" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706553095 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_Nios2_cpu.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_Nios2_cpu.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$Computer_System_Nios2_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$Computer_System_Nios2_cpu_jtag_sr*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706553095 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_Nios2_cpu.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706553095 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682706553097 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682706553101 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1682706553128 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1682706553129 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1682706554470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554599 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554600 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554600 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554608 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554609 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554609 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1682706554611 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682706554622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554624 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554624 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554624 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554624 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554625 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554625 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554625 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554625 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554625 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554625 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554626 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554626 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554626 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554626 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554626 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554626 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554626 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554626 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554627 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554627 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554627 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554627 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554627 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554628 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554628 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554628 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554628 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554628 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554629 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554629 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554629 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554629 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554629 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554630 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554630 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554630 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554630 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554630 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554631 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554631 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554631 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554631 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554631 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554631 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554631 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554632 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554632 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554632 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554632 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554632 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554633 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554633 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554633 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554633 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554633 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554633 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554634 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554634 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554634 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554634 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554635 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554635 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554635 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554635 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554635 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554636 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554636 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim0_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim0_inst_CLK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554636 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554636 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim0_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554636 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554636 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim0_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim0_inst_MISO could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554636 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554636 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim0_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554637 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554637 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554637 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554637 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554637 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554638 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554638 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554638 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554638 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554639 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554639 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554639 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554639 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554639 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554639 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554639 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554639 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554639 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554640 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554640 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554640 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554640 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO37 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO37 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554640 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554641 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554641 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554641 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554641 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554641 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554641 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554641 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554641 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554641 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554642 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 87 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(87): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554642 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554642 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 89 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(89): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554642 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554642 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 91 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(91): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554643 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554643 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 93 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(93): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 93 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554643 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682706554643 ""}  } { { "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/Jonathon Moore/Desktop/DesktopLinux/DE10_Standard_Computer_FPGA/DE10-Standard_Computer/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682706554643 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682706554854 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682706554854 "|DE10_Standard_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682706554854 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682706554854 "|DE10_Standard_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682706554854 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682706554854 "|DE10_Standard_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706554972 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682706554972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706558633 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682706558634 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706558661 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682706558661 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682706558666 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682706558748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.150 " "Worst-case setup slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.150               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.300               0.000 altera_reserved_tck  " "   10.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.229               0.000 tv_27m  " "   32.229               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.230               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.230               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706560418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.230               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 altera_reserved_tck  " "    0.270               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 tv_27m  " "    0.331               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.354               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706560801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.789 " "Worst-case recovery slack is 1.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.789               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.789               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.964               0.000 altera_reserved_tck  " "   16.964               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706560920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706560920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.348 " "Worst-case removal slack is 0.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.348               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.972               0.000 altera_reserved_tck  " "    0.972               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706561041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.747               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.747               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK2_50  " "    9.670               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900               0.000 CLOCK3_50  " "    9.900               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.450               0.000 tv_27m  " "   17.450               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.733               0.000 altera_reserved_tck  " "   18.733               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.775               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.775               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706561068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706561068 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 156 synchronizer chains. " "Report Metastability: Found 156 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706561529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706561529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 156 " "Number of Synchronizer Chains Found: 156" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706561529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706561529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.513 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.513" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706561529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.945 ns " "Worst Case Available Settling Time: 6.945 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706561529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706561529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706561529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706561529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706561529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706561529 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706561529 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1682706561822 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1682706563121 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706564907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706564907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706564907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706564907 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706564907 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706564907 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706564967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706564967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706564967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706564967 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706564967 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706564967 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706565011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706565011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706565011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706565011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706565011 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706565011 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706565053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706565053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706565053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706565053 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706565053 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706565053 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1682706565172 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1682706565172 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.603  0.587" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.603  0.587" 0 0 "Timing Analyzer" 0 0 1682706565173 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.333     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.333     --" 0 0 "Timing Analyzer" 0 0 1682706565173 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "Timing Analyzer" 0 0 1682706565173 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "Timing Analyzer" 0 0 1682706565173 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.627  0.314" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.627  0.314" 0 0 "Timing Analyzer" 0 0 1682706565173 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" 0 0 "Timing Analyzer" 0 0 1682706565173 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.233  0.186" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.233  0.186" 0 0 "Timing Analyzer" 0 0 1682706565173 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "Timing Analyzer" 0 0 1682706565173 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682706565324 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682706565447 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682706583492 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682706586017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682706586017 "|DE10_Standard_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682706586017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682706586017 "|DE10_Standard_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682706586018 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682706586018 "|DE10_Standard_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706586135 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682706586135 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706589156 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682706589156 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706589182 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682706589182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.301 " "Worst-case setup slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.301               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.196               0.000 tv_27m  " "   32.196               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.066               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.066               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706590175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.152               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 altera_reserved_tck  " "    0.275               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.292               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 tv_27m  " "    0.312               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706590546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.029 " "Worst-case recovery slack is 2.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.029               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.029               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.117               0.000 altera_reserved_tck  " "   17.117               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706590667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.257 " "Worst-case removal slack is 0.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.257               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.912               0.000 altera_reserved_tck  " "    0.912               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706590789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.725               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.725               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK2_50  " "    9.673               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 CLOCK3_50  " "    9.926               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.476               0.000 tv_27m  " "   17.476               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.683               0.000 altera_reserved_tck  " "   18.683               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.755               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.755               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706590838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706590838 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 156 synchronizer chains. " "Report Metastability: Found 156 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706591199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706591199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 156 " "Number of Synchronizer Chains Found: 156" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706591199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706591199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.513 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.513" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706591199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.125 ns " "Worst Case Available Settling Time: 7.125 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706591199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706591199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706591199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706591199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706591199 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706591199 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706591199 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1682706591499 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1682706592803 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594621 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594621 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594621 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594621 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594621 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706594621 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594711 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706594711 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594780 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594780 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706594780 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594844 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706594844 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706594844 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1682706594987 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1682706594987 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|   0.59  0.585" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|   0.59  0.585" 0 0 "Timing Analyzer" 0 0 1682706594987 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.36     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.36     --" 0 0 "Timing Analyzer" 0 0 1682706594987 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "Timing Analyzer" 0 0 1682706594987 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "Timing Analyzer" 0 0 1682706594987 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.633  0.353" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.633  0.353" 0 0 "Timing Analyzer" 0 0 1682706594987 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" 0 0 "Timing Analyzer" 0 0 1682706594987 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.249  0.202" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.249  0.202" 0 0 "Timing Analyzer" 0 0 1682706594987 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.254  0.254" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.254  0.254" 0 0 "Timing Analyzer" 0 0 1682706594987 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682706595179 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682706595484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682706613985 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682706616523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682706616523 "|DE10_Standard_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682706616523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682706616523 "|DE10_Standard_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682706616523 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682706616523 "|DE10_Standard_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706616639 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682706616639 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706619673 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682706619674 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706619699 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682706619699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.737               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.737               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.357               0.000 altera_reserved_tck  " "   12.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.164               0.000 tv_27m  " "   34.164               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.336               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.336               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706620096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 altera_reserved_tck  " "    0.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.141               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 tv_27m  " "    0.180               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.184               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706620470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.399               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.399               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.383               0.000 altera_reserved_tck  " "   18.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706620610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.217 " "Worst-case removal slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.217               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 altera_reserved_tck  " "    0.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706620762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.878               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.878               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK2_50  " "    9.336               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 CLOCK3_50  " "    9.643               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.032               0.000 tv_27m  " "   17.032               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.630               0.000 altera_reserved_tck  " "   18.630               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.889               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.889               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706620833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706620833 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 156 synchronizer chains. " "Report Metastability: Found 156 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706621195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706621195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 156 " "Number of Synchronizer Chains Found: 156" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706621195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706621195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.513 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.513" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706621195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.896 ns " "Worst Case Available Settling Time: 7.896 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706621195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706621195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706621195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706621195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706621195 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706621195 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706621195 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1682706621532 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1682706622834 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624653 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706624653 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624753 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706624753 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624835 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624835 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706624835 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706624919 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706624919 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1682706625082 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1682706625082 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.629  0.642" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.629  0.642" 0 0 "Timing Analyzer" 0 0 1682706625082 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.469     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.469     --" 0 0 "Timing Analyzer" 0 0 1682706625082 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "Timing Analyzer" 0 0 1682706625082 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "Timing Analyzer" 0 0 1682706625082 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.69   0.45" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.69   0.45" 0 0 "Timing Analyzer" 0 0 1682706625083 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "Timing Analyzer" 0 0 1682706625083 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|   0.37  0.322" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|   0.37  0.322" 0 0 "Timing Analyzer" 0 0 1682706625083 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.312  0.312" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.312  0.312" 0 0 "Timing Analyzer" 0 0 1682706625083 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682706625315 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682706627106 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682706627106 "|DE10_Standard_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682706627106 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682706627106 "|DE10_Standard_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1682706627106 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1682706627106 "|DE10_Standard_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682706627230 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682706627230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706630196 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682706630196 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1682706630223 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1682706630223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706630626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706630626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706630626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.424               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.424               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706630626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706630626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.388               0.000 tv_27m  " "   34.388               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706630626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.428               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.428               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706630626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706630626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 altera_reserved_tck  " "    0.091               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.127               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.153               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 tv_27m  " "    0.162               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706631021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.595               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.595               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.684               0.000 altera_reserved_tck  " "   18.684               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706631186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.144 " "Worst-case removal slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.144               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 altera_reserved_tck  " "    0.441               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706631348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 The_System\|audio_subsystem\|audio_pll\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.879               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.879               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK2_50  " "    9.286               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 CLOCK3_50  " "    9.632               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.984               0.000 tv_27m  " "   16.984               0.000 tv_27m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.622               0.000 altera_reserved_tck  " "   18.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.887               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.887               0.000 The_System\|video_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682706631443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682706631443 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 156 synchronizer chains. " "Report Metastability: Found 156 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706631797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706631797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 156 " "Number of Synchronizer Chains Found: 156" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706631797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706631797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.513 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.513" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706631797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.168 ns " "Worst Case Available Settling Time: 8.168 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706631797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706631797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706631797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706631797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706631797 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682706631797 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706631797 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1682706632236 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1682706633563 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706635707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706635707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706635707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706635707 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706635707 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706635707 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706635834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706635834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706635834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706635834 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706635834 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706635834 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706635937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706635937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706635937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706635937 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706635937 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706635937 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706636050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706636050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706636050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706636050 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1682706636050 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682706636050 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1682706636228 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1682706636228 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.676" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.676" 0 0 "Timing Analyzer" 0 0 1682706636229 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.482     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.482     --" 0 0 "Timing Analyzer" 0 0 1682706636229 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "Timing Analyzer" 0 0 1682706636229 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "Timing Analyzer" 0 0 1682706636229 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.687  0.478" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.687  0.478" 0 0 "Timing Analyzer" 0 0 1682706636229 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "Timing Analyzer" 0 0 1682706636229 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|   0.37  0.323" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|   0.37  0.323" 0 0 "Timing Analyzer" 0 0 1682706636229 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "Timing Analyzer" 0 0 1682706636229 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682706640241 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682706640247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 207 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 207 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6565 " "Peak virtual memory: 6565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682706641424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 11:30:41 2023 " "Processing ended: Fri Apr 28 11:30:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682706641424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682706641424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:41 " "Total CPU time (on all processors): 00:02:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682706641424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682706641424 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 832 s " "Quartus Prime Full Compilation was successful. 0 errors, 832 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682706643773 ""}
