{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674831628332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674831628340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 27 16:00:28 2023 " "Processing started: Fri Jan 27 16:00:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674831628340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831628340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_ADC -c DE1_SoC_ADC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_ADC -c DE1_SoC_ADC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831628340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674831630030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yannv/desktop/projects/fpga/fpga-2d-radar/src/toplevels/nios2_telemetre_servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yannv/desktop/projects/fpga/fpga-2d-radar/src/toplevels/nios2_telemetre_servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios2_telemetre_servo-struct " "Found design unit 1: Nios2_telemetre_servo-struct" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646798 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios2_telemetre_servo " "Found entity 1: Nios2_telemetre_servo" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yannv/desktop/projects/fpga/fpga-2d-radar/src/toplevels/nios2_telemetre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yannv/desktop/projects/fpga/fpga-2d-radar/src/toplevels/nios2_telemetre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios2_telemetre-struct " "Found design unit 1: Nios2_telemetre-struct" {  } { { "../src/toplevels/Nios2_telemetre.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646803 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios2_telemetre " "Found entity 1: Nios2_telemetre" {  } { { "../src/toplevels/Nios2_telemetre.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yannv/desktop/projects/fpga/fpga-2d-radar/src/toplevels/top_telemetre_us_servomoteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yannv/desktop/projects/fpga/fpga-2d-radar/src/toplevels/top_telemetre_us_servomoteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_TELEMETRE_US_servomoteur-STRUCT " "Found design unit 1: top_TELEMETRE_US_servomoteur-STRUCT" {  } { { "../src/toplevels/top_TELEMETRE_US_servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/top_TELEMETRE_US_servomoteur.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646807 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_TELEMETRE_US_servomoteur " "Found entity 1: top_TELEMETRE_US_servomoteur" {  } { { "../src/toplevels/top_TELEMETRE_US_servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/top_TELEMETRE_US_servomoteur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yannv/desktop/projects/fpga/fpga-2d-radar/src/designs/servomoteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yannv/desktop/projects/fpga/fpga-2d-radar/src/designs/servomoteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERVOMOTEUR-RTL " "Found design unit 1: SERVOMOTEUR-RTL" {  } { { "../src/designs/servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/designs/servomoteur.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646813 ""} { "Info" "ISGN_ENTITY_NAME" "1 servomoteur " "Found entity 1: servomoteur" {  } { { "../src/designs/servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/designs/servomoteur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yannv/desktop/projects/fpga/fpga-2d-radar/src/toplevels/top_servomoteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yannv/desktop/projects/fpga/fpga-2d-radar/src/toplevels/top_servomoteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_servomoteur-STRUCT " "Found design unit 1: top_servomoteur-STRUCT" {  } { { "../src/toplevels/top_servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/top_servomoteur.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646817 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_servomoteur " "Found entity 1: top_servomoteur" {  } { { "../src/toplevels/top_servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/top_servomoteur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yannv/desktop/projects/fpga/fpga-2d-radar/src/designs/telemetre_us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yannv/desktop/projects/fpga/fpga-2d-radar/src/designs/telemetre_us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TELEMETRE_US-RTL " "Found design unit 1: TELEMETRE_US-RTL" {  } { { "../src/designs/TELEMETRE_US.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/designs/TELEMETRE_US.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646821 ""} { "Info" "ISGN_ENTITY_NAME" "1 TELEMETRE_US " "Found entity 1: TELEMETRE_US" {  } { { "../src/designs/TELEMETRE_US.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/designs/TELEMETRE_US.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_basic_nios2_soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_basic_nios2_soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_Basic_Nios2_SOC-struct " "Found design unit 1: DE1_SoC_Basic_Nios2_SOC-struct" {  } { { "DE1_SoC_Basic_Nios2_SOC.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_Basic_Nios2_SOC.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646826 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Basic_Nios2_SOC " "Found entity 1: DE1_SoC_Basic_Nios2_SOC" {  } { { "DE1_SoC_Basic_Nios2_SOC.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_Basic_Nios2_SOC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS-rtl " "Found design unit 1: DE1_SoC_QSYS-rtl" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646832 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS " "Found entity 1: DE1_SoC_QSYS" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_soc_qsys_rst_controller-rtl " "Found design unit 1: de1_soc_qsys_rst_controller-rtl" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646837 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_qsys_rst_controller " "Found entity 1: de1_soc_qsys_rst_controller" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_soc_qsys_rst_controller_001-rtl " "Found design unit 1: de1_soc_qsys_rst_controller_001-rtl" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646841 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_qsys_rst_controller_001 " "Found entity 1: de1_soc_qsys_rst_controller_001" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_soc_qsys_rst_controller_002-rtl " "Found design unit 1: de1_soc_qsys_rst_controller_002-rtl" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646845 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_qsys_rst_controller_002 " "Found entity 1: de1_soc_qsys_rst_controller_002" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_irq_mapper " "Found entity 1: DE1_SoC_QSYS_irq_mapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646928 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_006 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_006" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_006.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831646999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831646999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647013 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674831647023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674831647024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647027 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_007 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_007" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674831647030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674831647030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647035 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674831647039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674831647039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647042 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674831647045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674831647046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647049 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sysid_qsys " "Found entity 1: DE1_SoC_QSYS_sysid_qsys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sw " "Found entity 1: DE1_SoC_QSYS_sw" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sw.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1-soc_sevensegs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1-soc_sevensegs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_sevensegs-RTL " "Found design unit 1: DE1_SoC_sevensegs-RTL" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1-SoC_sevensegs.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1-SoC_sevensegs.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647101 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_sevensegs " "Found entity 1: DE1_SoC_sevensegs" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1-SoC_sevensegs.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1-SoC_sevensegs.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_pll_sys " "Found entity 1: DE1_SoC_QSYS_pll_sys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_onchip_memory2 " "Found entity 1: DE1_SoC_QSYS_onchip_memory2" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys " "Found entity 1: DE1_SoC_QSYS_nios2_qsys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module " "Found entity 2: DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_nios2_qsys_cpu_bht_module " "Found entity 3: DE1_SoC_QSYS_nios2_qsys_cpu_bht_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module " "Found entity 4: DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module " "Found entity 5: DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module " "Found entity 6: DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module " "Found entity 7: DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module " "Found entity 8: DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug " "Found entity 9: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break " "Found entity 10: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk " "Found entity 11: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk " "Found entity 12: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace " "Found entity 13: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_td_mode " "Found entity 14: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_td_mode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace " "Found entity 15: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo " "Found entity 19: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib " "Found entity 20: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im " "Found entity 21: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_performance_monitors " "Found entity 22: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_performance_monitors" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg " "Found entity 23: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module " "Found entity 24: DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem " "Found entity 25: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci " "Found entity 26: DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE1_SoC_QSYS_nios2_qsys_cpu " "Found entity 27: DE1_SoC_QSYS_nios2_qsys_cpu" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831647993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831647993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831648000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831648007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_nios2_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_nios2_qsys_cpu_test_bench " "Found entity 1: DE1_SoC_QSYS_nios2_qsys_cpu_test_bench" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_test_bench.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831648015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE1_SoC_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648030 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE1_SoC_QSYS_jtag_uart_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648030 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE1_SoC_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648030 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE1_SoC_QSYS_jtag_uart_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648030 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_jtag_uart " "Found entity 5: DE1_SoC_QSYS_jtag_uart" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831648030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_interval_timer " "Found entity 1: DE1_SoC_QSYS_interval_timer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_interval_timer.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_interval_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831648038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/telemetre_us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/telemetre_us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TELEMETRE_US-RTL " "Found design unit 1: TELEMETRE_US-RTL" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648043 ""} { "Info" "ISGN_ENTITY_NAME" "1 TELEMETRE_US " "Found entity 1: TELEMETRE_US" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831648043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/telemetre_us_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/telemetre_us_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Telemetre_us_Avalon-RTL " "Found design unit 1: Telemetre_us_Avalon-RTL" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Telemetre_us_Avalon " "Found entity 1: Telemetre_us_Avalon" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831648048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/servomoteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/servomoteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SERVOMOTEUR-RTL " "Found design unit 1: SERVOMOTEUR-RTL" {  } { { "DE1_SoC_QSYS/synthesis/submodules/servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/servomoteur.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648060 ""} { "Info" "ISGN_ENTITY_NAME" "1 servomoteur " "Found entity 1: servomoteur" {  } { { "DE1_SoC_QSYS/synthesis/submodules/servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/servomoteur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831648060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/servomoteur_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/servomoteur_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servomoteur_Avalon-RTL " "Found design unit 1: servomoteur_Avalon-RTL" {  } { { "DE1_SoC_QSYS/synthesis/submodules/servomoteur_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/servomoteur_Avalon.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648071 ""} { "Info" "ISGN_ENTITY_NAME" "1 servomoteur_Avalon " "Found entity 1: servomoteur_Avalon" {  } { { "DE1_SoC_QSYS/synthesis/submodules/servomoteur_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/servomoteur_Avalon.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831648071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/adc_ltc2308_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_ltc2308_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308_fifo " "Found entity 1: adc_ltc2308_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831648079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831648086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/adc_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_fifo " "Found entity 1: adc_data_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831648093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_KEY " "Found entity 1: DE1_SoC_QSYS_KEY" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_KEY.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_KEY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831648101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831648101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Nios2_telemetre_servo " "Elaborating entity \"Nios2_telemetre_servo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674831648260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS DE1_SoC_QSYS:u0 " "Elaborating entity \"DE1_SoC_QSYS\" for hierarchy \"DE1_SoC_QSYS:u0\"" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "u0" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831648284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_KEY DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_KEY:key " "Elaborating entity \"DE1_SoC_QSYS_KEY\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_KEY:key\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "key" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831648352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308_fifo DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308 " "Elaborating entity \"adc_ltc2308_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "adc_ltc2308" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831648373 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 adc_ltc2308_fifo.v(62) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(62): truncated value with size 16 to match size of target (12)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674831648374 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 adc_ltc2308_fifo.v(146) " "Verilog HDL assignment warning at adc_ltc2308_fifo.v(146): truncated value with size 32 to match size of target (12)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674831648374 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst " "Elaborating entity \"adc_ltc2308\" for hierarchy \"DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_ltc2308:adc_ltc2308_inst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "adc_ltc2308_inst" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831648404 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adc_ltc2308.v(84) " "Verilog HDL assignment warning at adc_ltc2308.v(84): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674831648405 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(123) " "Verilog HDL assignment warning at adc_ltc2308.v(123): truncated value with size 32 to match size of target (4)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674831648406 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(128) " "Verilog HDL assignment warning at adc_ltc2308.v(128): truncated value with size 32 to match size of target (4)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674831648406 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(188) " "Verilog HDL assignment warning at adc_ltc2308.v(188): truncated value with size 32 to match size of target (3)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674831648408 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(193) " "Verilog HDL assignment warning at adc_ltc2308.v(193): truncated value with size 32 to match size of target (3)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674831648408 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_data_fifo DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst " "Elaborating entity \"adc_data_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "adc_data_fifo_inst" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831648439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v" "dcfifo_component" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831648889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831648905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831648905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831648905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831648905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831648905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831648905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831648905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831648905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831648905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831648905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831648905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831648905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831648905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831648905 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674831648905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_s7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_s7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_s7q1 " "Found entity 1: dcfifo_s7q1" {  } { { "db/dcfifo_s7q1.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/dcfifo_s7q1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831649010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831649010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_s7q1 DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated " "Elaborating entity \"dcfifo_s7q1\" for hierarchy \"DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831649016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pv6 " "Found entity 1: a_graycounter_pv6" {  } { { "db/a_graycounter_pv6.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/a_graycounter_pv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831649115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831649115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pv6 DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p " "Elaborating entity \"a_graycounter_pv6\" for hierarchy \"DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_pv6:rdptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "rdptr_g1p" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/dcfifo_s7q1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831649126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ldc " "Found entity 1: a_graycounter_ldc" {  } { { "db/a_graycounter_ldc.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/a_graycounter_ldc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831649224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831649224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ldc DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p " "Elaborating entity \"a_graycounter_ldc\" for hierarchy \"DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|a_graycounter_ldc:wrptr_g1p\"" {  } { { "db/dcfifo_s7q1.tdf" "wrptr_g1p" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/dcfifo_s7q1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831649232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91b1 " "Found entity 1: altsyncram_91b1" {  } { { "db/altsyncram_91b1.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/altsyncram_91b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831649359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831649359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_91b1 DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram " "Elaborating entity \"altsyncram_91b1\" for hierarchy \"DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|altsyncram_91b1:fifo_ram\"" {  } { { "db/dcfifo_s7q1.tdf" "fifo_ram" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/dcfifo_s7q1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831649367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831649415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831649415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_s7q1.tdf" "rs_dgwp" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/dcfifo_s7q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831649422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831649468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831649468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe12" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831649512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831649720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831649720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_s7q1.tdf" "ws_dgrp" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/dcfifo_s7q1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831649734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831649849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831649849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe15" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831649864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b06.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b06 " "Found entity 1: cmpr_b06" {  } { { "db/cmpr_b06.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/cmpr_b06.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831649992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831649991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b06 DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp " "Elaborating entity \"cmpr_b06\" for hierarchy \"DE1_SoC_QSYS:u0\|adc_ltc2308_fifo:adc_ltc2308\|adc_data_fifo:adc_data_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_s7q1:auto_generated\|cmpr_b06:rdempty_eq_comp\"" {  } { { "db/dcfifo_s7q1.tdf" "rdempty_eq_comp" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/dcfifo_s7q1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831650002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servomoteur_Avalon DE1_SoC_QSYS:u0\|servomoteur_Avalon:avalon_servomoteur_0 " "Elaborating entity \"servomoteur_Avalon\" for hierarchy \"DE1_SoC_QSYS:u0\|servomoteur_Avalon:avalon_servomoteur_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "avalon_servomoteur_0" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831650066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "servomoteur DE1_SoC_QSYS:u0\|servomoteur_Avalon:avalon_servomoteur_0\|servomoteur:servomoteur " "Elaborating entity \"servomoteur\" for hierarchy \"DE1_SoC_QSYS:u0\|servomoteur_Avalon:avalon_servomoteur_0\|servomoteur:servomoteur\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/servomoteur_Avalon.vhd" "servomoteur" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/servomoteur_Avalon.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831650089 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PulseWidthMin_ticks servomoteur.vhd(26) " "VHDL Signal Declaration warning at servomoteur.vhd(26): used explicit default value for signal \"PulseWidthMin_ticks\" because signal was never assigned a value" {  } { { "DE1_SoC_QSYS/synthesis/submodules/servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/servomoteur.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1674831650090 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|servomoteur_Avalon:avalon_servomoteur_0|servomoteur:servomoteur"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "PulseWidthMax_ticks servomoteur.vhd(27) " "VHDL Signal Declaration warning at servomoteur.vhd(27): used explicit default value for signal \"PulseWidthMax_ticks\" because signal was never assigned a value" {  } { { "DE1_SoC_QSYS/synthesis/submodules/servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/servomoteur.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1674831650090 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|servomoteur_Avalon:avalon_servomoteur_0|servomoteur:servomoteur"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Period_ticks servomoteur.vhd(28) " "VHDL Signal Declaration warning at servomoteur.vhd(28): used explicit default value for signal \"Period_ticks\" because signal was never assigned a value" {  } { { "DE1_SoC_QSYS/synthesis/submodules/servomoteur.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/servomoteur.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1674831650090 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|servomoteur_Avalon:avalon_servomoteur_0|servomoteur:servomoteur"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Telemetre_us_Avalon DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst " "Elaborating entity \"Telemetre_us_Avalon\" for hierarchy \"DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "avalon_telemetre_us_inst" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831650118 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_dist_cm Telemetre_us_Avalon.vhd(27) " "VHDL Process Statement warning at Telemetre_us_Avalon.vhd(27): signal \"i_dist_cm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1674831650119 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "readdata Telemetre_us_Avalon.vhd(24) " "VHDL Process Statement warning at Telemetre_us_Avalon.vhd(24): inferring latch(es) for signal or variable \"readdata\", which holds its previous value in one or more paths through the process" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1674831650119 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[0\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[0\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650121 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[1\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[1\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650121 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[2\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[2\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650122 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[3\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[3\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650122 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[4\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[4\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650122 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[5\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[5\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650122 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[6\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[6\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650122 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[7\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[7\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650122 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[8\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[8\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650122 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[9\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[9\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650122 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[10\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[10\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650123 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[11\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[11\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650123 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[12\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[12\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650123 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[13\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[13\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650123 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[14\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[14\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650123 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[15\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[15\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650123 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[16\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[16\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650123 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[17\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[17\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650123 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[18\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[18\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650124 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[19\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[19\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650124 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[20\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[20\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650124 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[21\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[21\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650124 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[22\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[22\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650124 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[23\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[23\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650124 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[24\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[24\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650124 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[25\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[25\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650124 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[26\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[26\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650124 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[27\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[27\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650124 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[28\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[28\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650125 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[29\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[29\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650125 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[30\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[30\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650125 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "readdata\[31\] Telemetre_us_Avalon.vhd(24) " "Inferred latch for \"readdata\[31\]\" at Telemetre_us_Avalon.vhd(24)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650125 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|Telemetre_us_Avalon:avalon_telemetre_us_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TELEMETRE_US DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter " "Elaborating entity \"TELEMETRE_US\" for hierarchy \"DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" "telemeter" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/Telemetre_us_Avalon.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831650147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_interval_timer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_interval_timer:interval_timer " "Elaborating entity \"DE1_SoC_QSYS_interval_timer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_interval_timer:interval_timer\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "interval_timer" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831650190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "jtag_uart" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831650220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_w DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_w" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831650247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "wfifo" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831650577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831650592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831650592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831650592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831650592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831650592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831650592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831650592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831650592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831650592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831650592 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674831650592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831650676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831650683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831650732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831650740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831650776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831650786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831650879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831650879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831650899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831651006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831651006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831651023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831651112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831651112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831651126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_r DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_r" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831651189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831651856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831651896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831651897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831651897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831651897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831651897 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674831651897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831652113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831652326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "nios2_qsys" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831652413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" "cpu" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831652481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_test_bench DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_test_bench:the_DE1_SoC_QSYS_nios2_qsys_cpu_test_bench " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_test_bench\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_test_bench:the_DE1_SoC_QSYS_nios2_qsys_cpu_test_bench\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_test_bench" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 5992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831653115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_data " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_data\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "DE1_SoC_QSYS_nios2_qsys_cpu_ic_data" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 6994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831653183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831653364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831653494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831653494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_ic_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831653500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 7060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831653619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831653654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/altsyncram_tgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831653788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831653788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831653795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_bht_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_bht_module:DE1_SoC_QSYS_nios2_qsys_cpu_bht " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_bht_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_bht_module:DE1_SoC_QSYS_nios2_qsys_cpu_bht\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "DE1_SoC_QSYS_nios2_qsys_cpu_bht" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 7258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831653898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_bht_module:DE1_SoC_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_bht_module:DE1_SoC_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831653929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831654053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831654053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_bht_module:DE1_SoC_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_bht_module:DE1_SoC_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831654061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 8215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831654276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831654349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831654611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831654611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831654616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b_module:DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "DE1_SoC_QSYS_nios2_qsys_cpu_register_bank_b" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 8233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831654747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 8818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831654976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831655111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831655285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831655285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831655312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831655511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831655600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831655661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831655720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831655858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831656188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831656231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831656362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831656488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831656531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831656575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831656733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831657735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831657985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831658027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831658134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831658185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831658326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell:the_DE1_SoC_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831658453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 9240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831663093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831663126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pi1 " "Found entity 1: altsyncram_5pi1" {  } { { "db/altsyncram_5pi1.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/altsyncram_5pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831663259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831663259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pi1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated " "Elaborating entity \"altsyncram_5pi1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831663265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_data " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_data\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "DE1_SoC_QSYS_nios2_qsys_cpu_dc_data" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 9306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831663372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831663405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831663544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831663544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_data_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831663550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 9418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831663666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831663701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831663831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831663831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim_module:DE1_SoC_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831663839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 10223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831663953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831664046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831664173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_break" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831664262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_xbrk" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831664566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dbrk" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831664651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831664735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831664814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_td_mode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_td_mode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831664935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831664998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831665099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831665160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831665246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_pib" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831665307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_im" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831665361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_avalon_reg" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831665430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831665493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831665623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831665655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831665799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831665799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_ocimem\|DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831665806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831665863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_tck" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831665890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk " "Elaborating entity \"DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_sysclk" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831665980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_phy\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_phy" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831666173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831666198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831666227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_nios2_qsys:nios2_qsys\|DE1_SoC_QSYS_nios2_qsys_cpu:cpu\|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci\|DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831666257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_onchip_memory2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE1_SoC_QSYS_onchip_memory2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "onchip_memory2" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831666412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831666478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831666518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831666518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"DE1_SoC_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831666518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831666518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 40000 " "Parameter \"maximum_depth\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831666518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40000 " "Parameter \"numwords_a\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831666518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831666518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831666518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831666518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831666518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831666518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831666518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831666518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831666518 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674831666518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kon1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kon1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kon1 " "Found entity 1: altsyncram_kon1" {  } { { "db/altsyncram_kon1.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/altsyncram_kon1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831666775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831666775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kon1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_kon1:auto_generated " "Elaborating entity \"altsyncram_kon1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_kon1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831666780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ala.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ala.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ala " "Found entity 1: decode_ala" {  } { { "db/decode_ala.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/decode_ala.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831668531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831668531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ala DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_kon1:auto_generated\|decode_ala:decode3 " "Elaborating entity \"decode_ala\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_kon1:auto_generated\|decode_ala:decode3\"" {  } { { "db/altsyncram_kon1.tdf" "decode3" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/altsyncram_kon1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831668543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831668658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831668658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_kon1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_kon1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_kon1.tdf" "mux2" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/altsyncram_kon1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831668667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_pll_sys DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys " "Elaborating entity \"DE1_SoC_QSYS_pll_sys\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "pll_sys" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831669902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "altera_pll_i" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831670061 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1674831670084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831670101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 40.000000 MHz " "Parameter \"output_clock_frequency1\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 200.000000 MHz " "Parameter \"output_clock_frequency2\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831670102 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674831670102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_sevensegs DE1_SoC_QSYS:u0\|DE1_SoC_sevensegs:seven_seg " "Elaborating entity \"DE1_SoC_sevensegs\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_sevensegs:seven_seg\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "seven_seg" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831670126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sw DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sw:sw " "Elaborating entity \"DE1_SoC_QSYS_sw\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sw:sw\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "sw" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831670152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sysid_qsys DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE1_SoC_QSYS_sysid_qsys\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "sysid_qsys" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831670180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "mm_interconnect_0" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831670196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831670712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831670740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831670767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:seven_seg_avalon_slave_0_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "seven_seg_avalon_slave_0_translator" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831670798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_telemetre_us_inst_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_telemetre_us_inst_avalon_slave_0_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "avalon_telemetre_us_inst_avalon_slave_0_translator" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831670828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "nios2_qsys_debug_mem_slave_translator" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831670871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831670903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sw_s1_translator" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831670945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "interval_timer_s1_translator" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831670987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_ltc2308_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adc_ltc2308_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "adc_ltc2308_slave_translator" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831671016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_agent" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831671043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_agent" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831671071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831671097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831671135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831671163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831671210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831671667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831671705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_001" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831671723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831671760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_002 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_002\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_002" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831671781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831671804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_007 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_007\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_007:router_007\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_007" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831671897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_007:router_007\|DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_007:router_007\|DE1_SoC_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831671927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_limiter" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831672030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831672134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831672303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831672346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831672479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831672590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831672614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 4090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831672876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 4107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831672929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 4181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831672979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_006 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_006:rsp_demux_006 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_006\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_006:rsp_demux_006\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux_006" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 4204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831673007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 4349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831673065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831673201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831673233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 4372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831673254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831673379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "crosser" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 4406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831673467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831673529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831673706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 4809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831673988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831674005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_irq_mapper DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE1_SoC_QSYS_irq_mapper\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "irq_mapper" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831674170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "irq_synchronizer" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831674186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831674252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831674263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831674263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831674263 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674831674263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831674308 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831674321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_qsys_rst_controller DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller:rst_controller " "Elaborating entity \"de1_soc_qsys_rst_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller:rst_controller\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "rst_controller" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831674376 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req de1_soc_qsys_rst_controller.vhd(55) " "VHDL Signal Declaration warning at de1_soc_qsys_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674831674378 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|de1_soc_qsys_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" "rst_controller" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831674412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831674438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831674458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_qsys_rst_controller_001 DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller_001:rst_controller_001 " "Elaborating entity \"de1_soc_qsys_rst_controller_001\" for hierarchy \"DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller_001:rst_controller_001\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "rst_controller_001" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831674477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831674497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_qsys_rst_controller_002 DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller_002:rst_controller_002 " "Elaborating entity \"de1_soc_qsys_rst_controller_002\" for hierarchy \"DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller_002:rst_controller_002\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "rst_controller_002" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831674532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|de1_soc_qsys_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" "rst_controller_002" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831674551 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" "the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_nios2_qsys_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1674831676878 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_nios2_qsys:nios2_qsys|DE1_SoC_QSYS_nios2_qsys_cpu:cpu|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci|DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_nios2_qsys_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1674831678559 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.01.27.16:01:26 Progress: Loading sldcf555923/alt_sld_fab_wrapper_hw.tcl " "2023.01.27.16:01:26 Progress: Loading sldcf555923/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831686317 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831691063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831691347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831697396 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831697530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831697671 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831697847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831697852 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831697853 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1674831698606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf555923/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcf555923/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcf555923/alt_sld_fab.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/ip/sldcf555923/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831698927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831698927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831699079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831699079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831699114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831699114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831699216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831699216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831699356 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831699356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831699356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/ip/sldcf555923/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831699451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831699451 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 91 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 733 0 0 } } { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 65 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674831702459 "|Nios2_telemetre_servo|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1674831702459 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1674831702459 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter\|Div0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" "Div0" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1674831707968 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1674831707968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter\|lpm_divide:Div0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831708114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter\|lpm_divide:Div0 " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831708114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 21 " "Parameter \"LPM_WIDTHD\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831708114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831708114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831708114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674831708114 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674831708114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pqo " "Found entity 1: lpm_divide_pqo" {  } { { "db/lpm_divide_pqo.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/lpm_divide_pqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831708215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831708215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_2dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_2dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_2dg " "Found entity 1: abs_divider_2dg" {  } { { "db/abs_divider_2dg.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/abs_divider_2dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831708268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831708268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/alt_u_div_k2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831708406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831708406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2p9 " "Found entity 1: lpm_abs_2p9" {  } { { "db/lpm_abs_2p9.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/lpm_abs_2p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831708617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831708617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674831708693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831708693 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1674831710921 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1674831710921 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1674831711088 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1674831711088 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1674831711088 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1674831711088 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1674831711088 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1674831711114 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1674831711442 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1674831711442 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674831711442 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1674831711442 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674831716511 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "../src/toplevels/Nios2_telemetre_servo.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/src/toplevels/Nios2_telemetre_servo.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674831716511 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1674831716511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831717114 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter\|counter2\[31\] Low " "Register DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter\|counter2\[31\] will power up to Low" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1674831717515 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter\|counter2\[0\] Low " "Register DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter\|counter2\[0\] will power up to Low" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1674831717515 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter\|counter1\[31\] Low " "Register DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter\|counter1\[31\] will power up to Low" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1674831717515 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter\|counter1\[0\] Low " "Register DE1_SoC_QSYS:u0\|Telemetre_us_Avalon:avalon_telemetre_us_inst\|TELEMETRE_US:telemeter\|counter1\[0\] will power up to Low" {  } { { "DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" "" { Text "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_QSYS/synthesis/submodules/TELEMETRE_US.vhd" 41 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1674831717515 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1674831717515 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "146 " "146 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674831719725 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831720172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831720705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_ADC.map.smsg " "Generated suppressed messages file C:/Users/yannv/Desktop/Projects/FPGA/fpga-2D-radar/quartus/DE1_SoC_ADC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831722272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674831727831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674831727831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6449 " "Implemented 6449 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674831729092 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674831729092 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1674831729092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5920 " "Implemented 5920 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674831729092 ""} { "Info" "ICUT_CUT_TM_RAMS" "409 " "Implemented 409 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1674831729092 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1674831729092 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1674831729092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674831729092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5059 " "Peak virtual memory: 5059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674831729340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 27 16:02:09 2023 " "Processing ended: Fri Jan 27 16:02:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674831729340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674831729340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:09 " "Total CPU time (on all processors): 00:02:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674831729340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674831729340 ""}
