vendor_name = ModelSim
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/XOR8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/SUB-8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/SUB_8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/SCAdder-8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/SCADDER_TEST.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/SC.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Register17bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Register16bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Register8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/RCadder_4bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Practical3.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/OR8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux10.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux9.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux8.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux7.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux6.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux5.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux4.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux3.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux2.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_mux1.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_counter0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_compare1.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_compare0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_clshift1.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_clshift0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/lpm_add_sub0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/FA.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/decode4_16_e.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Booth_Multiplier.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Booth_Complex_Adder.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/AND8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/register_8bit.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/lpm_mux0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/lpm_decode1.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/lpm_decode0.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/RegisterFile.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/InstructionMemory.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Memory_RegisterFile/DataMemory.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/Test1.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/CU_Decoder.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU/CU_Decoder.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Control_Test.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/MIPS_CPU.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/digit_extend_mux.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/digit_extend_mux.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Extender.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Extender_Test.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/write_register_mux.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/write_register_mux.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/DataWriteMux.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/DataWriteMux.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU_SRC_MUX.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/ALU_SRC_MUX.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/SHIFT_LEFT_2.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/SHIFT_LEFT_2.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Shift_left_two.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Shift_Left_1.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Instruction_Memory_Test.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_decode.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_decode.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_counter.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_counter.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_Test.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Branch_MUX.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/Branch_MUX.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/number_seven.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/number_seven.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_designer_with_multiply.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_designer_with_multiply.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_decoder_with_multiply.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_decoder_with_multiply.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_designer_13.qip
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_clock_designer_13.vhd
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_Clock_Handler.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_Test_fibo.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/CPU_Test2.vwf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/Practical5.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/declut.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/decode_ktf.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_dff.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_io.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_h2g1.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/insts3.mif
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/cntr_gok.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/cmpr_9dc.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_ele.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/comptree.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/cmpr_aig.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/cntr_4pi.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_o5e.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_clshift.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/lpm_clshift_duc.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_r5e.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/add_sub_9cg.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_6ne.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/cmpr_1pg.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_q8f.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/xor3.bdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_44e.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/decode_4sf.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_tle.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_84e.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/altsyncram_d1g1.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/datas3.mif
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/number_one.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_34e.tdf
source_file = 1, D:/Sharif/Term4/ComputerArchitecture/Tamrin5/practical/db/mux_14e.tdf
design_name = MIPS_CPU
instance = comp, \Branch~output , Branch~output, MIPS_CPU, 1
instance = comp, \ZERO~output , ZERO~output, MIPS_CPU, 1
instance = comp, \JAL~output , JAL~output, MIPS_CPU, 1
instance = comp, \WriteData[15]~output , WriteData[15]~output, MIPS_CPU, 1
instance = comp, \WriteData[14]~output , WriteData[14]~output, MIPS_CPU, 1
instance = comp, \WriteData[13]~output , WriteData[13]~output, MIPS_CPU, 1
instance = comp, \WriteData[12]~output , WriteData[12]~output, MIPS_CPU, 1
instance = comp, \WriteData[11]~output , WriteData[11]~output, MIPS_CPU, 1
instance = comp, \WriteData[10]~output , WriteData[10]~output, MIPS_CPU, 1
instance = comp, \WriteData[9]~output , WriteData[9]~output, MIPS_CPU, 1
instance = comp, \WriteData[8]~output , WriteData[8]~output, MIPS_CPU, 1
instance = comp, \WriteData[7]~output , WriteData[7]~output, MIPS_CPU, 1
instance = comp, \WriteData[6]~output , WriteData[6]~output, MIPS_CPU, 1
instance = comp, \WriteData[5]~output , WriteData[5]~output, MIPS_CPU, 1
instance = comp, \WriteData[4]~output , WriteData[4]~output, MIPS_CPU, 1
instance = comp, \WriteData[3]~output , WriteData[3]~output, MIPS_CPU, 1
instance = comp, \WriteData[2]~output , WriteData[2]~output, MIPS_CPU, 1
instance = comp, \WriteData[1]~output , WriteData[1]~output, MIPS_CPU, 1
instance = comp, \WriteData[0]~output , WriteData[0]~output, MIPS_CPU, 1
instance = comp, \Jump~output , Jump~output, MIPS_CPU, 1
instance = comp, \Address[7]~output , Address[7]~output, MIPS_CPU, 1
instance = comp, \Address[6]~output , Address[6]~output, MIPS_CPU, 1
instance = comp, \Address[5]~output , Address[5]~output, MIPS_CPU, 1
instance = comp, \Address[4]~output , Address[4]~output, MIPS_CPU, 1
instance = comp, \Address[3]~output , Address[3]~output, MIPS_CPU, 1
instance = comp, \Address[2]~output , Address[2]~output, MIPS_CPU, 1
instance = comp, \Address[1]~output , Address[1]~output, MIPS_CPU, 1
instance = comp, \Address[0]~output , Address[0]~output, MIPS_CPU, 1
instance = comp, \ALU_result_OUT[7]~output , ALU_result_OUT[7]~output, MIPS_CPU, 1
instance = comp, \ALU_result_OUT[6]~output , ALU_result_OUT[6]~output, MIPS_CPU, 1
instance = comp, \ALU_result_OUT[5]~output , ALU_result_OUT[5]~output, MIPS_CPU, 1
instance = comp, \ALU_result_OUT[4]~output , ALU_result_OUT[4]~output, MIPS_CPU, 1
instance = comp, \ALU_result_OUT[3]~output , ALU_result_OUT[3]~output, MIPS_CPU, 1
instance = comp, \ALU_result_OUT[2]~output , ALU_result_OUT[2]~output, MIPS_CPU, 1
instance = comp, \ALU_result_OUT[1]~output , ALU_result_OUT[1]~output, MIPS_CPU, 1
instance = comp, \ALU_result_OUT[0]~output , ALU_result_OUT[0]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[15]~output , Instruction_OUT[15]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[14]~output , Instruction_OUT[14]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[13]~output , Instruction_OUT[13]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[12]~output , Instruction_OUT[12]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[11]~output , Instruction_OUT[11]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[10]~output , Instruction_OUT[10]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[9]~output , Instruction_OUT[9]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[8]~output , Instruction_OUT[8]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[7]~output , Instruction_OUT[7]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[6]~output , Instruction_OUT[6]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[5]~output , Instruction_OUT[5]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[4]~output , Instruction_OUT[4]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[3]~output , Instruction_OUT[3]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[2]~output , Instruction_OUT[2]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[1]~output , Instruction_OUT[1]~output, MIPS_CPU, 1
instance = comp, \Instruction_OUT[0]~output , Instruction_OUT[0]~output, MIPS_CPU, 1
instance = comp, \Operand2_OUT[7]~output , Operand2_OUT[7]~output, MIPS_CPU, 1
instance = comp, \Operand2_OUT[6]~output , Operand2_OUT[6]~output, MIPS_CPU, 1
instance = comp, \Operand2_OUT[5]~output , Operand2_OUT[5]~output, MIPS_CPU, 1
instance = comp, \Operand2_OUT[4]~output , Operand2_OUT[4]~output, MIPS_CPU, 1
instance = comp, \Operand2_OUT[3]~output , Operand2_OUT[3]~output, MIPS_CPU, 1
instance = comp, \Operand2_OUT[2]~output , Operand2_OUT[2]~output, MIPS_CPU, 1
instance = comp, \Operand2_OUT[1]~output , Operand2_OUT[1]~output, MIPS_CPU, 1
instance = comp, \Operand2_OUT[0]~output , Operand2_OUT[0]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[7]~output , PC_OUT[7]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[6]~output , PC_OUT[6]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[5]~output , PC_OUT[5]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[4]~output , PC_OUT[4]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[3]~output , PC_OUT[3]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[2]~output , PC_OUT[2]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[1]~output , PC_OUT[1]~output, MIPS_CPU, 1
instance = comp, \PC_OUT[0]~output , PC_OUT[0]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[15]~output , Read_Data_OUT[15]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[14]~output , Read_Data_OUT[14]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[13]~output , Read_Data_OUT[13]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[12]~output , Read_Data_OUT[12]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[11]~output , Read_Data_OUT[11]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[10]~output , Read_Data_OUT[10]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[9]~output , Read_Data_OUT[9]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[8]~output , Read_Data_OUT[8]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[7]~output , Read_Data_OUT[7]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[6]~output , Read_Data_OUT[6]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[5]~output , Read_Data_OUT[5]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[4]~output , Read_Data_OUT[4]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[3]~output , Read_Data_OUT[3]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[2]~output , Read_Data_OUT[2]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[1]~output , Read_Data_OUT[1]~output, MIPS_CPU, 1
instance = comp, \Read_Data_OUT[0]~output , Read_Data_OUT[0]~output, MIPS_CPU, 1
instance = comp, \Reg1_OUT[7]~output , Reg1_OUT[7]~output, MIPS_CPU, 1
instance = comp, \Reg1_OUT[6]~output , Reg1_OUT[6]~output, MIPS_CPU, 1
instance = comp, \Reg1_OUT[5]~output , Reg1_OUT[5]~output, MIPS_CPU, 1
instance = comp, \Reg1_OUT[4]~output , Reg1_OUT[4]~output, MIPS_CPU, 1
instance = comp, \Reg1_OUT[3]~output , Reg1_OUT[3]~output, MIPS_CPU, 1
instance = comp, \Reg1_OUT[2]~output , Reg1_OUT[2]~output, MIPS_CPU, 1
instance = comp, \Reg1_OUT[1]~output , Reg1_OUT[1]~output, MIPS_CPU, 1
instance = comp, \Reg1_OUT[0]~output , Reg1_OUT[0]~output, MIPS_CPU, 1
instance = comp, \Reg2_OUT[7]~output , Reg2_OUT[7]~output, MIPS_CPU, 1
instance = comp, \Reg2_OUT[6]~output , Reg2_OUT[6]~output, MIPS_CPU, 1
instance = comp, \Reg2_OUT[5]~output , Reg2_OUT[5]~output, MIPS_CPU, 1
instance = comp, \Reg2_OUT[4]~output , Reg2_OUT[4]~output, MIPS_CPU, 1
instance = comp, \Reg2_OUT[3]~output , Reg2_OUT[3]~output, MIPS_CPU, 1
instance = comp, \Reg2_OUT[2]~output , Reg2_OUT[2]~output, MIPS_CPU, 1
instance = comp, \Reg2_OUT[1]~output , Reg2_OUT[1]~output, MIPS_CPU, 1
instance = comp, \Reg2_OUT[0]~output , Reg2_OUT[0]~output, MIPS_CPU, 1
instance = comp, \Write_Data_OUT[7]~output , Write_Data_OUT[7]~output, MIPS_CPU, 1
instance = comp, \Write_Data_OUT[6]~output , Write_Data_OUT[6]~output, MIPS_CPU, 1
instance = comp, \Write_Data_OUT[5]~output , Write_Data_OUT[5]~output, MIPS_CPU, 1
instance = comp, \Write_Data_OUT[4]~output , Write_Data_OUT[4]~output, MIPS_CPU, 1
instance = comp, \Write_Data_OUT[3]~output , Write_Data_OUT[3]~output, MIPS_CPU, 1
instance = comp, \Write_Data_OUT[2]~output , Write_Data_OUT[2]~output, MIPS_CPU, 1
instance = comp, \Write_Data_OUT[1]~output , Write_Data_OUT[1]~output, MIPS_CPU, 1
instance = comp, \Write_Data_OUT[0]~output , Write_Data_OUT[0]~output, MIPS_CPU, 1
instance = comp, \Write_Register_OUT[2]~output , Write_Register_OUT[2]~output, MIPS_CPU, 1
instance = comp, \Write_Register_OUT[1]~output , Write_Register_OUT[1]~output, MIPS_CPU, 1
instance = comp, \Write_Register_OUT[0]~output , Write_Register_OUT[0]~output, MIPS_CPU, 1
instance = comp, \CLOCK~input , CLOCK~input, MIPS_CPU, 1
instance = comp, \CLOCK~inputclkctrl , CLOCK~inputclkctrl, MIPS_CPU, 1
instance = comp, \inst47|inst46|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst47|inst46|LPM_COUNTER_component|auto_generated|counter_comb_bita0, MIPS_CPU, 1
instance = comp, \inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder , inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder, MIPS_CPU, 1
instance = comp, \~GND , ~GND, MIPS_CPU, 1
instance = comp, \inst47|inst46|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , inst47|inst46|LPM_COUNTER_component|auto_generated|counter_comb_bita2, MIPS_CPU, 1
instance = comp, \inst47|inst46|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , inst47|inst46|LPM_COUNTER_component|auto_generated|counter_comb_bita3, MIPS_CPU, 1
instance = comp, \inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder , inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder, MIPS_CPU, 1
instance = comp, \inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] , inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], MIPS_CPU, 1
instance = comp, \inst47|inst40|LPM_DECODE_component|auto_generated|w_anode149w[3] , inst47|inst40|LPM_DECODE_component|auto_generated|w_anode149w[3], MIPS_CPU, 1
instance = comp, \inst47|inst46|LPM_COUNTER_component|auto_generated|counter_comb_bita3~1 , inst47|inst46|LPM_COUNTER_component|auto_generated|counter_comb_bita3~1, MIPS_CPU, 1
instance = comp, \inst47|inst46|LPM_COUNTER_component|auto_generated|cout_actual , inst47|inst46|LPM_COUNTER_component|auto_generated|cout_actual, MIPS_CPU, 1
instance = comp, \inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], MIPS_CPU, 1
instance = comp, \inst47|inst46|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , inst47|inst46|LPM_COUNTER_component|auto_generated|counter_comb_bita1, MIPS_CPU, 1
instance = comp, \inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder , inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder, MIPS_CPU, 1
instance = comp, \inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], MIPS_CPU, 1
instance = comp, \inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder , inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder, MIPS_CPU, 1
instance = comp, \inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , inst47|inst46|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], MIPS_CPU, 1
instance = comp, \inst47|inst40|LPM_DECODE_component|auto_generated|w_anode12w[3] , inst47|inst40|LPM_DECODE_component|auto_generated|w_anode12w[3], MIPS_CPU, 1
instance = comp, \inst47|inst40|LPM_DECODE_component|auto_generated|w_anode12w[3]~clkctrl , inst47|inst40|LPM_DECODE_component|auto_generated|w_anode12w[3]~clkctrl, MIPS_CPU, 1
instance = comp, \inst42|inst4|sram|ram_block|auto_generated|ram_block1a0 , inst42|inst4|sram|ram_block|auto_generated|ram_block1a0, MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[7] , inst42|inst6|dffs[7], MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[10] , inst42|inst6|dffs[10], MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[11] , inst42|inst6|dffs[11], MIPS_CPU, 1
instance = comp, \inst36|inst|LPM_DECODE_component|auto_generated|w_anode179w[2]~0 , inst36|inst|LPM_DECODE_component|auto_generated|w_anode179w[2]~0, MIPS_CPU, 1
instance = comp, \inst36|inst|LPM_DECODE_component|auto_generated|w_anode39w[2]~0 , inst36|inst|LPM_DECODE_component|auto_generated|w_anode39w[2]~0, MIPS_CPU, 1
instance = comp, \inst36|inst3~0 , inst36|inst3~0, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst9~0 , inst9|inst18|inst9~0, MIPS_CPU, 1
instance = comp, \inst29|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout , inst29|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout, MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[0] , inst42|inst6|dffs[0], MIPS_CPU, 1
instance = comp, \inst36|inst10~2 , inst36|inst10~2, MIPS_CPU, 1
instance = comp, \inst36|inst10~1 , inst36|inst10~1, MIPS_CPU, 1
instance = comp, \inst36|inst|LPM_DECODE_component|auto_generated|w_anode89w[1]~0 , inst36|inst|LPM_DECODE_component|auto_generated|w_anode89w[1]~0, MIPS_CPU, 1
instance = comp, \inst36|inst10~0 , inst36|inst10~0, MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[6] , inst42|inst6|dffs[6], MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[3] , inst42|inst6|dffs[3], MIPS_CPU, 1
instance = comp, \inst29|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout , inst29|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout, MIPS_CPU, 1
instance = comp, \inst36|inst|LPM_DECODE_component|auto_generated|w_anode179w[3] , inst36|inst|LPM_DECODE_component|auto_generated|w_anode179w[3], MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[8] , inst42|inst6|dffs[8], MIPS_CPU, 1
instance = comp, \inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst11|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst29|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout , inst29|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst9 , inst9|inst14|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst9~clkctrl , inst9|inst14|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst36|inst21~0 , inst36|inst21~0, MIPS_CPU, 1
instance = comp, \inst36|inst21 , inst36|inst21, MIPS_CPU, 1
instance = comp, \inst36|inst14~0 , inst36|inst14~0, MIPS_CPU, 1
instance = comp, \inst36|inst14~1 , inst36|inst14~1, MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~2 , inst13|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst36|inst|LPM_DECODE_component|auto_generated|w_anode89w[3] , inst36|inst|LPM_DECODE_component|auto_generated|w_anode89w[3], MIPS_CPU, 1
instance = comp, \inst|inst|_~0 , inst|inst|_~0, MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~2 , inst13|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst9 , inst9|inst17|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst9~clkctrl , inst9|inst17|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst7 , inst9|inst17|inst7, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst9 , inst9|inst18|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst9~clkctrl , inst9|inst18|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst7 , inst9|inst18|inst7, MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[9] , inst42|inst6|dffs[9], MIPS_CPU, 1
instance = comp, \inst9|inst16|inst9~0 , inst9|inst16|inst9~0, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst9 , inst9|inst16|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst9~clkctrl , inst9|inst16|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst7~feeder , inst9|inst16|inst7~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst7 , inst9|inst16|inst7, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst9 , inst9|inst15|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst9~clkctrl , inst9|inst15|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst7 , inst9|inst15|inst7, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst9~0 , inst9|inst12|inst9~0, MIPS_CPU, 1
instance = comp, \inst9|inst|inst9 , inst9|inst|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst|inst9~clkctrl , inst9|inst|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst9|inst|inst7 , inst9|inst|inst7, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst9 , inst9|inst12|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst9~clkctrl , inst9|inst12|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst7 , inst9|inst12|inst7, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst9 , inst9|inst13|inst9, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst9~clkctrl , inst9|inst13|inst9~clkctrl, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst7 , inst9|inst13|inst7, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[0] , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[0], MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1 , inst13|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[0]~2 , inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[0]~2, MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~2 , inst13|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1 , inst13|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[0]~1 , inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[0]~1, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l2_w1_n1_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l2_w1_n1_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst3|inst|inst|inst2 , inst5|inst3|inst|inst|inst2, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|external_reg[4]~2 , inst5|inst19|LPM_MUX_component|auto_generated|external_reg[4]~2, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|external_reg[4]~1 , inst5|inst19|LPM_MUX_component|auto_generated|external_reg[4]~1, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|external_reg[1] , inst5|inst19|LPM_MUX_component|auto_generated|external_reg[1], MIPS_CPU, 1
instance = comp, \inst24|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0DUPLICATE , inst24|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0DUPLICATE, MIPS_CPU, 1
instance = comp, \inst9|inst|inst6 , inst9|inst|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst6 , inst9|inst12|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst6 , inst9|inst18|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst6 , inst9|inst16|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst6~feeder , inst9|inst15|inst6~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst6 , inst9|inst15|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst6 , inst9|inst17|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst6~feeder , inst9|inst13|inst6~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst6 , inst9|inst13|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[1] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[1], MIPS_CPU, 1
instance = comp, \inst5|inst3|inst|inst1|inst5~0 , inst5|inst3|inst|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst5 , inst9|inst15|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst5 , inst9|inst16|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst5 , inst9|inst18|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst5~feeder , inst9|inst17|inst5~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst5 , inst9|inst17|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst|inst5 , inst9|inst|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst5 , inst9|inst12|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst5 , inst9|inst13|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[2] , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[2], MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~2 , inst13|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst5|inst3|inst|inst2|inst5~0 , inst5|inst3|inst|inst2|inst5~0, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst4 , inst9|inst15|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst4~feeder , inst9|inst17|inst4~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst4 , inst9|inst17|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst4 , inst9|inst16|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst4 , inst9|inst18|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst|inst4 , inst9|inst|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst4 , inst9|inst12|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst4~feeder , inst9|inst13|inst4~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst4 , inst9|inst13|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[3] , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[3], MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[1]~0 , inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[1]~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2, MIPS_CPU, 1
instance = comp, \ALU_ENABLE~input , ALU_ENABLE~input, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst|LPM_COUNTER_component|auto_generated|_~0 , inst5|inst4|inst|LPM_COUNTER_component|auto_generated|_~0, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], MIPS_CPU, 1
instance = comp, \inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] , inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], MIPS_CPU, 1
instance = comp, \inst5|inst4|inst30|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] , inst5|inst4|inst30|LPM_COMPARE_component|auto_generated|aneb_result_wire[0], MIPS_CPU, 1
instance = comp, \inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], MIPS_CPU, 1
instance = comp, \inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , inst5|inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], MIPS_CPU, 1
instance = comp, \inst5|inst4|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0] , inst5|inst4|inst9|LPM_COMPARE_component|auto_generated|aneb_result_wire[0], MIPS_CPU, 1
instance = comp, \inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst1|inst7 , inst5|inst4|inst6|inst|inst1|inst7, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst33|inst7|LPM_MUX_component|auto_generated|l2_w9_n0_mux_dataout~0 , inst5|inst4|inst33|inst7|LPM_MUX_component|auto_generated|l2_w9_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst18|inst10|inst2|inst3 , inst18|inst10|inst2|inst3, MIPS_CPU, 1
instance = comp, \inst18|inst|inst3|inst3 , inst18|inst|inst3|inst3, MIPS_CPU, 1
instance = comp, \inst24|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1DUPLICATE , inst24|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1DUPLICATE, MIPS_CPU, 1
instance = comp, \inst9|inst|inst , inst9|inst|inst, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst , inst9|inst12|inst, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst , inst9|inst18|inst, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst , inst9|inst16|inst, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst~feeder , inst9|inst17|inst~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst , inst9|inst17|inst, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst , inst9|inst15|inst, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst , inst9|inst13|inst, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[7] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[7], MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst1 , inst9|inst16|inst1, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst1 , inst9|inst18|inst1, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst1~feeder , inst9|inst17|inst1~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst1 , inst9|inst17|inst1, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst1 , inst9|inst15|inst1, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst|inst1 , inst9|inst|inst1, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst1 , inst9|inst12|inst1, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst1~feeder , inst9|inst13|inst1~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst1 , inst9|inst13|inst1, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[6] , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[6], MIPS_CPU, 1
instance = comp, \inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[3]~3 , inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[3]~3, MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~2 , inst13|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst3~feeder , inst9|inst16|inst3~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst3 , inst9|inst16|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst3 , inst9|inst18|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst3~feeder , inst9|inst15|inst3~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst3 , inst9|inst15|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst3~feeder , inst9|inst17|inst3~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst3 , inst9|inst17|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst|inst3 , inst9|inst|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst3 , inst9|inst12|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst3 , inst9|inst13|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[4] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[4], MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[2]~6 , inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[2]~6, MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~2 , inst13|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~1 , inst13|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst10|inst|inst|inst1|inst5~0 , inst5|inst10|inst|inst|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst5|inst10|inst|inst|inst3|inst5~0 , inst5|inst10|inst|inst|inst3|inst5~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l2_w4_n1_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l2_w4_n1_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|external_reg[4] , inst5|inst19|LPM_MUX_component|auto_generated|external_reg[4], MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[5] , inst|inst6|dffs[5], MIPS_CPU, 1
instance = comp, \inst18|inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst18|inst5|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst24|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0DUPLICATE , inst24|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0DUPLICATE, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst2~feeder , inst9|inst18|inst2~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst18|inst2 , inst9|inst18|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst2~feeder , inst9|inst16|inst2~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst16|inst2 , inst9|inst16|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst2~feeder , inst9|inst17|inst2~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst17|inst2 , inst9|inst17|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst2~feeder , inst9|inst15|inst2~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst15|inst2 , inst9|inst15|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst|inst2 , inst9|inst|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst12|inst2 , inst9|inst12|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst2~feeder , inst9|inst13|inst2~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst13|inst2 , inst9|inst13|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[5] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[5], MIPS_CPU, 1
instance = comp, \inst|inst|sram|ram_block|auto_generated|ram_block1a0 , inst|inst|sram|ram_block|auto_generated|ram_block1a0, MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[15]~0 , inst|gdfx_temp0[15]~0, MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[14]~1 , inst|gdfx_temp0[14]~1, MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[13]~2 , inst|gdfx_temp0[13]~2, MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[12]~3 , inst|gdfx_temp0[12]~3, MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[11]~4 , inst|gdfx_temp0[11]~4, MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[10]~5 , inst|gdfx_temp0[10]~5, MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[9]~6 , inst|gdfx_temp0[9]~6, MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[8]~7 , inst|gdfx_temp0[8]~7, MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[7]~8 , inst|gdfx_temp0[7]~8, MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[6]~9 , inst|gdfx_temp0[6]~9, MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[5]~10 , inst|gdfx_temp0[5]~10, MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[4]~11 , inst|gdfx_temp0[4]~11, MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[4] , inst|inst6|dffs[4], MIPS_CPU, 1
instance = comp, \inst18|inst5|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst18|inst5|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst24|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 , inst24|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst3 , inst9|inst14|inst3, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w4_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[4] , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[4], MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[2]~5 , inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[2]~5, MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~1 , inst13|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst5|inst3|inst9|inst|inst2 , inst5|inst3|inst9|inst|inst2, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~3 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~3, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|external_reg[5] , inst5|inst19|LPM_MUX_component|auto_generated|external_reg[5], MIPS_CPU, 1
instance = comp, \inst24|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 , inst24|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst2 , inst9|inst14|inst2, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w5_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[5] , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[5], MIPS_CPU, 1
instance = comp, \inst5|inst3|inst9|inst1|inst5~0 , inst5|inst3|inst9|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst5|inst10|inst|inst10|inst1|inst5~0 , inst5|inst10|inst|inst10|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst5|inst10|inst|inst9|inst1|inst5~0 , inst5|inst10|inst|inst9|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~3 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~3, MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1 , inst13|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1 , inst13|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst5|inst3|inst10|inst1|inst5~0 , inst5|inst3|inst10|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|external_reg[6] , inst5|inst19|LPM_MUX_component|auto_generated|external_reg[6], MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[6] , inst|inst6|dffs[6], MIPS_CPU, 1
instance = comp, \inst24|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 , inst24|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst24|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1 , inst24|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst1 , inst9|inst14|inst1, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w6_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[6] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[6], MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 , inst13|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2 , inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0]~2, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0] , inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[0], MIPS_CPU, 1
instance = comp, \inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1] , inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[1], MIPS_CPU, 1
instance = comp, \inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2] , inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[2], MIPS_CPU, 1
instance = comp, \inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3] , inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[3], MIPS_CPU, 1
instance = comp, \inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4] , inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[4], MIPS_CPU, 1
instance = comp, \inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[5] , inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[5], MIPS_CPU, 1
instance = comp, \inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[6] , inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[6], MIPS_CPU, 1
instance = comp, \inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[7] , inst5|inst4|inst33|inst2|LPM_ADD_SUB_component|auto_generated|add_sub_cella[7], MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst|inst , inst5|inst4|inst6|inst|inst|inst, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst|inst1 , inst5|inst4|inst6|inst|inst|inst1, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst|inst2 , inst5|inst4|inst6|inst|inst|inst2, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst|inst3 , inst5|inst4|inst6|inst|inst|inst3, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst|inst4 , inst5|inst4|inst6|inst|inst|inst4, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst|inst5 , inst5|inst4|inst6|inst|inst|inst5, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst|inst6 , inst5|inst4|inst6|inst|inst|inst6, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0 , inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w8_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst|inst7 , inst5|inst4|inst6|inst|inst|inst7, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst1|inst , inst5|inst4|inst6|inst|inst1|inst, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 , inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst1|inst1 , inst5|inst4|inst6|inst|inst1|inst1, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 , inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst1|inst2 , inst5|inst4|inst6|inst|inst1|inst2, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 , inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst1|inst3 , inst5|inst4|inst6|inst|inst1|inst3, MIPS_CPU, 1
instance = comp, \inst5|inst10|inst|inst|inst3|inst|1 , inst5|inst10|inst|inst|inst3|inst|1, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l2_w3_n1_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l2_w3_n1_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|external_reg[3] , inst5|inst19|LPM_MUX_component|auto_generated|external_reg[3], MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[2]~13 , inst|gdfx_temp0[2]~13, MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[2] , inst|inst6|dffs[2], MIPS_CPU, 1
instance = comp, \inst24|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst24|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst24|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1 , inst24|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst5~feeder , inst9|inst14|inst5~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst5 , inst9|inst14|inst5, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[2] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[2], MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1 , inst13|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[1]~7 , inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[1]~7, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst1|inst4 , inst5|inst4|inst6|inst|inst1|inst4, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l2_w2_n1_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l2_w2_n1_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|external_reg[2] , inst5|inst19|LPM_MUX_component|auto_generated|external_reg[2], MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[1]~14 , inst|gdfx_temp0[1]~14, MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[1] , inst|inst6|dffs[1], MIPS_CPU, 1
instance = comp, \inst24|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst24|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst6 , inst9|inst14|inst6, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w1_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[1] , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[1], MIPS_CPU, 1
instance = comp, \inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst1|inst5 , inst5|inst4|inst6|inst|inst1|inst5, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst5|inst4|inst35|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst4|inst6|inst|inst1|inst6 , inst5|inst4|inst6|inst|inst1|inst6, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|external_reg[0] , inst5|inst19|LPM_MUX_component|auto_generated|external_reg[0], MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[0] , inst|inst6|dffs[0], MIPS_CPU, 1
instance = comp, \inst24|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst24|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst7 , inst9|inst14|inst7, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[0] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[0], MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[0]~15 , inst|gdfx_temp0[0]~15, MIPS_CPU, 1
instance = comp, \inst|gdfx_temp0[3]~12 , inst|gdfx_temp0[3]~12, MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[3] , inst|inst6|dffs[3], MIPS_CPU, 1
instance = comp, \inst24|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst24|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst24|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1 , inst24|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst4~feeder , inst9|inst14|inst4~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst4 , inst9|inst14|inst4, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~1 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~2 , inst9|inst10|LPM_MUX_component|auto_generated|l3_w3_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst10|LPM_MUX_component|auto_generated|external_reg[3] , inst9|inst10|LPM_MUX_component|auto_generated|external_reg[3], MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1 , inst13|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst5|inst3|inst|inst3|inst5~0 , inst5|inst3|inst|inst3|inst5~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|external_reg[7]~0 , inst5|inst19|LPM_MUX_component|auto_generated|external_reg[7]~0, MIPS_CPU, 1
instance = comp, \inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[3]~4 , inst5|inst18|LPM_COMPARE_component|auto_generated|data_wire[3]~4, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~3 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~3, MIPS_CPU, 1
instance = comp, \inst5|inst10|inst|inst10|inst3|inst|1 , inst5|inst10|inst|inst10|inst3|inst|1, MIPS_CPU, 1
instance = comp, \inst5|inst10|inst|inst9|inst3|inst|1 , inst5|inst10|inst|inst9|inst3|inst|1, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~4 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~4, MIPS_CPU, 1
instance = comp, \inst13|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~2 , inst13|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0 , inst5|inst19|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst19|LPM_MUX_component|auto_generated|external_reg[7] , inst5|inst19|LPM_MUX_component|auto_generated|external_reg[7], MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[7] , inst|inst6|dffs[7], MIPS_CPU, 1
instance = comp, \inst24|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst24|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst24|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1 , inst24|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst~feeder , inst9|inst14|inst~feeder, MIPS_CPU, 1
instance = comp, \inst9|inst14|inst , inst9|inst14|inst, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2 , inst9|inst11|LPM_MUX_component|auto_generated|l3_w7_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst9|inst11|LPM_MUX_component|auto_generated|external_reg[7] , inst9|inst11|LPM_MUX_component|auto_generated|external_reg[7], MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1 , inst27|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~2 , inst27|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst8|inst|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst8|inst|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst21|inst10|inst3|inst|1~0 , inst21|inst10|inst3|inst|1~0, MIPS_CPU, 1
instance = comp, \inst18|inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst18|inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst18|inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1 , inst18|inst5|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst21|inst10|inst2|inst5~0 , inst21|inst10|inst2|inst5~0, MIPS_CPU, 1
instance = comp, \inst21|inst|inst2|inst5~0 , inst21|inst|inst2|inst5~0, MIPS_CPU, 1
instance = comp, \inst21|inst|inst3|inst5~0 , inst21|inst|inst3|inst5~0, MIPS_CPU, 1
instance = comp, \inst21|inst9|inst1|inst5~2 , inst21|inst9|inst1|inst5~2, MIPS_CPU, 1
instance = comp, \inst21|inst9|inst1|inst5~1 , inst21|inst9|inst1|inst5~1, MIPS_CPU, 1
instance = comp, \inst21|inst9|inst1|inst5~0 , inst21|inst9|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst21|inst9|inst2|inst5~0 , inst21|inst9|inst2|inst5~0, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~2 , inst27|LPM_MUX_component|auto_generated|l1_w7_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst4|inst , inst4|inst, MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[5] , inst42|inst6|dffs[5], MIPS_CPU, 1
instance = comp, \inst21|inst10|inst1|inst5~0 , inst21|inst10|inst1|inst5~0, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1 , inst27|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~2 , inst27|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w6_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst4|inst1 , inst4|inst1, MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[12] , inst42|inst6|dffs[12], MIPS_CPU, 1
instance = comp, \inst36|inst|LPM_DECODE_component|auto_generated|w_anode12w[3] , inst36|inst|LPM_DECODE_component|auto_generated|w_anode12w[3], MIPS_CPU, 1
instance = comp, \inst36|inst5~0 , inst36|inst5~0, MIPS_CPU, 1
instance = comp, \inst36|inst9~0 , inst36|inst9~0, MIPS_CPU, 1
instance = comp, \inst47|inst23 , inst47|inst23, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~2 , inst27|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~1 , inst27|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w5_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst4|inst2 , inst4|inst2, MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[4]~feeder , inst42|inst6|dffs[4]~feeder, MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[4] , inst42|inst6|dffs[4], MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w4_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst4|inst3 , inst4|inst3, MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[2] , inst42|inst6|dffs[2], MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1 , inst27|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1 , inst27|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~2 , inst27|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~2, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w3_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst4|inst4 , inst4|inst4, MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[14] , inst42|inst6|dffs[14], MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1DUPLICATE , inst27|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~1DUPLICATE, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1 , inst27|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~1, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst4|inst5 , inst4|inst5, MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[1] , inst42|inst6|dffs[1], MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst4|inst6 , inst4|inst6, MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[15] , inst42|inst6|dffs[15], MIPS_CPU, 1
instance = comp, \inst36|inst27~0 , inst36|inst27~0, MIPS_CPU, 1
instance = comp, \inst36|inst27~1 , inst36|inst27~1, MIPS_CPU, 1
instance = comp, \inst5|inst18|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0 , inst5|inst18|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0, MIPS_CPU, 1
instance = comp, \inst5|inst5|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0 , inst5|inst5|LPM_MUX_component|auto_generated|l3_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst5|inst5|LPM_MUX_component|auto_generated|external_reg[0] , inst5|inst5|LPM_MUX_component|auto_generated|external_reg[0], MIPS_CPU, 1
instance = comp, \inst47|inst25 , inst47|inst25, MIPS_CPU, 1
instance = comp, \inst27|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0 , inst27|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, MIPS_CPU, 1
instance = comp, \inst4|inst7 , inst4|inst7, MIPS_CPU, 1
instance = comp, \inst42|inst6|dffs[13] , inst42|inst6|dffs[13], MIPS_CPU, 1
instance = comp, \inst36|inst8~0 , inst36|inst8~0, MIPS_CPU, 1
instance = comp, \inst36|inst5 , inst36|inst5, MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[15] , inst|inst6|dffs[15], MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[14] , inst|inst6|dffs[14], MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[13] , inst|inst6|dffs[13], MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[12] , inst|inst6|dffs[12], MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[11] , inst|inst6|dffs[11], MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[10] , inst|inst6|dffs[10], MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[9] , inst|inst6|dffs[9], MIPS_CPU, 1
instance = comp, \inst|inst6|dffs[8] , inst|inst6|dffs[8], MIPS_CPU, 1
