<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_PAR_VPAC_VISS0_S_VBUSP_VISS_NSF4V_CFG_MMR_VBUSP_NSF4VCORE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_dbg" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_dbg" offset="0x4" width="32" description="Diagnostic Register Control ">
		<bitfield id="RAM_MUX_CFG" width="6" begin="5" end="0" resetval="0x0" description="Diagnostic Rd Wr access to Embedded RAM Selector Mux.  This bit controls the mux select or which RAM and which section of that RAM are assessed via the VBUSP read of RAM.  (This MMR is not shadowed)" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_ctrl" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_ctrl" offset="0x8" width="32" description="All modes are set here ">
		<bitfield id="LSCC_EN_CFG" width="1" begin="12" end="12" resetval="0x0" description="enable Lens Shading Correction Compensation.  When disabled, implments a unity gain " range="12" rwaccess="R/W"/> 
		<bitfield id="LSCC_SETSEL_CFG" width="4" begin="11" end="8" resetval="0x0" description="bit per BAYER color component indicating which of two sets of 16 segment PWL Curve to use for LSCC.    0: use set0  1: use set1" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="TN_MODE_CFG" width="1" begin="4" end="4" resetval="0x0" description="single bit controlling T_n calculation    0: use u_mode bits to indicate which LL2 to average and which bits to keep independent without averaging  1: independent no averaging " range="4" rwaccess="R/W"/> 
		<bitfield id="U_MODE_CFG" width="4" begin="3" end="0" resetval="0x0" description="bit per BAYER color component indicating Decomp sub component    0: average with others  1: independent color component do not average for calculation of U Suppress.     bit[0]:color 0 at (v=0, h=0)  bit[1]:color 1 at (v=0, h=1) bit[2]:color 2 at (v=1, h=0) bit[3]:color 3 at (v=1, h=1)" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_dim" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_dim" offset="0xC" width="32" description="Input Output Frame dimensions in units of pixels.  Same value for input and output ">
		<bitfield id="IH_CFG" width="13" begin="28" end="16" resetval="0x0" description="(U13) input height in units of pixels minus 1. " range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="IW_CFG" width="13" begin="12" end="0" resetval="0x0" description="(U13) input width in units of pixels minus 1. Max usable value determined by populated line buffer RAM size" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_LSCC" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_LSCC" offset="0x10" width="32" description="Lens Shading Correction Compensation.  First control register ">
		<bitfield id="GMAX_CFG" width="9" begin="28" end="20" resetval="0x0" description="(U4.5) LSCC maximum gain.  Any calculated value is clipped to this max value" range="28 - 20" rwaccess="R/W"/> 
		<bitfield id="T_CFG" width="4" begin="19" end="16" resetval="0x0" description="(U4) LSCC radius dynamic range select.  T is the right shift amount prior to MSB clip." range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="KV_CFG" width="8" begin="15" end="8" resetval="0x0" description="(U2.6) LSCC horizontal or Y Gain for elliptical lens" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="KH_CFG" width="8" begin="7" end="0" resetval="0x0" description="(U2.6) LSCC vertical or X Gain for elliptical lens" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_LSCC_cent" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_LSCC_cent" offset="0x14" width="32" description="Lens Shading Correction Compensation.  Programmable Center of frame ">
		<bitfield id="Y_CFG" width="14" begin="29" end="16" resetval="0x0" description="(S14) Vertical (Y) position of lens center. Negative value supports the case where processed frame starts after the center. HW supports center config with below constraint.     if (Y_cfg &#60; 0) # negative       DIM.ih_cfg + abs(Y_cfg) &#60; 8K   else # positive       Y_cfg &#60; 8K " range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="X_CFG" width="14" begin="13" end="0" resetval="0x0" description="(S14) Horizontal (X) position of lens center. Negative value supports the case where processed frame starts after the center. HW supports center config with below constraint.     if (X_cfg &#60; 0) # negative       DIM.iw_cfg + abs(X_cfg) &#60; 8K   else # positive       X_cfg &#60; 8K " range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_Tn_Scale" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_Tn_Scale" offset="0x1C" width="32" description="Tn scaling factor multiplied by all 4 color components Tn after 12 segment PWL.  Different scaling factor per level ">
		<bitfield id="TN3_CFG" width="8" begin="23" end="16" resetval="0x0" description="(U3.5) Level3.  Sub-bands 7, 8, 9" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TN2_CFG" width="8" begin="15" end="8" resetval="0x0" description="(U3.5) Level2.  Sub-bands 4, 5, 6" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="TN1_CFG" width="8" begin="7" end="0" resetval="0x0" description="(U3.5) Level1.  Sub-bands 0, 1, 2" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_U_knee" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_U_knee" offset="0x20" width="32" description="U suppression curve knee.  Same knee value for all 9 levels x 4 color components. ">
		<bitfield id="U_KNEE_CFG" width="6" begin="5" end="0" resetval="0x0" description="(U0.6) U Suppress curve knee.  X (LL2) value which separates constant suppression of 1.0 from linear suppression." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_WhiteBal0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_WhiteBal0" offset="0x24" width="32" description="White Balance Gain (Part0).  Separate Gain for each of 4 colors ">
		<bitfield id="GAIN1_CFG" width="13" begin="28" end="16" resetval="0x0" description="(U4.9) Gain for color 1" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="GAIN0_CFG" width="13" begin="12" end="0" resetval="0x0" description="(U4.9) Gain for color 0" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_WhiteBal1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_WhiteBal1" offset="0x28" width="32" description="White Balance Gain (Part1).  Separate Gain for each of 4 colors ">
		<bitfield id="GAIN3_CFG" width="13" begin="28" end="16" resetval="0x0" description="(U4.9) Gain for color 3" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="GAIN2_CFG" width="13" begin="12" end="0" resetval="0x0" description="(U4.9) Gain for color 2" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_DWB_CNTL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_DWB_CNTL" offset="0x3F0" width="32" description="Dynamic White Balance Control Register">
		<bitfield id="DWB_EN" width="1" begin="0" end="0" resetval="0x0" description="Dynamic White Balance Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_Hist_Ctrl" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_Hist_Ctrl" offset="0x5F0" width="32" description="Has control parameters related to Raw Domain Histogram">
		<bitfield id="ROI_EN" width="8" begin="23" end="16" resetval="0x0" description="Enable for ROIs. Each bit corresponds to one ROI. bit[x] to ROI[x]. Use lower index regions if less than 8 regions are needed." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="INBITWDTH" width="5" begin="13" end="9" resetval="0x16" description="BitWidth of the input image, values greater than 16 will be treated as 16 and values less than 12 will be treated as 12" range="13 - 9" rwaccess="R/W"/> 
		<bitfield id="LUT_EN" width="1" begin="8" end="8" resetval="0x0" description="0->Use shift(bitwidth-12), 1->Use LUT" range="8" rwaccess="R/W"/> 
		<bitfield id="BANK" width="1" begin="5" end="5" resetval="0x0" description="Bank attached to Histogram HW Datapath. Shadowed and internal control is updated outisde of active frame   0 -> HW access Bank0 &#38; Cfg MMR access Bank1   1 -> HW access Bank1 &#38; Cfg MMR access Bank0." range="5" rwaccess="R/W"/> 
		<bitfield id="PHASESEL" width="4" begin="4" end="1" resetval="0x0" description="Histogram Phase select enable; one bit for each color channel. Up to 2 bits can be enabled; only bit can be enabled per line.  bit[0]:color 0 at (v=0, h=0)  bit[1]:color 1 at (v=0, h=1) bit[2]:color 2 at (v=1, h=0) bit[3]:color 3 at (v=1, h=1)" range="4 - 1" rwaccess="R/W"/> 
		<bitfield id="HIST_EN" width="1" begin="0" end="0" resetval="0x0" description="Raw domain Histogram Enable. When enbaled minimum frame width has to be 128" range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_dwb_wght01" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_dwb_wght01" offset="0x500" width="32" description="Weights to calculate intensity">
		<bitfield id="W1" width="9" begin="24" end="16" resetval="0x0" description="U9Q8  Weight1" range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="W0" width="9" begin="8" end="0" resetval="0x0" description="U9Q8  Weight0" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_dwb_wght23" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_dwb_wght23" offset="0x504" width="32" description="Weights to calculate intensity">
		<bitfield id="W3" width="9" begin="24" end="16" resetval="0x0" description="U9Q8  Weight3" range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="W2" width="9" begin="8" end="0" resetval="0x0" description="U9Q8  Weight2" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_dwb_wght45" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_dwb_wght45" offset="0x508" width="32" description="Weights to calculate intensity">
		<bitfield id="W5" width="9" begin="24" end="16" resetval="0x0" description="U9Q8  Weight5" range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="W4" width="9" begin="8" end="0" resetval="0x0" description="U9Q8  Weight4" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_Start" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_Start" offset="0x600" width="32" description="Start Pixel location for the region">
		<bitfield id="STARTY" width="13" begin="28" end="16" resetval="0x0" description="Valid line start Vertically. Needs to be even. Minimum is 2 and should be greater than previous region EndY" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="STARTX" width="13" begin="12" end="0" resetval="0x0" description="Valid pixel start Horizontally. Has to be even" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_End" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_End" offset="0x604" width="32" description="End Pixel location for the region">
		<bitfield id="ENDY" width="13" begin="28" end="16" resetval="0x0" description="Valid line end Vertically. Min region height is 8 and region height has to be even" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="ENDX" width="13" begin="12" end="0" resetval="0x0" description="Valid pixel end Horizontally. Min region width is 8 and region width has to be even" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_tn0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_tn0" offset="0x60" width="32" description="T_n 12 segment piecewise linear curve Part0 (4 color x 12 segment)">
		<bitfield id="Y_CFG" width="15" begin="30" end="16" resetval="0x0" description="(U15)  Y (U) value.  T_n resulting value from lookup.  Starting point from which SLOPE will linearly calculate between X Y points" range="30 - 16" rwaccess="R/W"/> 
		<bitfield id="X_CFG" width="16" begin="15" end="0" resetval="0x0" description="(U16)  X (LL2) value.  LL2 averaged input value into lookup rounded down to nearest X value.   (X0 programmed value is unused and defaults to a value of 0 in hardware implementation) " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_tn1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_tn1" offset="0x64" width="32" description="T_n 12 segment piecewise linear curve Part1 (4 color x 12 segment)">
		<bitfield id="S_CFG" width="16" begin="15" end="0" resetval="0x0" description="(S5.11) S value.  Slope value used calculated linear interpolation between X Y points" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_lsccCurve0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_lsccCurve0" offset="0x200" width="32" description="LSCC 16 segment piecewise linear curve Part0 (2 set x 16 segment)">
		<bitfield id="Y_CFG" width="9" begin="24" end="16" resetval="0x0" description="(U15.0)  Y (U) value.  LSCC Gain resulting value from lookup.  Starting point from which SLOPE will linearly calculate between X Y points" range="24 - 16" rwaccess="R/W"/> 
		<bitfield id="X_CFG" width="16" begin="15" end="0" resetval="0x0" description="(U16)   X (normalized radius from center) value.  Input rounded down to nearest X value.   (X0 programmed value is unused and defaults to a value of 0 in hardware implementation) " range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_lsccCurve1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_lsccCurve1" offset="0x204" width="32" description="LSCC 16 segment piecewise linear curve Part1 (2 set x 16 segment)">
		<bitfield id="S_CFG" width="16" begin="15" end="0" resetval="0x0" description="(S5.11) S value.  Slope value used calculated linear interpolation between X Y points" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_dwbCurve0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_dwbCurve0" offset="0x400" width="32" description="Dynamic WB 8 segment piecewise linear curve Part0. 4 color x 8 segment">
		<bitfield id="Y_CFG" width="12" begin="27" end="16" resetval="0x0" description="U12Q8  Y Reference value from the segment.  Starting point from which SLOPE will linearly calculate between X Y points" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="X_CFG" width="16" begin="15" end="0" resetval="0x0" description="U16    X Intesity value.   X0 programmed value is unused and defaults to a value of 0 in hardware implementation" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_dwbCurve1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_NSF4V__CFG__MMR__MMR_VBUSP__NSF4VCORE_REG_dwbCurve1" offset="0x404" width="32" description="Dynamic WB 8 segment piecewise linear curve Part1 (4 color x 8 segment)">
		<bitfield id="S_CFG" width="16" begin="15" end="0" resetval="0x0" description="S16Q12 Slope value for the segment.  Slope value used calculated linear interpolation between X Y points" range="15 - 0" rwaccess="R/W"/>
	</register>
</module>