
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000864                       # Number of seconds simulated
sim_ticks                                   863651500                       # Number of ticks simulated
final_tick                                  863651500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 126640                       # Simulator instruction rate (inst/s)
host_op_rate                                   197473                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               32575030                       # Simulator tick rate (ticks/s)
host_mem_usage                                4309080                       # Number of bytes of host memory used
host_seconds                                    26.51                       # Real time elapsed on the host
sim_insts                                     3357536                       # Number of instructions simulated
sim_ops                                       5235503                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          172992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             215872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3373                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           49649656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          200303016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             249952672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      49649656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         49649656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          49649656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         200303016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            249952672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3373                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3373                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 215872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  215872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     863563000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3373                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    469.473684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   297.102867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   400.722078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           73     16.01%     16.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          169     37.06%     53.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           25      5.48%     58.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           17      3.73%     62.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      1.97%     64.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      1.97%     66.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      1.97%     68.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      2.19%     70.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          135     29.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          456                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     38970250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               102214000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16865000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11553.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30303.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       249.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    249.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2909                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     256022.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1834980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   967725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12994800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             30561690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1446240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       206831340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        12490560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         74174640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              385556055                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            446.425503                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            792819250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1019500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18726000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    306759500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     32520250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      51034500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    453591750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1477980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   762795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                11088420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         39951600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24980820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1527840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       183806190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        13151520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         89318580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              366065745                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            423.858171                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            804862250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1554500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      16912000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    367557500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     34250250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      40322750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    403054500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  240315                       # Number of BP lookups
system.cpu.branchPred.condPredicted            240315                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1164                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               239781                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     423                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                151                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          239781                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             156636                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            83145                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          946                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1015781                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      314207                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           195                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            72                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      393713                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           297                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       863651500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1727304                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             415348                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3378220                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      240315                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             157059                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1257081                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2770                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  234                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1454                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    393468                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   639                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1675521                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.148538                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.586853                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   887883     52.99%     52.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      325      0.02%     53.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    77047      4.60%     57.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      856      0.05%     57.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1730      0.10%     57.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    78296      4.67%     62.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   154869      9.24%     71.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5279      0.32%     71.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   469236     28.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1675521                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.139127                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.955776                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   424603                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                470303                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    726095                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 53135                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1385                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5270210                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   1385                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   450705                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   13207                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1673                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    753047                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                455504                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5266652                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2514                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   8802                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   2462                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 418551                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             7994716                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              12499119                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          9257234                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1686                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               7961821                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    32895                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 71                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             71                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    264025                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1016731                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              315182                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            183614                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            77853                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5259961                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 106                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5330457                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               264                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           24563                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        29473                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             93                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1675521                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.181373                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.422360                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              404631     24.15%     24.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               51235      3.06%     27.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              258504     15.43%     42.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              184881     11.03%     53.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              227596     13.58%     67.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              215396     12.86%     80.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              187341     11.18%     91.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               71335      4.26%     95.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               74602      4.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1675521                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    6593     63.92%     63.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     63.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     63.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     9      0.09%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     64.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3670     35.58%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    19      0.18%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 8      0.08%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               15      0.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1312      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3843351     72.10%     72.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                77866      1.46%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    36      0.00%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 599      0.01%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1092700     20.50%     94.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              313880      5.89%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             148      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            565      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5330457                       # Type of FU issued
system.cpu.iq.rate                           3.085998                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       10314                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001935                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           12344038                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           5282879                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5248862                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                2975                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               1774                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1375                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5337963                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    1496                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   5330721                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads           467187                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads            0                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2968                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1878                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            56                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1385                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4781                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2351                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5260067                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               110                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1016731                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               315182                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 54                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1226                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1120                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            237                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1530                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1767                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5251471                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1015703                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2280                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1329907                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   236972                       # Number of branches executed
system.cpu.iew.exec_stores                     314204                       # Number of stores executed
system.cpu.iew.exec_rate                     3.040270                       # Inst execution rate
system.cpu.iew.wb_sent                        5250892                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5250218                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4687855                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7051068                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.039545                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.664843                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           24565                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              13                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1365                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                 19                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts          121                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples      1671319                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.132558                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.277048                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       426862     25.54%     25.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       465355     27.84%     53.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       148117      8.86%     62.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6104      0.37%     62.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        81004      4.85%     67.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        69667      4.17%     71.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2683      0.16%     71.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5063      0.30%     72.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       466464     27.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1671319                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3357536                       # Number of instructions committed
system.cpu.commit.committedOps                5235503                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1327067                       # Number of memory references committed
system.cpu.commit.loads                       1013763                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     235742                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1264                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   5234649                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  183                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          337      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3829665     73.15%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           77857      1.49%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               35      0.00%     74.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            542      0.01%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1013685     19.36%     94.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         312809      5.97%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           78      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          495      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5235503                       # Class of committed instruction
system.cpu.commit.bw_lim_events                466464                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6464923                       # The number of ROB reads
system.cpu.rob.rob_writes                    10524399                       # The number of ROB writes
system.cpu.timesIdled                             399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           51783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3357536                       # Number of Instructions Simulated
system.cpu.committedOps                       5235503                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.514456                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.514456                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.943801                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.943801                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  9461494                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4852150                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      1569                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      784                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1416312                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3200997                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1882620                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              2932                       # number of replacements
system.cpu.dcache.tags.tagsinuse           899.379412                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              173360                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2932                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.126876                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            182500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   899.379412                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.878300                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.878300                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          614                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1727288                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1727288                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       544351                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          544351                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       310739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310739                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        855090                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           855090                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       855090                       # number of overall hits
system.cpu.dcache.overall_hits::total          855090                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4008                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4008                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2568                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         6576                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6576                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         6576                       # number of overall misses
system.cpu.dcache.overall_misses::total          6576                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     60435000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     60435000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    211434000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    211434000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    271869000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    271869000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    271869000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    271869000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       548359                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       548359                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       313307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       313307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       861666                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       861666                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       861666                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       861666                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007309                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008196                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007632                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007632                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007632                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007632                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15078.592814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15078.592814                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 82334.112150                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82334.112150                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41342.609489                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41342.609489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41342.609489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41342.609489                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          731                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.611111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2845                       # number of writebacks
system.cpu.dcache.writebacks::total              2845                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         2617                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2617                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2620                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2620                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2620                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2620                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1391                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1391                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2565                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2565                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3956                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3956                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     27960000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27960000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    208697000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    208697000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    236657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    236657000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    236657000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    236657000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004591                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004591                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004591                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004591                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20100.647017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20100.647017                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81363.352827                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81363.352827                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 59822.295248                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59822.295248                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 59822.295248                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59822.295248                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               300                       # number of replacements
system.cpu.icache.tags.tagsinuse           361.860279                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              312341                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               300                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1041.136667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   361.860279                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.706758                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.706758                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          240                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            787659                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           787659                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       392555                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          392555                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        392555                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           392555                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       392555                       # number of overall hits
system.cpu.icache.overall_hits::total          392555                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          912                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           912                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          912                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            912                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          912                       # number of overall misses
system.cpu.icache.overall_misses::total           912                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     73188000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73188000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     73188000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73188000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     73188000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73188000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       393467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       393467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       393467                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       393467                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       393467                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       393467                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002318                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002318                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002318                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002318                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002318                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002318                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst        80250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        80250                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst        80250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        80250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst        80250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        80250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          633                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.692308                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          300                       # number of writebacks
system.cpu.icache.writebacks::total               300                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          186                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          186                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          726                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          726                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          726                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          726                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          726                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          726                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     58554500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58554500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     58554500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58554500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     58554500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58554500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001845                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001845                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001845                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001845                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001845                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001845                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 80653.581267                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80653.581267                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 80653.581267                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80653.581267                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 80653.581267                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80653.581267                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2321.601091                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        475.337117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1846.263974                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.014506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.056344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.070850                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3373                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3146                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.102936                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     66685                       # Number of tag accesses
system.l2.tags.data_accesses                    66685                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         2845                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2845                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              300                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 55                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           1246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1246                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  1253                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1308                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   55                       # number of overall hits
system.l2.overall_hits::cpu.data                 1253                       # number of overall hits
system.l2.overall_hits::total                    1308                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             2558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2558                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             145                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 671                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2703                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3374                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                671                       # number of overall misses
system.l2.overall_misses::cpu.data               2703                       # number of overall misses
system.l2.overall_misses::total                  3374                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    204774000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     204774000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     56877000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56877000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     12779500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12779500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      56877000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     217553500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        274430500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     56877000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    217553500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       274430500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         2845                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2845                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          300                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           2565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2565                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          726                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            726                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         1391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               726                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              3956                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4682                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              726                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             3956                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4682                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.997271                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997271                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.924242                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.924242                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.104242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104242                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.924242                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.683266                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.720632                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.924242                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.683266                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.720632                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80052.384676                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80052.384676                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84764.530551                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84764.530551                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88134.482759                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88134.482759                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84764.530551                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 80485.941546                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81336.840545                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84764.530551                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 80485.941546                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81336.840545                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data         2558                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2558                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          145                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3374                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3374                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    179194000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    179194000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     50177000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50177000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     11329500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11329500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     50177000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    190523500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    240700500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     50177000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    190523500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    240700500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.997271                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997271                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.924242                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.924242                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.104242                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104242                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.924242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.683266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.720632                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.924242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.683266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.720632                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70052.384676                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70052.384676                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74779.433681                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74779.433681                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78134.482759                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78134.482759                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74779.433681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 70485.941546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71339.804386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74779.433681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 70485.941546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71339.804386                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3373                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                815                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2558                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2558                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           815                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       215872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       215872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  215872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3373                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3373    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3373                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4205000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17818250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7914                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         3232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    863651500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2116                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2845                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          300                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              87                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2565                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2565                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           726                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1391                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        10844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        65600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       435264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 500864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4682                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4682    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4682                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7102000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1087500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5934499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
