<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.02.02.20:20:37"
 outputDirectory="D:/QuartusII/IVS_Projekat/sdram/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE22F17C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sdram_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="wire" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="wire_addr" direction="output" role="addr" width="13" />
   <port name="wire_ba" direction="output" role="ba" width="2" />
   <port name="wire_cas_n" direction="output" role="cas_n" width="1" />
   <port name="wire_cke" direction="output" role="cke" width="1" />
   <port name="wire_cs_n" direction="output" role="cs_n" width="1" />
   <port name="wire_dq" direction="bidir" role="dq" width="16" />
   <port name="wire_dqm" direction="output" role="dqm" width="2" />
   <port name="wire_ras_n" direction="output" role="ras_n" width="1" />
   <port name="wire_we_n" direction="output" role="we_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="system:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1549135159,AUTO_UNIQUE_ID=(altpll:17.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=1,CLK1_PHASE_SHIFT=3000,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 3000 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 3.00000000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 50.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 ns PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1549114675449897.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_jtag_uart:17.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_nios2_gen2:17.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=manager.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=1,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=27,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;manager.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;shared_ocm.s1&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;req_fifo.out_csr&apos; start=&apos;0x1400&apos; end=&apos;0x1420&apos; type=&apos;altera_avalon_fifo.out_csr&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0x1420&apos; end=&apos;0x1440&apos; type=&apos;altera_avalon_performance_counter.control_slave&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x1440&apos; end=&apos;0x1450&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;mbox_m_w3.avmm_msg_sender&apos; start=&apos;0x1450&apos; end=&apos;0x1460&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w2.avmm_msg_sender&apos; start=&apos;0x1460&apos; end=&apos;0x1470&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w1.avmm_msg_sender&apos; start=&apos;0x1470&apos; end=&apos;0x1480&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w0.avmm_msg_sender&apos; start=&apos;0x1480&apos; end=&apos;0x1490&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1498&apos; end=&apos;0x14A0&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;req_fifo.out&apos; start=&apos;0x14A0&apos; end=&apos;0x14A4&apos; type=&apos;altera_avalon_fifo.out&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=67108896,exceptionOffset=32,exceptionSlave=sdram_0_sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;manager.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1498&apos; end=&apos;0x14A0&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=67108864,resetOffset=0,resetSlave=sdram_0_sdram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=manager.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=1,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=27,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;manager.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;shared_ocm.s1&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;req_fifo.out_csr&apos; start=&apos;0x1400&apos; end=&apos;0x1420&apos; type=&apos;altera_avalon_fifo.out_csr&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0x1420&apos; end=&apos;0x1440&apos; type=&apos;altera_avalon_performance_counter.control_slave&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x1440&apos; end=&apos;0x1450&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;mbox_m_w3.avmm_msg_sender&apos; start=&apos;0x1450&apos; end=&apos;0x1460&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w2.avmm_msg_sender&apos; start=&apos;0x1460&apos; end=&apos;0x1470&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w1.avmm_msg_sender&apos; start=&apos;0x1470&apos; end=&apos;0x1480&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w0.avmm_msg_sender&apos; start=&apos;0x1480&apos; end=&apos;0x1490&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1498&apos; end=&apos;0x14A0&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;req_fifo.out&apos; start=&apos;0x14A0&apos; end=&apos;0x14A4&apos; type=&apos;altera_avalon_fifo.out&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=67108896,exceptionOffset=32,exceptionSlave=sdram_0_sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;manager.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1498&apos; end=&apos;0x14A0&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=67108864,resetOffset=0,resetSlave=sdram_0_sdram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.1:)(clock:17.1:)(reset:17.1:))(altera_avalon_mailbox_simple:17.1:AWIDTH=2,DWIDTH=32,MSG_ARRIVAL_NOTIFY=0,MSG_SPACE_NOTIFY=0)(altera_avalon_mailbox_simple:17.1:AWIDTH=2,DWIDTH=32,MSG_ARRIVAL_NOTIFY=0,MSG_SPACE_NOTIFY=0)(altera_avalon_mailbox_simple:17.1:AWIDTH=2,DWIDTH=32,MSG_ARRIVAL_NOTIFY=0,MSG_SPACE_NOTIFY=0)(altera_avalon_mailbox_simple:17.1:AWIDTH=2,DWIDTH=32,MSG_ARRIVAL_NOTIFY=0,MSG_SPACE_NOTIFY=0)(altera_avalon_performance_counter:17.1:control_slave_address_width=3,numberOfSections=1)(altera_avalon_fifo:17.1:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=16,channelWidth=8,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=true,derived_use_avalonMM_wr_slave=true,derived_use_avalonST_sink=false,derived_use_avalonST_source=false,deviceFamilyString=Cyclone IV E,errorWidth=8,fifoDepth=16,fifoInputInterfaceOptions=AVALONMM_WRITE,fifoOutputInterfaceOptions=AVALONMM_READ,showHiddenFeatures=false,singleClockMode=false,singleResetMode=false,symbolsPerBeat=2,useBackpressure=true,useIRQ=false,usePacket=true,useReadControl=true,useRegister=false,useWriteControl=true)(sdram:1.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1549135159,AUTO_UNIQUE_ID=system_sdram_0(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_avalon_new_sdram_controller:17.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=9,componentName=system_sdram_0_sdram,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=33554432)(altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=26,AUTO_ADDRESS_WIDTH=25,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=26,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=25,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:17.1:)(clock:17.1:)(reset:17.1:)(reset:17.1:))(altera_avalon_onchip_memory2:17.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=system_shared_ocm,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=system_shared_ocm.hex,derived_is_hardcopy=false,derived_set_addr_width=8,derived_set_addr_width2=8,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=1024,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(worker:1.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1549135159,AUTO_UNIQUE_ID=system_worker0,AUTO_WOUT_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;req_fifo.in_csr&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; /&gt;&lt;slave name=&apos;mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x20&apos; end=&apos;0x30&apos; /&gt;&lt;slave name=&apos;req_fifo.in&apos; start=&apos;0x30&apos; end=&apos;0x34&apos; /&gt;&lt;slave name=&apos;shared_ocm.s2&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;,AUTO_WOUT_ADDRESS_WIDTH=AddressWidth = 27,cpu_id=16,exception_vector=68157472,reset_vector=68157440(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_nios2_gen2:17.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=16,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=68157472,exceptionOffset=68157472,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68157440,resetOffset=68157440,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=16,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=68157472,exceptionOffset=68157472,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68157440,resetOffset=68157440,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.1:)(clock:17.1:)(reset:17.1:))(altera_avalon_jtag_uart:17.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=28,AUTO_ADDRESS_WIDTH=27,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=28,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=27,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(clock:17.1:)(clock:17.1:)(clock:17.1:)(interrupt:17.1:irqNumber=0)(reset:17.1:)(reset:17.1:)(reset:17.1:))(worker:1.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1549135159,AUTO_UNIQUE_ID=system_worker1,AUTO_WOUT_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;req_fifo.in_csr&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; /&gt;&lt;slave name=&apos;mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x20&apos; end=&apos;0x30&apos; /&gt;&lt;slave name=&apos;req_fifo.in&apos; start=&apos;0x30&apos; end=&apos;0x34&apos; /&gt;&lt;slave name=&apos;shared_ocm.s2&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;,AUTO_WOUT_ADDRESS_WIDTH=AddressWidth = 27,cpu_id=32,exception_vector=68681760,reset_vector=68681728(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_nios2_gen2:17.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=32,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=68681760,exceptionOffset=68681760,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68681728,resetOffset=68681728,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=32,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=68681760,exceptionOffset=68681760,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68681728,resetOffset=68681728,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.1:)(clock:17.1:)(reset:17.1:))(altera_avalon_jtag_uart:17.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=28,AUTO_ADDRESS_WIDTH=27,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=28,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=27,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(clock:17.1:)(clock:17.1:)(clock:17.1:)(interrupt:17.1:irqNumber=0)(reset:17.1:)(reset:17.1:)(reset:17.1:))(worker:1.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1549135159,AUTO_UNIQUE_ID=system_worker2,AUTO_WOUT_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;req_fifo.in_csr&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; /&gt;&lt;slave name=&apos;mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x20&apos; end=&apos;0x30&apos; /&gt;&lt;slave name=&apos;req_fifo.in&apos; start=&apos;0x30&apos; end=&apos;0x34&apos; /&gt;&lt;slave name=&apos;shared_ocm.s2&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;,AUTO_WOUT_ADDRESS_WIDTH=AddressWidth = 27,cpu_id=64,exception_vector=69206048,reset_vector=69206016(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_nios2_gen2:17.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=64,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=69206048,exceptionOffset=69206048,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=69206016,resetOffset=69206016,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=64,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=69206048,exceptionOffset=69206048,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=69206016,resetOffset=69206016,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.1:)(clock:17.1:)(reset:17.1:))(altera_avalon_jtag_uart:17.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=28,AUTO_ADDRESS_WIDTH=27,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=28,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=27,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(clock:17.1:)(clock:17.1:)(clock:17.1:)(interrupt:17.1:irqNumber=0)(reset:17.1:)(reset:17.1:)(reset:17.1:))(worker:1.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1549135159,AUTO_UNIQUE_ID=system_worker3,AUTO_WOUT_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;req_fifo.in_csr&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; /&gt;&lt;slave name=&apos;mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x20&apos; end=&apos;0x30&apos; /&gt;&lt;slave name=&apos;req_fifo.in&apos; start=&apos;0x30&apos; end=&apos;0x34&apos; /&gt;&lt;slave name=&apos;shared_ocm.s2&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;,AUTO_WOUT_ADDRESS_WIDTH=AddressWidth = 27,cpu_id=128,exception_vector=69730336,reset_vector=69730304(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_nios2_gen2:17.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=128,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=69730336,exceptionOffset=69730336,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=69730304,resetOffset=69730304,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=128,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=69730336,exceptionOffset=69730336,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=69730304,resetOffset=69730304,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.1:)(clock:17.1:)(reset:17.1:))(altera_avalon_jtag_uart:17.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=28,AUTO_ADDRESS_WIDTH=27,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=28,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=27,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(clock:17.1:)(clock:17.1:)(clock:17.1:)(interrupt:17.1:irqNumber=0)(reset:17.1:)(reset:17.1:)(reset:17.1:))(avalon:17.1:arbitrationPriority=1,baseAddress=0x1498,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1480,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1470,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1460,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1450,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1420,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x14a0,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1400,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1440,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x04000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1498,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x04000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0030,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0030,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0030,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0030,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x04000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x04000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x04000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x04000000,defaultConnection=false)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(interrupt:17.1:irqNumber=0)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)"
   instancePathKey="system"
   kind="system"
   version="1.0"
   name="system">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1549135159" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/system.vhd"
       type="VHDL" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/system_rst_controller.vhd"
       type="VHDL" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/system_rst_controller_001.vhd"
       type="VHDL" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/system_rst_controller_002.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_altpll_0.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_performance_counter_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_req_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_req_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0.vhd"
       type="VHDL" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_shared_ocm.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0.vhd"
       type="VHDL" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1.vhd"
       type="VHDL" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2.vhd"
       type="VHDL" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3.vhd"
       type="VHDL" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_017.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_018.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_019.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_022.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_023.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_024.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_mux_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_mux_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_demux_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_demux_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/QuartusII/IVS_Projekat/system.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/altera_avalon_mailbox/altera_avalon_mailbox_simple_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_performance_counter/altera_avalon_performance_counter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl" />
   <file path="D:/QuartusII/IVS_Projekat/sdram.qsys" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file path="D:/QuartusII/IVS_Projekat/worker.qsys" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file path="D:/QuartusII/IVS_Projekat/worker.qsys" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file path="D:/QuartusII/IVS_Projekat/worker.qsys" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file path="D:/QuartusII/IVS_Projekat/worker.qsys" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="system">queue size: 0 starting:system "system"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>16</b> modules, <b>80</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>16</b> modules, <b>79</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>41</b> modules, <b>172</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces manager.data_master and manager_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces manager.instruction_master and manager_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces worker0.wout and worker0_wout_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces worker1.wout and worker1_wout_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces worker2.wout and worker2_wout_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces worker3.wout and worker3_wout_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mbox_m_w0_avmm_msg_sender_translator.avalon_anti_slave_0 and mbox_m_w0.avmm_msg_sender</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mbox_m_w1_avmm_msg_sender_translator.avalon_anti_slave_0 and mbox_m_w1.avmm_msg_sender</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mbox_m_w2_avmm_msg_sender_translator.avalon_anti_slave_0 and mbox_m_w2.avmm_msg_sender</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mbox_m_w3_avmm_msg_sender_translator.avalon_anti_slave_0 and mbox_m_w3.avmm_msg_sender</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces performance_counter_0_control_slave_translator.avalon_anti_slave_0 and performance_counter_0.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces manager_debug_mem_slave_translator.avalon_anti_slave_0 and manager.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces req_fifo_out_translator.avalon_anti_slave_0 and req_fifo.out</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces req_fifo_out_csr_translator.avalon_anti_slave_0 and req_fifo.out_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces altpll_0_pll_slave_translator.avalon_anti_slave_0 and altpll_0.pll_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces shared_ocm_s1_translator.avalon_anti_slave_0 and shared_ocm.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_0_sdout_translator.avalon_anti_slave_0 and sdram_0.sdout</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mbox_m_w3_avmm_msg_receiver_translator.avalon_anti_slave_0 and mbox_m_w3.avmm_msg_receiver</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces req_fifo_in_translator.avalon_anti_slave_0 and req_fifo.in</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces req_fifo_in_csr_translator.avalon_anti_slave_0 and req_fifo.in_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces shared_ocm_s2_translator.avalon_anti_slave_0 and shared_ocm.s2</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mbox_m_w2_avmm_msg_receiver_translator.avalon_anti_slave_0 and mbox_m_w2.avmm_msg_receiver</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mbox_m_w0_avmm_msg_receiver_translator.avalon_anti_slave_0 and mbox_m_w0.avmm_msg_receiver</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mbox_m_w1_avmm_msg_receiver_translator.avalon_anti_slave_0 and mbox_m_w1.avmm_msg_receiver</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>87</b> modules, <b>460</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>112</b> modules, <b>553</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>118</b> modules, <b>581</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>167</b> modules, <b>719</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>169</b> modules, <b>729</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>169</b> modules, <b>735</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>176</b> modules, <b>913</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>79</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>17</b> modules, <b>79</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>18</b> modules, <b>82</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>26</b> modules, <b>87</b> connections]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altpll</b> "<b>submodules/system_altpll_0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/system_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/system_manager</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_mailbox_simple</b> "<b>submodules/altera_avalon_mailbox</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_mailbox_simple</b> "<b>submodules/altera_avalon_mailbox</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_mailbox_simple</b> "<b>submodules/altera_avalon_mailbox</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_mailbox_simple</b> "<b>submodules/altera_avalon_mailbox</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_performance_counter</b> "<b>submodules/system_performance_counter_0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_fifo</b> "<b>submodules/system_req_fifo</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>sdram</b> "<b>submodules/system_sdram_0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/system_shared_ocm</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>worker</b> "<b>submodules/system_worker0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>worker</b> "<b>submodules/system_worker1</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>worker</b> "<b>submodules/system_worker2</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>worker</b> "<b>submodules/system_worker3</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/system_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 26 starting:altpll "submodules/system_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/17.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0002_sopcgen/system_altpll_0.v --source=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0002_sopcgen/system_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.914s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>system</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 25 starting:altera_avalon_jtag_uart "submodules/system_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_nios2_gen2 "submodules/system_manager"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="manager"><![CDATA["<b>manager</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_manager_cpu</b>"]]></message>
   <message level="Info" culprit="manager"><![CDATA["<b>system</b>" instantiated <b>altera_nios2_gen2</b> "<b>manager</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 200 starting:altera_nios2_gen2_unit "submodules/system_manager_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_manager_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_manager_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0011_cpu_gen//system_manager_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:01 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:02 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:04 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:05 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_manager_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>manager</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_avalon_mailbox_simple "submodules/altera_avalon_mailbox"</message>
   <message level="Info" culprit="mbox_m_w0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_mailbox_simple</b> "<b>mbox_m_w0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 20 starting:altera_avalon_performance_counter "submodules/system_performance_counter_0"</message>
   <message level="Info" culprit="performance_counter_0">Starting RTL generation for module 'system_performance_counter_0'</message>
   <message level="Info" culprit="performance_counter_0">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=system_performance_counter_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0006_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0006_performance_counter_0_gen//system_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="performance_counter_0">Done RTL generation for module 'system_performance_counter_0'</message>
   <message level="Info" culprit="performance_counter_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_performance_counter</b> "<b>performance_counter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 19 starting:altera_avalon_fifo "submodules/system_req_fifo"</message>
   <message level="Info" culprit="req_fifo">Starting RTL generation for module 'system_req_fifo'</message>
   <message level="Info" culprit="req_fifo">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=system_req_fifo --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0007_req_fifo_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0007_req_fifo_gen//system_req_fifo_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="req_fifo">Done RTL generation for module 'system_req_fifo'</message>
   <message level="Info" culprit="req_fifo"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_fifo</b> "<b>req_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 18 starting:sdram "submodules/system_sdram_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has address signal 26 bit wide, but the slave is 24 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has byteenable signal 4 bit wide, but the slave is 2 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_out.m0 and sdram_out_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_s1_translator.avalon_anti_slave_0 and sdram.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>10</b> modules, <b>32</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>12</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>13</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>16</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>18</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>20</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug" culprit="sdram_0"><![CDATA["<b>sdram_0</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/system_sdram_0_sdram</b>"]]></message>
   <message level="Debug" culprit="sdram_0"><![CDATA["<b>sdram_0</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="sdram_0"><![CDATA["<b>sdram_0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_sdram_0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="sdram_0"><![CDATA["<b>sdram_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="sdram_0"><![CDATA["<b>system</b>" instantiated <b>sdram</b> "<b>sdram_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_avalon_new_sdram_controller "submodules/system_sdram_0_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'system_sdram_0_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_0_sdram --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0012_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0012_sdram_gen//system_sdram_0_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'system_sdram_0_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 198 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="sdram_out"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>sdram_out</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 197 starting:altera_mm_interconnect "submodules/system_sdram_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.011s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>18</b> modules, <b>51</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_sdram_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_sdram_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_sdram_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_sdram_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_sdram_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_sdram_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 224 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="manager_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>manager_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 218 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="manager_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>manager_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 193 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 192 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 47 starting:altera_merlin_router "submodules/system_sdram_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 46 starting:altera_merlin_router "submodules/system_sdram_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 45 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 44 starting:altera_merlin_demultiplexer "submodules/system_sdram_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 43 starting:altera_merlin_multiplexer "submodules/system_sdram_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 41 starting:altera_merlin_multiplexer "submodules/system_sdram_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 40 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:altera_avalon_st_adapter "submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 210 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 21 starting:altera_avalon_onchip_memory2 "submodules/system_shared_ocm"</message>
   <message level="Info" culprit="shared_ocm">Starting RTL generation for module 'system_shared_ocm'</message>
   <message level="Info" culprit="shared_ocm">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_shared_ocm --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0008_shared_ocm_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0008_shared_ocm_gen//system_shared_ocm_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="shared_ocm">Done RTL generation for module 'system_shared_ocm'</message>
   <message level="Info" culprit="shared_ocm"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>shared_ocm</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 20 starting:worker "submodules/system_worker0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.data_master and cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.instruction_master and cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_debug_mem_slave_translator.avalon_anti_slave_0 and cpu.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces worker_out_s0_translator.avalon_anti_slave_0 and worker_out.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>23</b> modules, <b>86</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>25</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>34</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>34</b> modules, <b>118</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>153</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>8</b> modules, <b>24</b> connections]]></message>
   <message level="Debug" culprit="worker0"><![CDATA["<b>worker0</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/system_worker0_cpu</b>"]]></message>
   <message level="Debug" culprit="worker0"><![CDATA["<b>worker0</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/system_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="worker0"><![CDATA["<b>worker0</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="worker0"><![CDATA["<b>worker0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_worker0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="worker0"><![CDATA["<b>worker0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/system_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="worker0"><![CDATA["<b>worker0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="worker0"><![CDATA["<b>system</b>" instantiated <b>worker</b> "<b>worker0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 211 starting:altera_nios2_gen2 "submodules/system_worker0_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_worker0_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>worker0</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:altera_nios2_gen2_unit "submodules/system_worker0_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker0_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker0_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0056_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0056_cpu_gen//system_worker0_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:16 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:17 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:18 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker0_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 25 starting:altera_avalon_jtag_uart "submodules/system_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 198 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="sdram_out"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>sdram_out</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 209 starting:altera_mm_interconnect "submodules/system_worker0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.020s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>35</b> modules, <b>117</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>worker0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 224 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="manager_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>manager_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 218 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="manager_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>manager_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 193 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 192 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 22 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 129 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="manager_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>manager_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 15 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 71 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 211 starting:altera_irq_mapper "submodules/system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 210 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 25 starting:worker "submodules/system_worker1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.data_master and cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.instruction_master and cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_debug_mem_slave_translator.avalon_anti_slave_0 and cpu.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces worker_out_s0_translator.avalon_anti_slave_0 and worker_out.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>23</b> modules, <b>86</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>25</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>34</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>34</b> modules, <b>118</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>153</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>8</b> modules, <b>24</b> connections]]></message>
   <message level="Debug" culprit="worker1"><![CDATA["<b>worker1</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/system_worker1_cpu</b>"]]></message>
   <message level="Debug" culprit="worker1"><![CDATA["<b>worker1</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/system_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="worker1"><![CDATA["<b>worker1</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="worker1"><![CDATA["<b>worker1</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_worker0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="worker1"><![CDATA["<b>worker1</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/system_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="worker1"><![CDATA["<b>worker1</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="worker1"><![CDATA["<b>system</b>" instantiated <b>worker</b> "<b>worker1</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 239 starting:altera_nios2_gen2 "submodules/system_worker1_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_worker1_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>worker1</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 4 starting:altera_nios2_gen2_unit "submodules/system_worker1_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker1_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker1_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0063_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0063_cpu_gen//system_worker1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:18 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:18 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:22 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:23 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:24 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker1_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 25 starting:altera_avalon_jtag_uart "submodules/system_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 198 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="sdram_out"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>sdram_out</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 209 starting:altera_mm_interconnect "submodules/system_worker0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.020s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>35</b> modules, <b>117</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>worker0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 224 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="manager_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>manager_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 218 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="manager_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>manager_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 193 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 192 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 22 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 129 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="manager_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>manager_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 15 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 71 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 211 starting:altera_irq_mapper "submodules/system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 210 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 30 starting:worker "submodules/system_worker2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.data_master and cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.instruction_master and cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_debug_mem_slave_translator.avalon_anti_slave_0 and cpu.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces worker_out_s0_translator.avalon_anti_slave_0 and worker_out.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>23</b> modules, <b>86</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>25</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>34</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>34</b> modules, <b>118</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>153</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>8</b> modules, <b>24</b> connections]]></message>
   <message level="Debug" culprit="worker2"><![CDATA["<b>worker2</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/system_worker2_cpu</b>"]]></message>
   <message level="Debug" culprit="worker2"><![CDATA["<b>worker2</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/system_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="worker2"><![CDATA["<b>worker2</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="worker2"><![CDATA["<b>worker2</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_worker0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="worker2"><![CDATA["<b>worker2</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/system_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="worker2"><![CDATA["<b>worker2</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="worker2"><![CDATA["<b>system</b>" instantiated <b>worker</b> "<b>worker2</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 234 starting:altera_nios2_gen2 "submodules/system_worker2_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_worker2_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>worker2</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 3 starting:altera_nios2_gen2_unit "submodules/system_worker2_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker2_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker2_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0064_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0064_cpu_gen//system_worker2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:28 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:30 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:30 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker2_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 25 starting:altera_avalon_jtag_uart "submodules/system_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 198 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="sdram_out"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>sdram_out</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 209 starting:altera_mm_interconnect "submodules/system_worker0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.020s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>35</b> modules, <b>117</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>worker0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 224 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="manager_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>manager_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 218 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="manager_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>manager_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 193 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 192 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 22 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 129 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="manager_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>manager_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 15 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 71 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 211 starting:altera_irq_mapper "submodules/system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 210 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 35 starting:worker "submodules/system_worker3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.data_master and cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.instruction_master and cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_debug_mem_slave_translator.avalon_anti_slave_0 and cpu.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces worker_out_s0_translator.avalon_anti_slave_0 and worker_out.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>23</b> modules, <b>86</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>25</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>34</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>34</b> modules, <b>118</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>153</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>8</b> modules, <b>24</b> connections]]></message>
   <message level="Debug" culprit="worker3"><![CDATA["<b>worker3</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/system_worker3_cpu</b>"]]></message>
   <message level="Debug" culprit="worker3"><![CDATA["<b>worker3</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/system_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="worker3"><![CDATA["<b>worker3</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="worker3"><![CDATA["<b>worker3</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_worker0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="worker3"><![CDATA["<b>worker3</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/system_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="worker3"><![CDATA["<b>worker3</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="worker3"><![CDATA["<b>system</b>" instantiated <b>worker</b> "<b>worker3</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 229 starting:altera_nios2_gen2 "submodules/system_worker3_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_worker3_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>worker3</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 2 starting:altera_nios2_gen2_unit "submodules/system_worker3_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker3_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker3_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0065_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0065_cpu_gen//system_worker3_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:35 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:36 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:37 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker3_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 25 starting:altera_avalon_jtag_uart "submodules/system_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 198 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="sdram_out"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>sdram_out</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 209 starting:altera_mm_interconnect "submodules/system_worker0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.020s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>35</b> modules, <b>117</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>worker0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 224 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="manager_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>manager_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 218 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="manager_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>manager_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 193 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 192 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 22 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 129 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="manager_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>manager_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 15 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 71 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 211 starting:altera_irq_mapper "submodules/system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 210 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 40 starting:altera_mm_interconnect "submodules/system_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.031s/0.046s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.011s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.013s/0.022s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.012s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.012s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.011s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.012s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.009s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.009s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.014s/0.021s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>179</b> modules, <b>620</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_017</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_018</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_022</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_023</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_024</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 224 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="manager_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>manager_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 218 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="manager_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>manager_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 193 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 192 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 154 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 153 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 152 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 151 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 150 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 149 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 148 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 147 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 137 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_017"</message>
   <message level="Info" culprit="router_017"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_017</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 136 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_018"</message>
   <message level="Info" culprit="router_018"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_018</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 135 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_019"</message>
   <message level="Info" culprit="router_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_019</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 132 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_022"</message>
   <message level="Info" culprit="router_022"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_022</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 131 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_023"</message>
   <message level="Info" culprit="router_023"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_023</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 130 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_024"</message>
   <message level="Info" culprit="router_024"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_024</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 129 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="manager_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>manager_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 123 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 122 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 121 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 117 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 116 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 106 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_011"</message>
   <message level="Info" culprit="cmd_mux_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_011</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 104 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_013"</message>
   <message level="Info" culprit="cmd_mux_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_013</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 98 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 97 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 87 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux_011"</message>
   <message level="Info" culprit="rsp_demux_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_011</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 85 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux_013"</message>
   <message level="Info" culprit="rsp_demux_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_013</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 79 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 78 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 77 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 73 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 71 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 211 starting:altera_irq_mapper "submodules/system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 210 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:17.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=1,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=1,CLK1_PHASE_SHIFT=3000,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 3000 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 3.00000000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 50.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 ns PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1549114675449897.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_UNUSED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="system:.:altpll_0"
   kind="altpll"
   version="17.1"
   name="system_altpll_0">
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_UNUSED" />
  <parameter name="CLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="3000" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="1" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 0 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 0 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 100.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 0 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT1 3.00000000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR1 1 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE1 50.000000 PT#EFF_OUTPUT_FREQ_VALUE0 50.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK1 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT1 ns PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1549114675449897.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK1_MULTIPLY_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 3000 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 1 CT#PORT_LOCKED PORT_UNUSED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_altpll_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="altpll_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 26 starting:altpll "submodules/system_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/17.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0002_sopcgen/system_altpll_0.v --source=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0002_sopcgen/system_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.914s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>system</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:17.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="system:.:jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="17.1"
   name="system_jtag_uart_0">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="50000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="jtag_uart_0" />
  <instantiator instantiator="system_worker0" as="jtag_uart" />
  <instantiator instantiator="system_worker1" as="jtag_uart" />
  <instantiator instantiator="system_worker2" as="jtag_uart" />
  <instantiator instantiator="system_worker3" as="jtag_uart" />
  <messages>
   <message level="Debug" culprit="system">queue size: 25 starting:altera_avalon_jtag_uart "submodules/system_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:17.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=manager.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=1,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=27,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;manager.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;shared_ocm.s1&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;req_fifo.out_csr&apos; start=&apos;0x1400&apos; end=&apos;0x1420&apos; type=&apos;altera_avalon_fifo.out_csr&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0x1420&apos; end=&apos;0x1440&apos; type=&apos;altera_avalon_performance_counter.control_slave&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x1440&apos; end=&apos;0x1450&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;mbox_m_w3.avmm_msg_sender&apos; start=&apos;0x1450&apos; end=&apos;0x1460&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w2.avmm_msg_sender&apos; start=&apos;0x1460&apos; end=&apos;0x1470&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w1.avmm_msg_sender&apos; start=&apos;0x1470&apos; end=&apos;0x1480&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w0.avmm_msg_sender&apos; start=&apos;0x1480&apos; end=&apos;0x1490&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1498&apos; end=&apos;0x14A0&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;req_fifo.out&apos; start=&apos;0x14A0&apos; end=&apos;0x14A4&apos; type=&apos;altera_avalon_fifo.out&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=67108896,exceptionOffset=32,exceptionSlave=sdram_0_sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;manager.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1498&apos; end=&apos;0x14A0&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=67108864,resetOffset=0,resetSlave=sdram_0_sdram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=manager.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=1,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=27,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;manager.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;shared_ocm.s1&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;req_fifo.out_csr&apos; start=&apos;0x1400&apos; end=&apos;0x1420&apos; type=&apos;altera_avalon_fifo.out_csr&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0x1420&apos; end=&apos;0x1440&apos; type=&apos;altera_avalon_performance_counter.control_slave&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x1440&apos; end=&apos;0x1450&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;mbox_m_w3.avmm_msg_sender&apos; start=&apos;0x1450&apos; end=&apos;0x1460&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w2.avmm_msg_sender&apos; start=&apos;0x1460&apos; end=&apos;0x1470&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w1.avmm_msg_sender&apos; start=&apos;0x1470&apos; end=&apos;0x1480&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w0.avmm_msg_sender&apos; start=&apos;0x1480&apos; end=&apos;0x1490&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1498&apos; end=&apos;0x14A0&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;req_fifo.out&apos; start=&apos;0x14A0&apos; end=&apos;0x14A4&apos; type=&apos;altera_avalon_fifo.out&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=67108896,exceptionOffset=32,exceptionSlave=sdram_0_sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;manager.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1498&apos; end=&apos;0x14A0&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=67108864,resetOffset=0,resetSlave=sdram_0_sdram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="system:.:manager"
   kind="altera_nios2_gen2"
   version="17.1"
   name="system_manager">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="67108896" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;manager.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;shared_ocm.s1&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;req_fifo.out_csr&apos; start=&apos;0x1400&apos; end=&apos;0x1420&apos; type=&apos;altera_avalon_fifo.out_csr&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0x1420&apos; end=&apos;0x1440&apos; type=&apos;altera_avalon_performance_counter.control_slave&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x1440&apos; end=&apos;0x1450&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;mbox_m_w3.avmm_msg_sender&apos; start=&apos;0x1450&apos; end=&apos;0x1460&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w2.avmm_msg_sender&apos; start=&apos;0x1460&apos; end=&apos;0x1470&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w1.avmm_msg_sender&apos; start=&apos;0x1470&apos; end=&apos;0x1480&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w0.avmm_msg_sender&apos; start=&apos;0x1480&apos; end=&apos;0x1490&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1498&apos; end=&apos;0x14A0&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;req_fifo.out&apos; start=&apos;0x14A0&apos; end=&apos;0x14A4&apos; type=&apos;altera_avalon_fifo.out&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="sdram_0_sdram.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="27" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="27" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="sdram_0_sdram.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="manager.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="2080" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="67108864" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;manager.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1498&apos; end=&apos;0x14A0&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system" as="manager" />
  <messages>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_nios2_gen2 "submodules/system_manager"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="manager"><![CDATA["<b>manager</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_manager_cpu</b>"]]></message>
   <message level="Info" culprit="manager"><![CDATA["<b>system</b>" instantiated <b>altera_nios2_gen2</b> "<b>manager</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 200 starting:altera_nios2_gen2_unit "submodules/system_manager_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_manager_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_manager_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0011_cpu_gen//system_manager_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:01 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:02 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:04 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:05 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_manager_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>manager</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mailbox_simple:17.1:AWIDTH=2,DWIDTH=32,MSG_ARRIVAL_NOTIFY=0,MSG_SPACE_NOTIFY=0"
   instancePathKey="system:.:mbox_m_w0"
   kind="altera_avalon_mailbox_simple"
   version="17.1"
   name="altera_avalon_mailbox">
  <parameter name="MSG_SPACE_NOTIFY" value="0" />
  <parameter name="AWIDTH" value="2" />
  <parameter name="MSG_ARRIVAL_NOTIFY" value="0" />
  <parameter name="DWIDTH" value="32" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_mailbox.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/altera_avalon_mailbox/altera_avalon_mailbox_simple_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="mbox_m_w0,mbox_m_w1,mbox_m_w2,mbox_m_w3" />
  <messages>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_avalon_mailbox_simple "submodules/altera_avalon_mailbox"</message>
   <message level="Info" culprit="mbox_m_w0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_mailbox_simple</b> "<b>mbox_m_w0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_performance_counter:17.1:control_slave_address_width=3,numberOfSections=1"
   instancePathKey="system:.:performance_counter_0"
   kind="altera_avalon_performance_counter"
   version="17.1"
   name="system_performance_counter_0">
  <parameter name="control_slave_address_width" value="3" />
  <parameter name="numberOfSections" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_performance_counter_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_performance_counter/altera_avalon_performance_counter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="performance_counter_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 20 starting:altera_avalon_performance_counter "submodules/system_performance_counter_0"</message>
   <message level="Info" culprit="performance_counter_0">Starting RTL generation for module 'system_performance_counter_0'</message>
   <message level="Info" culprit="performance_counter_0">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=system_performance_counter_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0006_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0006_performance_counter_0_gen//system_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="performance_counter_0">Done RTL generation for module 'system_performance_counter_0'</message>
   <message level="Info" culprit="performance_counter_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_performance_counter</b> "<b>performance_counter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_fifo:17.1:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=16,channelWidth=8,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=true,derived_use_avalonMM_wr_slave=true,derived_use_avalonST_sink=false,derived_use_avalonST_source=false,deviceFamilyString=Cyclone IV E,errorWidth=8,fifoDepth=16,fifoInputInterfaceOptions=AVALONMM_WRITE,fifoOutputInterfaceOptions=AVALONMM_READ,showHiddenFeatures=false,singleClockMode=false,singleResetMode=false,symbolsPerBeat=2,useBackpressure=true,useIRQ=false,usePacket=true,useReadControl=true,useRegister=false,useWriteControl=true"
   instancePathKey="system:.:req_fifo"
   kind="altera_avalon_fifo"
   version="17.1"
   name="system_req_fifo">
  <parameter name="derived_use_avalonMM_rd_slave" value="true" />
  <parameter name="usePacket" value="true" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="derived_use_avalonMM_wr_slave" value="true" />
  <parameter name="derived_use_avalonST_source" value="false" />
  <parameter name="useIRQ" value="false" />
  <parameter name="derived_sink_source_avalonST_width" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="errorWidth" value="8" />
  <parameter name="useRegister" value="false" />
  <parameter name="channelWidth" value="8" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="derived_use_avalonST_sink" value="false" />
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="useReadControl" value="true" />
  <parameter name="singleClockMode" value="false" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_req_fifo.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_req_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="req_fifo" />
  <messages>
   <message level="Debug" culprit="system">queue size: 19 starting:altera_avalon_fifo "submodules/system_req_fifo"</message>
   <message level="Info" culprit="req_fifo">Starting RTL generation for module 'system_req_fifo'</message>
   <message level="Info" culprit="req_fifo">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=system_req_fifo --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0007_req_fifo_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0007_req_fifo_gen//system_req_fifo_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="req_fifo">Done RTL generation for module 'system_req_fifo'</message>
   <message level="Info" culprit="req_fifo"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_fifo</b> "<b>req_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="sdram:1.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1549135159,AUTO_UNIQUE_ID=system_sdram_0(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_avalon_new_sdram_controller:17.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=9,componentName=system_sdram_0_sdram,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=33554432)(altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=26,AUTO_ADDRESS_WIDTH=25,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=26,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=25,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:17.1:)(clock:17.1:)(reset:17.1:)(reset:17.1:)"
   instancePathKey="system:.:sdram_0"
   kind="sdram"
   version="1.0"
   name="system_sdram_0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_GENERATION_ID" value="1549135159" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="AUTO_UNIQUE_ID" value="system_sdram_0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/QuartusII/IVS_Projekat/sdram.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system" as="sdram_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 18 starting:sdram "submodules/system_sdram_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has address signal 26 bit wide, but the slave is 24 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has byteenable signal 4 bit wide, but the slave is 2 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_out.m0 and sdram_out_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_s1_translator.avalon_anti_slave_0 and sdram.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>10</b> modules, <b>32</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>12</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>13</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>16</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>18</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>20</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug" culprit="sdram_0"><![CDATA["<b>sdram_0</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/system_sdram_0_sdram</b>"]]></message>
   <message level="Debug" culprit="sdram_0"><![CDATA["<b>sdram_0</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="sdram_0"><![CDATA["<b>sdram_0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_sdram_0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="sdram_0"><![CDATA["<b>sdram_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="sdram_0"><![CDATA["<b>system</b>" instantiated <b>sdram</b> "<b>sdram_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_avalon_new_sdram_controller "submodules/system_sdram_0_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'system_sdram_0_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_0_sdram --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0012_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0012_sdram_gen//system_sdram_0_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'system_sdram_0_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 198 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="sdram_out"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>sdram_out</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 197 starting:altera_mm_interconnect "submodules/system_sdram_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.011s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>18</b> modules, <b>51</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_sdram_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_sdram_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_sdram_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_sdram_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_sdram_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_sdram_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 224 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="manager_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>manager_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 218 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="manager_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>manager_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 193 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 192 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 47 starting:altera_merlin_router "submodules/system_sdram_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 46 starting:altera_merlin_router "submodules/system_sdram_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 45 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 44 starting:altera_merlin_demultiplexer "submodules/system_sdram_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 43 starting:altera_merlin_multiplexer "submodules/system_sdram_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 41 starting:altera_merlin_multiplexer "submodules/system_sdram_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 40 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:altera_avalon_st_adapter "submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 210 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:17.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=system_shared_ocm,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=system_shared_ocm.hex,derived_is_hardcopy=false,derived_set_addr_width=8,derived_set_addr_width2=8,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=true,deviceFamily=Cyclone IV E,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=false,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=1024,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="system:.:shared_ocm"
   kind="altera_avalon_onchip_memory2"
   version="17.1"
   name="system_shared_ocm">
  <parameter name="derived_singleClockOperation" value="true" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="system_shared_ocm" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="8" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="8" />
  <parameter name="derived_init_file_name" value="system_shared_ocm.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="true" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="1024" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_shared_ocm.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="shared_ocm" />
  <messages>
   <message level="Debug" culprit="system">queue size: 21 starting:altera_avalon_onchip_memory2 "submodules/system_shared_ocm"</message>
   <message level="Info" culprit="shared_ocm">Starting RTL generation for module 'system_shared_ocm'</message>
   <message level="Info" culprit="shared_ocm">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_shared_ocm --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0008_shared_ocm_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0008_shared_ocm_gen//system_shared_ocm_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="shared_ocm">Done RTL generation for module 'system_shared_ocm'</message>
   <message level="Info" culprit="shared_ocm"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>shared_ocm</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="worker:1.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1549135159,AUTO_UNIQUE_ID=system_worker0,AUTO_WOUT_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;req_fifo.in_csr&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; /&gt;&lt;slave name=&apos;mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x20&apos; end=&apos;0x30&apos; /&gt;&lt;slave name=&apos;req_fifo.in&apos; start=&apos;0x30&apos; end=&apos;0x34&apos; /&gt;&lt;slave name=&apos;shared_ocm.s2&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;,AUTO_WOUT_ADDRESS_WIDTH=AddressWidth = 27,cpu_id=16,exception_vector=68157472,reset_vector=68157440(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_nios2_gen2:17.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=16,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=68157472,exceptionOffset=68157472,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68157440,resetOffset=68157440,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=16,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=68157472,exceptionOffset=68157472,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68157440,resetOffset=68157440,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.1:)(clock:17.1:)(reset:17.1:))(altera_avalon_jtag_uart:17.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=28,AUTO_ADDRESS_WIDTH=27,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=28,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=27,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(clock:17.1:)(clock:17.1:)(clock:17.1:)(interrupt:17.1:irqNumber=0)(reset:17.1:)(reset:17.1:)(reset:17.1:)"
   instancePathKey="system:.:worker0"
   kind="worker"
   version="1.0"
   name="system_worker0">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="cpu_id" value="16" />
  <parameter name="AUTO_GENERATION_ID" value="1549135159" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="system_worker0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_WOUT_ADDRESS_WIDTH" value="AddressWidth = 27" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="reset_vector" value="68157440" />
  <parameter
     name="AUTO_WOUT_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;req_fifo.in_csr&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; /&gt;&lt;slave name=&apos;mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x20&apos; end=&apos;0x30&apos; /&gt;&lt;slave name=&apos;req_fifo.in&apos; start=&apos;0x30&apos; end=&apos;0x34&apos; /&gt;&lt;slave name=&apos;shared_ocm.s2&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="exception_vector" value="68157472" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/QuartusII/IVS_Projekat/worker.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system" as="worker0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 20 starting:worker "submodules/system_worker0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.data_master and cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.instruction_master and cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_debug_mem_slave_translator.avalon_anti_slave_0 and cpu.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces worker_out_s0_translator.avalon_anti_slave_0 and worker_out.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>23</b> modules, <b>86</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>25</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>34</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>34</b> modules, <b>118</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>153</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>8</b> modules, <b>24</b> connections]]></message>
   <message level="Debug" culprit="worker0"><![CDATA["<b>worker0</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/system_worker0_cpu</b>"]]></message>
   <message level="Debug" culprit="worker0"><![CDATA["<b>worker0</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/system_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="worker0"><![CDATA["<b>worker0</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="worker0"><![CDATA["<b>worker0</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_worker0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="worker0"><![CDATA["<b>worker0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/system_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="worker0"><![CDATA["<b>worker0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="worker0"><![CDATA["<b>system</b>" instantiated <b>worker</b> "<b>worker0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 211 starting:altera_nios2_gen2 "submodules/system_worker0_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_worker0_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>worker0</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:altera_nios2_gen2_unit "submodules/system_worker0_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker0_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker0_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0056_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0056_cpu_gen//system_worker0_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:16 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:17 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:18 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker0_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 25 starting:altera_avalon_jtag_uart "submodules/system_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 198 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="sdram_out"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>sdram_out</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 209 starting:altera_mm_interconnect "submodules/system_worker0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.020s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>35</b> modules, <b>117</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>worker0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 224 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="manager_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>manager_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 218 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="manager_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>manager_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 193 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 192 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 22 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 129 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="manager_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>manager_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 15 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 71 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 211 starting:altera_irq_mapper "submodules/system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 210 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="worker:1.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1549135159,AUTO_UNIQUE_ID=system_worker1,AUTO_WOUT_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;req_fifo.in_csr&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; /&gt;&lt;slave name=&apos;mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x20&apos; end=&apos;0x30&apos; /&gt;&lt;slave name=&apos;req_fifo.in&apos; start=&apos;0x30&apos; end=&apos;0x34&apos; /&gt;&lt;slave name=&apos;shared_ocm.s2&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;,AUTO_WOUT_ADDRESS_WIDTH=AddressWidth = 27,cpu_id=32,exception_vector=68681760,reset_vector=68681728(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_nios2_gen2:17.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=32,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=68681760,exceptionOffset=68681760,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68681728,resetOffset=68681728,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=32,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=68681760,exceptionOffset=68681760,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68681728,resetOffset=68681728,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.1:)(clock:17.1:)(reset:17.1:))(altera_avalon_jtag_uart:17.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=28,AUTO_ADDRESS_WIDTH=27,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=28,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=27,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(clock:17.1:)(clock:17.1:)(clock:17.1:)(interrupt:17.1:irqNumber=0)(reset:17.1:)(reset:17.1:)(reset:17.1:)"
   instancePathKey="system:.:worker1"
   kind="worker"
   version="1.0"
   name="system_worker1">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="cpu_id" value="32" />
  <parameter name="AUTO_GENERATION_ID" value="1549135159" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="system_worker1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_WOUT_ADDRESS_WIDTH" value="AddressWidth = 27" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="reset_vector" value="68681728" />
  <parameter
     name="AUTO_WOUT_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;req_fifo.in_csr&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; /&gt;&lt;slave name=&apos;mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x20&apos; end=&apos;0x30&apos; /&gt;&lt;slave name=&apos;req_fifo.in&apos; start=&apos;0x30&apos; end=&apos;0x34&apos; /&gt;&lt;slave name=&apos;shared_ocm.s2&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="exception_vector" value="68681760" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/QuartusII/IVS_Projekat/worker.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system" as="worker1" />
  <messages>
   <message level="Debug" culprit="system">queue size: 25 starting:worker "submodules/system_worker1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.data_master and cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.instruction_master and cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_debug_mem_slave_translator.avalon_anti_slave_0 and cpu.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces worker_out_s0_translator.avalon_anti_slave_0 and worker_out.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>23</b> modules, <b>86</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>25</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>34</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>34</b> modules, <b>118</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>153</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>8</b> modules, <b>24</b> connections]]></message>
   <message level="Debug" culprit="worker1"><![CDATA["<b>worker1</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/system_worker1_cpu</b>"]]></message>
   <message level="Debug" culprit="worker1"><![CDATA["<b>worker1</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/system_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="worker1"><![CDATA["<b>worker1</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="worker1"><![CDATA["<b>worker1</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_worker0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="worker1"><![CDATA["<b>worker1</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/system_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="worker1"><![CDATA["<b>worker1</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="worker1"><![CDATA["<b>system</b>" instantiated <b>worker</b> "<b>worker1</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 239 starting:altera_nios2_gen2 "submodules/system_worker1_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_worker1_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>worker1</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 4 starting:altera_nios2_gen2_unit "submodules/system_worker1_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker1_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker1_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0063_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0063_cpu_gen//system_worker1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:18 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:18 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:22 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:23 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:24 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker1_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 25 starting:altera_avalon_jtag_uart "submodules/system_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 198 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="sdram_out"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>sdram_out</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 209 starting:altera_mm_interconnect "submodules/system_worker0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.020s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>35</b> modules, <b>117</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>worker0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 224 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="manager_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>manager_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 218 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="manager_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>manager_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 193 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 192 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 22 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 129 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="manager_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>manager_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 15 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 71 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 211 starting:altera_irq_mapper "submodules/system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 210 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="worker:1.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1549135159,AUTO_UNIQUE_ID=system_worker2,AUTO_WOUT_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;req_fifo.in_csr&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; /&gt;&lt;slave name=&apos;mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x20&apos; end=&apos;0x30&apos; /&gt;&lt;slave name=&apos;req_fifo.in&apos; start=&apos;0x30&apos; end=&apos;0x34&apos; /&gt;&lt;slave name=&apos;shared_ocm.s2&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;,AUTO_WOUT_ADDRESS_WIDTH=AddressWidth = 27,cpu_id=64,exception_vector=69206048,reset_vector=69206016(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_nios2_gen2:17.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=64,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=69206048,exceptionOffset=69206048,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=69206016,resetOffset=69206016,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=64,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=69206048,exceptionOffset=69206048,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=69206016,resetOffset=69206016,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.1:)(clock:17.1:)(reset:17.1:))(altera_avalon_jtag_uart:17.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=28,AUTO_ADDRESS_WIDTH=27,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=28,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=27,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(clock:17.1:)(clock:17.1:)(clock:17.1:)(interrupt:17.1:irqNumber=0)(reset:17.1:)(reset:17.1:)(reset:17.1:)"
   instancePathKey="system:.:worker2"
   kind="worker"
   version="1.0"
   name="system_worker2">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="cpu_id" value="64" />
  <parameter name="AUTO_GENERATION_ID" value="1549135159" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="system_worker2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_WOUT_ADDRESS_WIDTH" value="AddressWidth = 27" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="reset_vector" value="69206016" />
  <parameter
     name="AUTO_WOUT_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;req_fifo.in_csr&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; /&gt;&lt;slave name=&apos;mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x20&apos; end=&apos;0x30&apos; /&gt;&lt;slave name=&apos;req_fifo.in&apos; start=&apos;0x30&apos; end=&apos;0x34&apos; /&gt;&lt;slave name=&apos;shared_ocm.s2&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="exception_vector" value="69206048" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/QuartusII/IVS_Projekat/worker.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system" as="worker2" />
  <messages>
   <message level="Debug" culprit="system">queue size: 30 starting:worker "submodules/system_worker2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.data_master and cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.instruction_master and cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_debug_mem_slave_translator.avalon_anti_slave_0 and cpu.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces worker_out_s0_translator.avalon_anti_slave_0 and worker_out.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>23</b> modules, <b>86</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>25</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>34</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>34</b> modules, <b>118</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>153</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>8</b> modules, <b>24</b> connections]]></message>
   <message level="Debug" culprit="worker2"><![CDATA["<b>worker2</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/system_worker2_cpu</b>"]]></message>
   <message level="Debug" culprit="worker2"><![CDATA["<b>worker2</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/system_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="worker2"><![CDATA["<b>worker2</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="worker2"><![CDATA["<b>worker2</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_worker0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="worker2"><![CDATA["<b>worker2</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/system_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="worker2"><![CDATA["<b>worker2</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="worker2"><![CDATA["<b>system</b>" instantiated <b>worker</b> "<b>worker2</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 234 starting:altera_nios2_gen2 "submodules/system_worker2_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_worker2_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>worker2</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 3 starting:altera_nios2_gen2_unit "submodules/system_worker2_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker2_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker2_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0064_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0064_cpu_gen//system_worker2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:28 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:30 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:30 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker2_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 25 starting:altera_avalon_jtag_uart "submodules/system_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 198 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="sdram_out"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>sdram_out</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 209 starting:altera_mm_interconnect "submodules/system_worker0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.020s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>35</b> modules, <b>117</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>worker0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 224 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="manager_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>manager_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 218 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="manager_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>manager_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 193 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 192 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 22 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 129 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="manager_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>manager_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 15 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 71 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 211 starting:altera_irq_mapper "submodules/system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 210 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="worker:1.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=50000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1549135159,AUTO_UNIQUE_ID=system_worker3,AUTO_WOUT_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;req_fifo.in_csr&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; /&gt;&lt;slave name=&apos;mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x20&apos; end=&apos;0x30&apos; /&gt;&lt;slave name=&apos;req_fifo.in&apos; start=&apos;0x30&apos; end=&apos;0x34&apos; /&gt;&lt;slave name=&apos;shared_ocm.s2&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;,AUTO_WOUT_ADDRESS_WIDTH=AddressWidth = 27,cpu_id=128,exception_vector=69730336,reset_vector=69730304(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=50000000,resetSynchronousEdges=NONE)(altera_nios2_gen2:17.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=128,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=69730336,exceptionOffset=69730336,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=69730304,resetOffset=69730304,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=128,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=69730336,exceptionOffset=69730336,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=69730304,resetOffset=69730304,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.1:)(clock:17.1:)(reset:17.1:))(altera_avalon_jtag_uart:17.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=50000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=28,AUTO_ADDRESS_WIDTH=27,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=28,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=27,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x1008,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0800,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x10000000,defaultConnection=false)(clock:17.1:)(clock:17.1:)(clock:17.1:)(interrupt:17.1:irqNumber=0)(reset:17.1:)(reset:17.1:)(reset:17.1:)"
   instancePathKey="system:.:worker3"
   kind="worker"
   version="1.0"
   name="system_worker3">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="cpu_id" value="128" />
  <parameter name="AUTO_GENERATION_ID" value="1549135159" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="system_worker3" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_WOUT_ADDRESS_WIDTH" value="AddressWidth = 27" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="reset_vector" value="69730304" />
  <parameter
     name="AUTO_WOUT_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;req_fifo.in_csr&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; /&gt;&lt;slave name=&apos;mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x20&apos; end=&apos;0x30&apos; /&gt;&lt;slave name=&apos;req_fifo.in&apos; start=&apos;0x30&apos; end=&apos;0x34&apos; /&gt;&lt;slave name=&apos;shared_ocm.s2&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="exception_vector" value="69730336" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_jtag_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/QuartusII/IVS_Projekat/worker.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system" as="worker3" />
  <messages>
   <message level="Debug" culprit="system">queue size: 35 starting:worker "submodules/system_worker3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>13</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>12</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.data_master and cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.instruction_master and cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_debug_mem_slave_translator.avalon_anti_slave_0 and cpu.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces worker_out_s0_translator.avalon_anti_slave_0 and worker_out.s0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>18</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>23</b> modules, <b>86</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>25</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>34</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>34</b> modules, <b>118</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>36</b> modules, <b>153</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>5</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>6</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>8</b> modules, <b>24</b> connections]]></message>
   <message level="Debug" culprit="worker3"><![CDATA["<b>worker3</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/system_worker3_cpu</b>"]]></message>
   <message level="Debug" culprit="worker3"><![CDATA["<b>worker3</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/system_jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="worker3"><![CDATA["<b>worker3</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="worker3"><![CDATA["<b>worker3</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_worker0_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="worker3"><![CDATA["<b>worker3</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/system_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="worker3"><![CDATA["<b>worker3</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="worker3"><![CDATA["<b>system</b>" instantiated <b>worker</b> "<b>worker3</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 229 starting:altera_nios2_gen2 "submodules/system_worker3_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_worker3_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>worker3</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 2 starting:altera_nios2_gen2_unit "submodules/system_worker3_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker3_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker3_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0065_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0065_cpu_gen//system_worker3_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:35 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:36 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:37 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker3_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 25 starting:altera_avalon_jtag_uart "submodules/system_jtag_uart_0"</message>
   <message level="Info" culprit="jtag_uart_0">Starting RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart_0">Done RTL generation for module 'system_jtag_uart_0'</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 198 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="sdram_out"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>sdram_out</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 209 starting:altera_mm_interconnect "submodules/system_worker0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.020s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>35</b> modules, <b>117</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>worker0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 224 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="manager_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>manager_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 218 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="manager_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>manager_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 193 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 192 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 22 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 129 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="manager_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>manager_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 15 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 71 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 211 starting:altera_irq_mapper "submodules/system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 210 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:17.1:AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {manager_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {manager_data_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {manager_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {manager_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {manager_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {manager_data_master_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {manager_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {manager_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {manager_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {manager_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {manager_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {manager_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {manager_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {manager_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {manager_data_master_translator} {USE_READ} {1};set_instance_parameter_value {manager_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {manager_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {manager_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {manager_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {manager_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {manager_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {manager_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {manager_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {manager_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {manager_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {manager_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {manager_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {manager_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {manager_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {manager_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {manager_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {manager_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {manager_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {manager_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {manager_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {manager_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {manager_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {manager_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {manager_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {manager_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {manager_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {manager_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {manager_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {manager_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {manager_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {manager_data_master_translator} {SYNC_RESET} {0};add_instance {manager_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {manager_instruction_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {manager_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {manager_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {manager_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {manager_instruction_master_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {manager_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {manager_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {manager_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {manager_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {manager_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {manager_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {manager_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {manager_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {manager_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {manager_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {manager_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {manager_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {manager_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {manager_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {manager_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {manager_instruction_master_translator} {SYNC_RESET} {0};add_instance {worker0_wout_translator} {altera_merlin_master_translator};set_instance_parameter_value {worker0_wout_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {worker0_wout_translator} {AV_DATA_W} {32};set_instance_parameter_value {worker0_wout_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {worker0_wout_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {worker0_wout_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {worker0_wout_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker0_wout_translator} {AV_READLATENCY} {0};set_instance_parameter_value {worker0_wout_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {worker0_wout_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {worker0_wout_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {worker0_wout_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {worker0_wout_translator} {USE_READDATA} {1};set_instance_parameter_value {worker0_wout_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {worker0_wout_translator} {USE_READ} {1};set_instance_parameter_value {worker0_wout_translator} {USE_WRITE} {1};set_instance_parameter_value {worker0_wout_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {worker0_wout_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {worker0_wout_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {worker0_wout_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {worker0_wout_translator} {USE_ADDRESS} {1};set_instance_parameter_value {worker0_wout_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {worker0_wout_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {worker0_wout_translator} {USE_CLKEN} {0};set_instance_parameter_value {worker0_wout_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {worker0_wout_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {worker0_wout_translator} {USE_LOCK} {0};set_instance_parameter_value {worker0_wout_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {worker0_wout_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {worker0_wout_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {worker0_wout_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {worker0_wout_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {worker0_wout_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker0_wout_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker0_wout_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker0_wout_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {worker0_wout_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker0_wout_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {worker0_wout_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {worker0_wout_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {worker0_wout_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {worker0_wout_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {worker0_wout_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {worker0_wout_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {worker0_wout_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {worker0_wout_translator} {SYNC_RESET} {0};add_instance {worker1_wout_translator} {altera_merlin_master_translator};set_instance_parameter_value {worker1_wout_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {worker1_wout_translator} {AV_DATA_W} {32};set_instance_parameter_value {worker1_wout_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {worker1_wout_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {worker1_wout_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {worker1_wout_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker1_wout_translator} {AV_READLATENCY} {0};set_instance_parameter_value {worker1_wout_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {worker1_wout_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {worker1_wout_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {worker1_wout_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {worker1_wout_translator} {USE_READDATA} {1};set_instance_parameter_value {worker1_wout_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {worker1_wout_translator} {USE_READ} {1};set_instance_parameter_value {worker1_wout_translator} {USE_WRITE} {1};set_instance_parameter_value {worker1_wout_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {worker1_wout_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {worker1_wout_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {worker1_wout_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {worker1_wout_translator} {USE_ADDRESS} {1};set_instance_parameter_value {worker1_wout_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {worker1_wout_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {worker1_wout_translator} {USE_CLKEN} {0};set_instance_parameter_value {worker1_wout_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {worker1_wout_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {worker1_wout_translator} {USE_LOCK} {0};set_instance_parameter_value {worker1_wout_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {worker1_wout_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {worker1_wout_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {worker1_wout_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {worker1_wout_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {worker1_wout_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker1_wout_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker1_wout_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker1_wout_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {worker1_wout_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker1_wout_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {worker1_wout_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {worker1_wout_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {worker1_wout_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {worker1_wout_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {worker1_wout_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {worker1_wout_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {worker1_wout_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {worker1_wout_translator} {SYNC_RESET} {0};add_instance {worker2_wout_translator} {altera_merlin_master_translator};set_instance_parameter_value {worker2_wout_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {worker2_wout_translator} {AV_DATA_W} {32};set_instance_parameter_value {worker2_wout_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {worker2_wout_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {worker2_wout_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {worker2_wout_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker2_wout_translator} {AV_READLATENCY} {0};set_instance_parameter_value {worker2_wout_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {worker2_wout_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {worker2_wout_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {worker2_wout_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {worker2_wout_translator} {USE_READDATA} {1};set_instance_parameter_value {worker2_wout_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {worker2_wout_translator} {USE_READ} {1};set_instance_parameter_value {worker2_wout_translator} {USE_WRITE} {1};set_instance_parameter_value {worker2_wout_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {worker2_wout_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {worker2_wout_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {worker2_wout_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {worker2_wout_translator} {USE_ADDRESS} {1};set_instance_parameter_value {worker2_wout_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {worker2_wout_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {worker2_wout_translator} {USE_CLKEN} {0};set_instance_parameter_value {worker2_wout_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {worker2_wout_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {worker2_wout_translator} {USE_LOCK} {0};set_instance_parameter_value {worker2_wout_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {worker2_wout_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {worker2_wout_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {worker2_wout_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {worker2_wout_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {worker2_wout_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker2_wout_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker2_wout_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker2_wout_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {worker2_wout_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker2_wout_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {worker2_wout_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {worker2_wout_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {worker2_wout_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {worker2_wout_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {worker2_wout_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {worker2_wout_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {worker2_wout_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {worker2_wout_translator} {SYNC_RESET} {0};add_instance {worker3_wout_translator} {altera_merlin_master_translator};set_instance_parameter_value {worker3_wout_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {worker3_wout_translator} {AV_DATA_W} {32};set_instance_parameter_value {worker3_wout_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {worker3_wout_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {worker3_wout_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {worker3_wout_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker3_wout_translator} {AV_READLATENCY} {0};set_instance_parameter_value {worker3_wout_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {worker3_wout_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {worker3_wout_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {worker3_wout_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {worker3_wout_translator} {USE_READDATA} {1};set_instance_parameter_value {worker3_wout_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {worker3_wout_translator} {USE_READ} {1};set_instance_parameter_value {worker3_wout_translator} {USE_WRITE} {1};set_instance_parameter_value {worker3_wout_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {worker3_wout_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {worker3_wout_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {worker3_wout_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {worker3_wout_translator} {USE_ADDRESS} {1};set_instance_parameter_value {worker3_wout_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {worker3_wout_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {worker3_wout_translator} {USE_CLKEN} {0};set_instance_parameter_value {worker3_wout_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {worker3_wout_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {worker3_wout_translator} {USE_LOCK} {0};set_instance_parameter_value {worker3_wout_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {worker3_wout_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {worker3_wout_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {worker3_wout_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {worker3_wout_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {worker3_wout_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker3_wout_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker3_wout_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker3_wout_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {worker3_wout_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker3_wout_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {worker3_wout_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {worker3_wout_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {worker3_wout_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {worker3_wout_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {worker3_wout_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {worker3_wout_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {worker3_wout_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {worker3_wout_translator} {SYNC_RESET} {0};add_instance {jtag_uart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w0_avmm_msg_sender_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w1_avmm_msg_sender_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w2_avmm_msg_sender_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w3_avmm_msg_sender_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {performance_counter_0_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {manager_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {manager_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {manager_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {manager_debug_mem_slave_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {manager_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {req_fifo_out_translator} {altera_merlin_slave_translator};set_instance_parameter_value {req_fifo_out_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {req_fifo_out_translator} {AV_DATA_W} {32};set_instance_parameter_value {req_fifo_out_translator} {UAV_DATA_W} {32};set_instance_parameter_value {req_fifo_out_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {req_fifo_out_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_out_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_out_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {req_fifo_out_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_out_translator} {AV_READLATENCY} {1};set_instance_parameter_value {req_fifo_out_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {req_fifo_out_translator} {USE_READDATA} {1};set_instance_parameter_value {req_fifo_out_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_READ} {1};set_instance_parameter_value {req_fifo_out_translator} {USE_WRITE} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_ADDRESS} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {req_fifo_out_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_LOCK} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {req_fifo_out_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_out_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {req_fifo_out_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {req_fifo_out_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_out_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {req_fifo_out_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {req_fifo_out_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {req_fifo_out_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_out_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_out_csr_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {req_fifo_out_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_READ} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {altpll_0_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {shared_ocm_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {shared_ocm_s1_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {shared_ocm_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {shared_ocm_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {shared_ocm_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {shared_ocm_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {shared_ocm_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {shared_ocm_s1_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {shared_ocm_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {shared_ocm_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {shared_ocm_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_READ} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {shared_ocm_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_ocm_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {shared_ocm_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {shared_ocm_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_ocm_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {shared_ocm_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_0_sdout_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_0_sdout_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {sdram_0_sdout_translator} {AV_DATA_W} {32};set_instance_parameter_value {sdram_0_sdout_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sdram_0_sdout_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_0_sdout_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_0_sdout_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_0_sdout_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {sdram_0_sdout_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_0_sdout_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_READ} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sdram_0_sdout_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sdram_0_sdout_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_0_sdout_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {sdram_0_sdout_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_0_sdout_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_0_sdout_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_0_sdout_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w3_avmm_msg_receiver_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {req_fifo_in_translator} {altera_merlin_slave_translator};set_instance_parameter_value {req_fifo_in_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {req_fifo_in_translator} {AV_DATA_W} {32};set_instance_parameter_value {req_fifo_in_translator} {UAV_DATA_W} {32};set_instance_parameter_value {req_fifo_in_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {req_fifo_in_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_in_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_in_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {req_fifo_in_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_in_translator} {AV_READLATENCY} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {req_fifo_in_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {req_fifo_in_translator} {USE_READDATA} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {req_fifo_in_translator} {USE_READ} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_WRITE} {1};set_instance_parameter_value {req_fifo_in_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_ADDRESS} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {req_fifo_in_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_LOCK} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {req_fifo_in_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_in_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {req_fifo_in_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {req_fifo_in_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_in_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {req_fifo_in_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {req_fifo_in_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {req_fifo_in_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_in_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_in_csr_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {req_fifo_in_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_READ} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {shared_ocm_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {shared_ocm_s2_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {shared_ocm_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {shared_ocm_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {shared_ocm_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {shared_ocm_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {shared_ocm_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {shared_ocm_s2_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {shared_ocm_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {shared_ocm_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {shared_ocm_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_READ} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {shared_ocm_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_ocm_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {shared_ocm_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {shared_ocm_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_ocm_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {shared_ocm_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w2_avmm_msg_receiver_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w0_avmm_msg_receiver_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w1_avmm_msg_receiver_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {manager_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {manager_data_master_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {manager_data_master_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {manager_data_master_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {manager_data_master_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {manager_data_master_agent} {PKT_QOS_H} {84};set_instance_parameter_value {manager_data_master_agent} {PKT_QOS_L} {84};set_instance_parameter_value {manager_data_master_agent} {PKT_DATA_SIDEBAND_H} {82};set_instance_parameter_value {manager_data_master_agent} {PKT_DATA_SIDEBAND_L} {82};set_instance_parameter_value {manager_data_master_agent} {PKT_ADDR_SIDEBAND_H} {81};set_instance_parameter_value {manager_data_master_agent} {PKT_ADDR_SIDEBAND_L} {81};set_instance_parameter_value {manager_data_master_agent} {PKT_BURST_TYPE_H} {80};set_instance_parameter_value {manager_data_master_agent} {PKT_BURST_TYPE_L} {79};set_instance_parameter_value {manager_data_master_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {manager_data_master_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {manager_data_master_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {manager_data_master_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {manager_data_master_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {manager_data_master_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {manager_data_master_agent} {PKT_TRANS_EXCLUSIVE} {69};set_instance_parameter_value {manager_data_master_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {manager_data_master_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {manager_data_master_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {manager_data_master_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {manager_data_master_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {manager_data_master_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {manager_data_master_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {manager_data_master_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {manager_data_master_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {manager_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {manager_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {manager_data_master_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {manager_data_master_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {manager_data_master_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {manager_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {manager_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {manager_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {manager_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {manager_data_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {manager_data_master_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {manager_data_master_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {manager_data_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {manager_data_master_agent} {ST_DATA_W} {108};set_instance_parameter_value {manager_data_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {manager_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {manager_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {manager_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {manager_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {manager_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001498&quot;
   end=&quot;0x000000000000014a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;mbox_m_w0_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001480&quot;
   end=&quot;0x00000000000001490&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;mbox_m_w1_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001470&quot;
   end=&quot;0x00000000000001480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;mbox_m_w2_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001460&quot;
   end=&quot;0x00000000000001470&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;mbox_m_w3_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001450&quot;
   end=&quot;0x00000000000001460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;performance_counter_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001420&quot;
   end=&quot;0x00000000000001440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;manager_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;req_fifo_out_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000014a0&quot;
   end=&quot;0x000000000000014a4&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;req_fifo_out_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001400&quot;
   end=&quot;0x00000000000001420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;altpll_0_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001440&quot;
   end=&quot;0x00000000000001450&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;shared_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {manager_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {manager_data_master_agent} {ID} {0};set_instance_parameter_value {manager_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {manager_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {manager_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {manager_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {manager_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {manager_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {manager_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {manager_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {manager_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {manager_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {manager_instruction_master_agent} {PKT_QOS_H} {84};set_instance_parameter_value {manager_instruction_master_agent} {PKT_QOS_L} {84};set_instance_parameter_value {manager_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {82};set_instance_parameter_value {manager_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {82};set_instance_parameter_value {manager_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {81};set_instance_parameter_value {manager_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {81};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BURST_TYPE_H} {80};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BURST_TYPE_L} {79};set_instance_parameter_value {manager_instruction_master_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {manager_instruction_master_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {manager_instruction_master_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {manager_instruction_master_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {manager_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {69};set_instance_parameter_value {manager_instruction_master_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {manager_instruction_master_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {manager_instruction_master_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {manager_instruction_master_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {manager_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {manager_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {manager_instruction_master_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {manager_instruction_master_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {manager_instruction_master_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {manager_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {manager_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {manager_instruction_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {manager_instruction_master_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {manager_instruction_master_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {manager_instruction_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {manager_instruction_master_agent} {ST_DATA_W} {108};set_instance_parameter_value {manager_instruction_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {manager_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {manager_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {manager_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {manager_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {manager_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001498&quot;
   end=&quot;0x000000000000014a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;manager_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {manager_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {manager_instruction_master_agent} {ID} {1};set_instance_parameter_value {manager_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {manager_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {manager_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {manager_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {manager_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {worker0_wout_agent} {altera_merlin_master_agent};set_instance_parameter_value {worker0_wout_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {worker0_wout_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {worker0_wout_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {worker0_wout_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {worker0_wout_agent} {PKT_QOS_H} {84};set_instance_parameter_value {worker0_wout_agent} {PKT_QOS_L} {84};set_instance_parameter_value {worker0_wout_agent} {PKT_DATA_SIDEBAND_H} {82};set_instance_parameter_value {worker0_wout_agent} {PKT_DATA_SIDEBAND_L} {82};set_instance_parameter_value {worker0_wout_agent} {PKT_ADDR_SIDEBAND_H} {81};set_instance_parameter_value {worker0_wout_agent} {PKT_ADDR_SIDEBAND_L} {81};set_instance_parameter_value {worker0_wout_agent} {PKT_BURST_TYPE_H} {80};set_instance_parameter_value {worker0_wout_agent} {PKT_BURST_TYPE_L} {79};set_instance_parameter_value {worker0_wout_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {worker0_wout_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {worker0_wout_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker0_wout_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker0_wout_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {worker0_wout_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {worker0_wout_agent} {PKT_TRANS_EXCLUSIVE} {69};set_instance_parameter_value {worker0_wout_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {worker0_wout_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {worker0_wout_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {worker0_wout_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {worker0_wout_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {worker0_wout_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {worker0_wout_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker0_wout_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker0_wout_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {worker0_wout_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {worker0_wout_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {worker0_wout_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker0_wout_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker0_wout_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {worker0_wout_agent} {PKT_DATA_H} {31};set_instance_parameter_value {worker0_wout_agent} {PKT_DATA_L} {0};set_instance_parameter_value {worker0_wout_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker0_wout_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker0_wout_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker0_wout_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker0_wout_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker0_wout_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker0_wout_agent} {ST_DATA_W} {108};set_instance_parameter_value {worker0_wout_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker0_wout_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker0_wout_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker0_wout_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker0_wout_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker0_wout_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;shared_ocm_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;req_fifo_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;req_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000034&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mbox_m_w0_avmm_msg_receiver_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {worker0_wout_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {worker0_wout_agent} {ID} {2};set_instance_parameter_value {worker0_wout_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {worker0_wout_agent} {CACHE_VALUE} {0};set_instance_parameter_value {worker0_wout_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {worker0_wout_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {worker0_wout_agent} {USE_WRITERESPONSE} {0};add_instance {worker1_wout_agent} {altera_merlin_master_agent};set_instance_parameter_value {worker1_wout_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {worker1_wout_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {worker1_wout_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {worker1_wout_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {worker1_wout_agent} {PKT_QOS_H} {84};set_instance_parameter_value {worker1_wout_agent} {PKT_QOS_L} {84};set_instance_parameter_value {worker1_wout_agent} {PKT_DATA_SIDEBAND_H} {82};set_instance_parameter_value {worker1_wout_agent} {PKT_DATA_SIDEBAND_L} {82};set_instance_parameter_value {worker1_wout_agent} {PKT_ADDR_SIDEBAND_H} {81};set_instance_parameter_value {worker1_wout_agent} {PKT_ADDR_SIDEBAND_L} {81};set_instance_parameter_value {worker1_wout_agent} {PKT_BURST_TYPE_H} {80};set_instance_parameter_value {worker1_wout_agent} {PKT_BURST_TYPE_L} {79};set_instance_parameter_value {worker1_wout_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {worker1_wout_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {worker1_wout_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker1_wout_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker1_wout_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {worker1_wout_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {worker1_wout_agent} {PKT_TRANS_EXCLUSIVE} {69};set_instance_parameter_value {worker1_wout_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {worker1_wout_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {worker1_wout_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {worker1_wout_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {worker1_wout_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {worker1_wout_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {worker1_wout_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker1_wout_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker1_wout_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {worker1_wout_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {worker1_wout_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {worker1_wout_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker1_wout_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker1_wout_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {worker1_wout_agent} {PKT_DATA_H} {31};set_instance_parameter_value {worker1_wout_agent} {PKT_DATA_L} {0};set_instance_parameter_value {worker1_wout_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker1_wout_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker1_wout_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker1_wout_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker1_wout_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker1_wout_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker1_wout_agent} {ST_DATA_W} {108};set_instance_parameter_value {worker1_wout_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker1_wout_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker1_wout_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker1_wout_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker1_wout_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker1_wout_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;shared_ocm_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;req_fifo_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;req_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000034&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;mbox_m_w1_avmm_msg_receiver_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {worker1_wout_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {worker1_wout_agent} {ID} {3};set_instance_parameter_value {worker1_wout_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {worker1_wout_agent} {CACHE_VALUE} {0};set_instance_parameter_value {worker1_wout_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {worker1_wout_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {worker1_wout_agent} {USE_WRITERESPONSE} {0};add_instance {worker2_wout_agent} {altera_merlin_master_agent};set_instance_parameter_value {worker2_wout_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {worker2_wout_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {worker2_wout_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {worker2_wout_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {worker2_wout_agent} {PKT_QOS_H} {84};set_instance_parameter_value {worker2_wout_agent} {PKT_QOS_L} {84};set_instance_parameter_value {worker2_wout_agent} {PKT_DATA_SIDEBAND_H} {82};set_instance_parameter_value {worker2_wout_agent} {PKT_DATA_SIDEBAND_L} {82};set_instance_parameter_value {worker2_wout_agent} {PKT_ADDR_SIDEBAND_H} {81};set_instance_parameter_value {worker2_wout_agent} {PKT_ADDR_SIDEBAND_L} {81};set_instance_parameter_value {worker2_wout_agent} {PKT_BURST_TYPE_H} {80};set_instance_parameter_value {worker2_wout_agent} {PKT_BURST_TYPE_L} {79};set_instance_parameter_value {worker2_wout_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {worker2_wout_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {worker2_wout_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker2_wout_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker2_wout_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {worker2_wout_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {worker2_wout_agent} {PKT_TRANS_EXCLUSIVE} {69};set_instance_parameter_value {worker2_wout_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {worker2_wout_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {worker2_wout_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {worker2_wout_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {worker2_wout_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {worker2_wout_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {worker2_wout_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker2_wout_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker2_wout_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {worker2_wout_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {worker2_wout_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {worker2_wout_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker2_wout_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker2_wout_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {worker2_wout_agent} {PKT_DATA_H} {31};set_instance_parameter_value {worker2_wout_agent} {PKT_DATA_L} {0};set_instance_parameter_value {worker2_wout_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker2_wout_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker2_wout_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker2_wout_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker2_wout_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker2_wout_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker2_wout_agent} {ST_DATA_W} {108};set_instance_parameter_value {worker2_wout_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker2_wout_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker2_wout_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker2_wout_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker2_wout_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker2_wout_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;shared_ocm_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;req_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000034&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;req_fifo_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;mbox_m_w2_avmm_msg_receiver_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {worker2_wout_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {worker2_wout_agent} {ID} {4};set_instance_parameter_value {worker2_wout_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {worker2_wout_agent} {CACHE_VALUE} {0};set_instance_parameter_value {worker2_wout_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {worker2_wout_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {worker2_wout_agent} {USE_WRITERESPONSE} {0};add_instance {worker3_wout_agent} {altera_merlin_master_agent};set_instance_parameter_value {worker3_wout_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {worker3_wout_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {worker3_wout_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {worker3_wout_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {worker3_wout_agent} {PKT_QOS_H} {84};set_instance_parameter_value {worker3_wout_agent} {PKT_QOS_L} {84};set_instance_parameter_value {worker3_wout_agent} {PKT_DATA_SIDEBAND_H} {82};set_instance_parameter_value {worker3_wout_agent} {PKT_DATA_SIDEBAND_L} {82};set_instance_parameter_value {worker3_wout_agent} {PKT_ADDR_SIDEBAND_H} {81};set_instance_parameter_value {worker3_wout_agent} {PKT_ADDR_SIDEBAND_L} {81};set_instance_parameter_value {worker3_wout_agent} {PKT_BURST_TYPE_H} {80};set_instance_parameter_value {worker3_wout_agent} {PKT_BURST_TYPE_L} {79};set_instance_parameter_value {worker3_wout_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {worker3_wout_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {worker3_wout_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker3_wout_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker3_wout_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {worker3_wout_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {worker3_wout_agent} {PKT_TRANS_EXCLUSIVE} {69};set_instance_parameter_value {worker3_wout_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {worker3_wout_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {worker3_wout_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {worker3_wout_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {worker3_wout_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {worker3_wout_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {worker3_wout_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker3_wout_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker3_wout_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {worker3_wout_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {worker3_wout_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {worker3_wout_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker3_wout_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker3_wout_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {worker3_wout_agent} {PKT_DATA_H} {31};set_instance_parameter_value {worker3_wout_agent} {PKT_DATA_L} {0};set_instance_parameter_value {worker3_wout_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker3_wout_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker3_wout_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker3_wout_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker3_wout_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker3_wout_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker3_wout_agent} {ST_DATA_W} {108};set_instance_parameter_value {worker3_wout_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker3_wout_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker3_wout_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker3_wout_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker3_wout_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker3_wout_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;mbox_m_w3_avmm_msg_receiver_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;req_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000034&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;req_fifo_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;shared_ocm_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {worker3_wout_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {worker3_wout_agent} {ID} {5};set_instance_parameter_value {worker3_wout_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {worker3_wout_agent} {CACHE_VALUE} {0};set_instance_parameter_value {worker3_wout_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {worker3_wout_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {worker3_wout_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_DATA_W} {108};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ID} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w0_avmm_msg_sender_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {ID} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w1_avmm_msg_sender_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {ID} {6};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w2_avmm_msg_sender_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {ID} {8};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w3_avmm_msg_sender_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {ID} {10};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {performance_counter_0_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ST_DATA_W} {108};set_instance_parameter_value {performance_counter_0_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {performance_counter_0_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {performance_counter_0_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {performance_counter_0_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ID} {11};set_instance_parameter_value {performance_counter_0_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ECC_ENABLE} {0};add_instance {performance_counter_0_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {manager_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {manager_debug_mem_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {manager_debug_mem_slave_agent} {ST_DATA_W} {108};set_instance_parameter_value {manager_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {manager_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {manager_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {manager_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {manager_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {manager_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {manager_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {manager_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {manager_debug_mem_slave_agent} {ID} {2};set_instance_parameter_value {manager_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {manager_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {manager_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {manager_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {req_fifo_out_agent} {altera_merlin_slave_agent};set_instance_parameter_value {req_fifo_out_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {req_fifo_out_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {req_fifo_out_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {req_fifo_out_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {req_fifo_out_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {req_fifo_out_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {req_fifo_out_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {req_fifo_out_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {req_fifo_out_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {req_fifo_out_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {req_fifo_out_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {req_fifo_out_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {req_fifo_out_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {req_fifo_out_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {req_fifo_out_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {req_fifo_out_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {req_fifo_out_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {req_fifo_out_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {req_fifo_out_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {req_fifo_out_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {req_fifo_out_agent} {PKT_DATA_H} {31};set_instance_parameter_value {req_fifo_out_agent} {PKT_DATA_L} {0};set_instance_parameter_value {req_fifo_out_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {req_fifo_out_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {req_fifo_out_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {req_fifo_out_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {req_fifo_out_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {req_fifo_out_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {req_fifo_out_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {req_fifo_out_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {req_fifo_out_agent} {ST_DATA_W} {108};set_instance_parameter_value {req_fifo_out_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_out_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_out_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_out_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {req_fifo_out_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {req_fifo_out_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {req_fifo_out_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {req_fifo_out_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {req_fifo_out_agent} {ID} {15};set_instance_parameter_value {req_fifo_out_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_out_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_out_agent} {ECC_ENABLE} {0};add_instance {req_fifo_out_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {req_fifo_out_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {req_fifo_out_csr_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {req_fifo_out_csr_agent} {ST_DATA_W} {108};set_instance_parameter_value {req_fifo_out_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_out_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_out_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_out_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {req_fifo_out_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {req_fifo_out_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {req_fifo_out_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {req_fifo_out_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {req_fifo_out_csr_agent} {ID} {14};set_instance_parameter_value {req_fifo_out_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_out_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_out_csr_agent} {ECC_ENABLE} {0};add_instance {req_fifo_out_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {altpll_0_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {altpll_0_pll_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {altpll_0_pll_slave_agent} {ST_DATA_W} {108};set_instance_parameter_value {altpll_0_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_0_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {altpll_0_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {altpll_0_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {altpll_0_pll_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {altpll_0_pll_slave_agent} {ID} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {ECC_ENABLE} {0};add_instance {altpll_0_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {altpll_0_pll_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {shared_ocm_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {shared_ocm_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {shared_ocm_s1_agent} {ST_DATA_W} {108};set_instance_parameter_value {shared_ocm_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_ocm_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {shared_ocm_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_ocm_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {shared_ocm_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {shared_ocm_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {shared_ocm_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {shared_ocm_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {shared_ocm_s1_agent} {ID} {17};set_instance_parameter_value {shared_ocm_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_ocm_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_ocm_s1_agent} {ECC_ENABLE} {0};add_instance {shared_ocm_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_0_sdout_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_0_sdout_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sdram_0_sdout_agent} {ST_DATA_W} {108};set_instance_parameter_value {sdram_0_sdout_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_0_sdout_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_0_sdout_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_0_sdout_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_0_sdout_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sdram_0_sdout_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_0_sdout_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sdram_0_sdout_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sdram_0_sdout_agent} {ID} {16};set_instance_parameter_value {sdram_0_sdout_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_0_sdout_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_0_sdout_agent} {ECC_ENABLE} {0};add_instance {sdram_0_sdout_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w3_avmm_msg_receiver_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {ID} {9};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {req_fifo_in_agent} {altera_merlin_slave_agent};set_instance_parameter_value {req_fifo_in_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {req_fifo_in_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {req_fifo_in_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {req_fifo_in_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {req_fifo_in_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {req_fifo_in_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {req_fifo_in_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {req_fifo_in_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {req_fifo_in_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {req_fifo_in_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {req_fifo_in_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {req_fifo_in_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {req_fifo_in_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {req_fifo_in_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {req_fifo_in_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {req_fifo_in_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {req_fifo_in_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {req_fifo_in_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {req_fifo_in_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {req_fifo_in_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {req_fifo_in_agent} {PKT_DATA_H} {31};set_instance_parameter_value {req_fifo_in_agent} {PKT_DATA_L} {0};set_instance_parameter_value {req_fifo_in_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {req_fifo_in_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {req_fifo_in_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {req_fifo_in_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {req_fifo_in_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {req_fifo_in_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {req_fifo_in_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {req_fifo_in_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {req_fifo_in_agent} {ST_DATA_W} {108};set_instance_parameter_value {req_fifo_in_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_in_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_in_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_in_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {req_fifo_in_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {req_fifo_in_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {req_fifo_in_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {req_fifo_in_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {req_fifo_in_agent} {ID} {13};set_instance_parameter_value {req_fifo_in_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_in_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_in_agent} {ECC_ENABLE} {0};add_instance {req_fifo_in_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {req_fifo_in_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {req_fifo_in_csr_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {req_fifo_in_csr_agent} {ST_DATA_W} {108};set_instance_parameter_value {req_fifo_in_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_in_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_in_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_in_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {req_fifo_in_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {req_fifo_in_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {req_fifo_in_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {req_fifo_in_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {req_fifo_in_csr_agent} {ID} {12};set_instance_parameter_value {req_fifo_in_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_in_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_in_csr_agent} {ECC_ENABLE} {0};add_instance {req_fifo_in_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {shared_ocm_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {shared_ocm_s2_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {shared_ocm_s2_agent} {ST_DATA_W} {108};set_instance_parameter_value {shared_ocm_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_ocm_s2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {shared_ocm_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_ocm_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {shared_ocm_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {shared_ocm_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {shared_ocm_s2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {shared_ocm_s2_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {shared_ocm_s2_agent} {ID} {18};set_instance_parameter_value {shared_ocm_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_ocm_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_ocm_s2_agent} {ECC_ENABLE} {0};add_instance {shared_ocm_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w2_avmm_msg_receiver_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {ID} {7};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w1_avmm_msg_receiver_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {ID} {5};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w0_avmm_msg_receiver_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {ID} {3};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 17 14 11 0 10 8 6 4 1 15 16 };set_instance_parameter_value {router} {CHANNEL_ID} {000001000000 010000000000 000100000000 000000100000 001000000000 000000010000 000000001000 000000000100 000000000010 000000000001 000010000000 100000000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both both read both };set_instance_parameter_value {router} {START_ADDRESS} {0x800 0x1000 0x1400 0x1420 0x1440 0x1450 0x1460 0x1470 0x1480 0x1498 0x14a0 0x4000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x1000 0x1400 0x1420 0x1440 0x1450 0x1460 0x1470 0x1480 0x1490 0x14a0 0x14a4 0x8000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {63};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router} {PKT_TRANS_READ} {67};set_instance_parameter_value {router} {ST_DATA_W} {108};set_instance_parameter_value {router} {ST_CHANNEL_W} {19};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {11};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {16};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 1 16 };set_instance_parameter_value {router_001} {CHANNEL_ID} {010 001 100 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x800 0x1498 0x4000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1000 0x14a0 0x8000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {63};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_001} {ST_DATA_W} {108};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {16};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {12 3 13 18 16 };set_instance_parameter_value {router_002} {CHANNEL_ID} {00100 10000 00010 01000 00001 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both write both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x20 0x30 0x1000 0x4000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x20 0x30 0x34 0x1400 0x8000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {63};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_002} {ST_DATA_W} {108};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {16};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {12 5 13 18 16 };set_instance_parameter_value {router_003} {CHANNEL_ID} {00100 10000 00010 01000 00001 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both write both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x20 0x30 0x1000 0x4000000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x20 0x30 0x34 0x1400 0x8000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {63};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_003} {ST_DATA_W} {108};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {16};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {12 7 13 18 16 };set_instance_parameter_value {router_004} {CHANNEL_ID} {00100 10000 00010 01000 00001 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both write both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x20 0x30 0x1000 0x4000000 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x20 0x30 0x34 0x1400 0x8000000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {63};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_004} {ST_DATA_W} {108};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {16};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {12 9 13 18 16 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01000 00010 00100 10000 00001 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both write both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x20 0x30 0x1000 0x4000000 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x20 0x30 0x34 0x1400 0x8000000 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {63};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_005} {ST_DATA_W} {108};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {16};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {63};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_006} {ST_DATA_W} {108};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {63};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_007} {ST_DATA_W} {108};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {63};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_008} {ST_DATA_W} {108};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {63};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_009} {ST_DATA_W} {108};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {63};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_010} {ST_DATA_W} {108};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {63};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_011} {ST_DATA_W} {108};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {63};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_012} {ST_DATA_W} {108};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {63};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_013} {ST_DATA_W} {108};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {63};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_014} {ST_DATA_W} {108};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {63};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_015} {ST_DATA_W} {108};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {63};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_016} {ST_DATA_W} {108};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {0 1 2 3 4 5 };set_instance_parameter_value {router_017} {CHANNEL_ID} {000001 000010 000100 001000 010000 100000 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both read both both both both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {63};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_017} {ST_DATA_W} {108};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {5 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {63};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_018} {ST_DATA_W} {108};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {2 3 4 5 };set_instance_parameter_value {router_019} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {63};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_019} {ST_DATA_W} {108};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {2 3 4 5 };set_instance_parameter_value {router_020} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {63};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_020} {ST_DATA_W} {108};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {2 3 4 5 };set_instance_parameter_value {router_021} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {63};set_instance_parameter_value {router_021} {PKT_ADDR_L} {36};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_021} {ST_DATA_W} {108};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {4 };set_instance_parameter_value {router_022} {CHANNEL_ID} {1 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {63};set_instance_parameter_value {router_022} {PKT_ADDR_L} {36};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_022} {ST_DATA_W} {108};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {3 };set_instance_parameter_value {router_023} {CHANNEL_ID} {1 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {63};set_instance_parameter_value {router_023} {PKT_ADDR_L} {36};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_023} {ST_DATA_W} {108};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {router_024} {altera_merlin_router};set_instance_parameter_value {router_024} {DESTINATION_ID} {2 };set_instance_parameter_value {router_024} {CHANNEL_ID} {1 };set_instance_parameter_value {router_024} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_024} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_024} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_024} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_024} {SPAN_OFFSET} {};set_instance_parameter_value {router_024} {PKT_ADDR_H} {63};set_instance_parameter_value {router_024} {PKT_ADDR_L} {36};set_instance_parameter_value {router_024} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_024} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_024} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_024} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_024} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_024} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_024} {ST_DATA_W} {108};set_instance_parameter_value {router_024} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_024} {DECODER_TYPE} {1};set_instance_parameter_value {router_024} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_024} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_024} {MEMORY_ALIASING_DECODE} {0};add_instance {manager_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {manager_data_master_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {manager_data_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {manager_data_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {manager_data_master_limiter} {PKT_SRC_ID_L} {85};set_instance_parameter_value {manager_data_master_limiter} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {manager_data_master_limiter} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {manager_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {manager_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {manager_data_master_limiter} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {manager_data_master_limiter} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {manager_data_master_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {manager_data_master_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {manager_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {manager_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {manager_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {manager_data_master_limiter} {ST_DATA_W} {108};set_instance_parameter_value {manager_data_master_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {manager_data_master_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {manager_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {manager_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {manager_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {manager_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {manager_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {manager_data_master_limiter} {REORDER} {0};add_instance {manager_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_SRC_ID_L} {85};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {manager_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {manager_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {manager_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {manager_instruction_master_limiter} {ST_DATA_W} {108};set_instance_parameter_value {manager_instruction_master_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {manager_instruction_master_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {manager_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {manager_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {manager_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {manager_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {manager_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {manager_instruction_master_limiter} {REORDER} {0};add_instance {worker0_wout_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {worker0_wout_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker0_wout_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker0_wout_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker0_wout_limiter} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker0_wout_limiter} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker0_wout_limiter} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker0_wout_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker0_wout_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker0_wout_limiter} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker0_wout_limiter} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker0_wout_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker0_wout_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker0_wout_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {worker0_wout_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {worker0_wout_limiter} {PIPELINED} {0};set_instance_parameter_value {worker0_wout_limiter} {ST_DATA_W} {108};set_instance_parameter_value {worker0_wout_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker0_wout_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {worker0_wout_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {worker0_wout_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {worker0_wout_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {worker0_wout_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {worker0_wout_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker0_wout_limiter} {REORDER} {0};add_instance {worker1_wout_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {worker1_wout_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker1_wout_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker1_wout_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker1_wout_limiter} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker1_wout_limiter} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker1_wout_limiter} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker1_wout_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker1_wout_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker1_wout_limiter} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker1_wout_limiter} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker1_wout_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker1_wout_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker1_wout_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {worker1_wout_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {worker1_wout_limiter} {PIPELINED} {0};set_instance_parameter_value {worker1_wout_limiter} {ST_DATA_W} {108};set_instance_parameter_value {worker1_wout_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker1_wout_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {worker1_wout_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {worker1_wout_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {worker1_wout_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {worker1_wout_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {worker1_wout_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker1_wout_limiter} {REORDER} {0};add_instance {worker2_wout_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {worker2_wout_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker2_wout_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker2_wout_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker2_wout_limiter} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker2_wout_limiter} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker2_wout_limiter} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker2_wout_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker2_wout_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker2_wout_limiter} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker2_wout_limiter} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker2_wout_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker2_wout_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker2_wout_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {worker2_wout_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {worker2_wout_limiter} {PIPELINED} {0};set_instance_parameter_value {worker2_wout_limiter} {ST_DATA_W} {108};set_instance_parameter_value {worker2_wout_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker2_wout_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {worker2_wout_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {worker2_wout_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {worker2_wout_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {worker2_wout_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {worker2_wout_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker2_wout_limiter} {REORDER} {0};add_instance {worker3_wout_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {worker3_wout_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker3_wout_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker3_wout_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker3_wout_limiter} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker3_wout_limiter} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker3_wout_limiter} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker3_wout_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker3_wout_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker3_wout_limiter} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker3_wout_limiter} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker3_wout_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker3_wout_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker3_wout_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {worker3_wout_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {worker3_wout_limiter} {PIPELINED} {0};set_instance_parameter_value {worker3_wout_limiter} {ST_DATA_W} {108};set_instance_parameter_value {worker3_wout_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker3_wout_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {worker3_wout_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {worker3_wout_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {worker3_wout_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {worker3_wout_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {worker3_wout_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker3_wout_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {12};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {6};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {6};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {12};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {108};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {108};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {manager_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {manager_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {manager_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {manager_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {manager_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_0_inclk_interface_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {worker0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {worker0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {worker0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {worker0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {worker0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_uart_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sdram_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_0_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {altpll_0_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {manager_data_master_translator.avalon_universal_master_0} {manager_data_master_agent.av} {avalon};set_connection_parameter_value {manager_data_master_translator.avalon_universal_master_0/manager_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {manager_data_master_translator.avalon_universal_master_0/manager_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {manager_data_master_translator.avalon_universal_master_0/manager_data_master_agent.av} {defaultConnection} {false};add_connection {manager_instruction_master_translator.avalon_universal_master_0} {manager_instruction_master_agent.av} {avalon};set_connection_parameter_value {manager_instruction_master_translator.avalon_universal_master_0/manager_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {manager_instruction_master_translator.avalon_universal_master_0/manager_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {manager_instruction_master_translator.avalon_universal_master_0/manager_instruction_master_agent.av} {defaultConnection} {false};add_connection {worker0_wout_translator.avalon_universal_master_0} {worker0_wout_agent.av} {avalon};set_connection_parameter_value {worker0_wout_translator.avalon_universal_master_0/worker0_wout_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {worker0_wout_translator.avalon_universal_master_0/worker0_wout_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {worker0_wout_translator.avalon_universal_master_0/worker0_wout_agent.av} {defaultConnection} {false};add_connection {worker1_wout_translator.avalon_universal_master_0} {worker1_wout_agent.av} {avalon};set_connection_parameter_value {worker1_wout_translator.avalon_universal_master_0/worker1_wout_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {worker1_wout_translator.avalon_universal_master_0/worker1_wout_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {worker1_wout_translator.avalon_universal_master_0/worker1_wout_agent.av} {defaultConnection} {false};add_connection {worker2_wout_translator.avalon_universal_master_0} {worker2_wout_agent.av} {avalon};set_connection_parameter_value {worker2_wout_translator.avalon_universal_master_0/worker2_wout_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {worker2_wout_translator.avalon_universal_master_0/worker2_wout_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {worker2_wout_translator.avalon_universal_master_0/worker2_wout_agent.av} {defaultConnection} {false};add_connection {worker3_wout_translator.avalon_universal_master_0} {worker3_wout_agent.av} {avalon};set_connection_parameter_value {worker3_wout_translator.avalon_universal_master_0/worker3_wout_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {worker3_wout_translator.avalon_universal_master_0/worker3_wout_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {worker3_wout_translator.avalon_universal_master_0/worker3_wout_agent.av} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.m0} {jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rf_source} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {mbox_m_w0_avmm_msg_sender_agent.m0} {mbox_m_w0_avmm_msg_sender_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w0_avmm_msg_sender_agent.m0/mbox_m_w0_avmm_msg_sender_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w0_avmm_msg_sender_agent.m0/mbox_m_w0_avmm_msg_sender_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w0_avmm_msg_sender_agent.m0/mbox_m_w0_avmm_msg_sender_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w0_avmm_msg_sender_agent.rf_source} {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo.out} {mbox_m_w0_avmm_msg_sender_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w0_avmm_msg_sender_agent.rdata_fifo_src} {mbox_m_w0_avmm_msg_sender_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {mbox_m_w0_avmm_msg_sender_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/mbox_m_w0_avmm_msg_sender_agent.cp} {qsys_mm.command};add_connection {mbox_m_w1_avmm_msg_sender_agent.m0} {mbox_m_w1_avmm_msg_sender_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w1_avmm_msg_sender_agent.m0/mbox_m_w1_avmm_msg_sender_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w1_avmm_msg_sender_agent.m0/mbox_m_w1_avmm_msg_sender_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w1_avmm_msg_sender_agent.m0/mbox_m_w1_avmm_msg_sender_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w1_avmm_msg_sender_agent.rf_source} {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo.out} {mbox_m_w1_avmm_msg_sender_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w1_avmm_msg_sender_agent.rdata_fifo_src} {mbox_m_w1_avmm_msg_sender_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {mbox_m_w1_avmm_msg_sender_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/mbox_m_w1_avmm_msg_sender_agent.cp} {qsys_mm.command};add_connection {mbox_m_w2_avmm_msg_sender_agent.m0} {mbox_m_w2_avmm_msg_sender_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w2_avmm_msg_sender_agent.m0/mbox_m_w2_avmm_msg_sender_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w2_avmm_msg_sender_agent.m0/mbox_m_w2_avmm_msg_sender_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w2_avmm_msg_sender_agent.m0/mbox_m_w2_avmm_msg_sender_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w2_avmm_msg_sender_agent.rf_source} {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo.out} {mbox_m_w2_avmm_msg_sender_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w2_avmm_msg_sender_agent.rdata_fifo_src} {mbox_m_w2_avmm_msg_sender_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {mbox_m_w2_avmm_msg_sender_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/mbox_m_w2_avmm_msg_sender_agent.cp} {qsys_mm.command};add_connection {mbox_m_w3_avmm_msg_sender_agent.m0} {mbox_m_w3_avmm_msg_sender_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w3_avmm_msg_sender_agent.m0/mbox_m_w3_avmm_msg_sender_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w3_avmm_msg_sender_agent.m0/mbox_m_w3_avmm_msg_sender_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w3_avmm_msg_sender_agent.m0/mbox_m_w3_avmm_msg_sender_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w3_avmm_msg_sender_agent.rf_source} {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo.out} {mbox_m_w3_avmm_msg_sender_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w3_avmm_msg_sender_agent.rdata_fifo_src} {mbox_m_w3_avmm_msg_sender_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {mbox_m_w3_avmm_msg_sender_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/mbox_m_w3_avmm_msg_sender_agent.cp} {qsys_mm.command};add_connection {performance_counter_0_control_slave_agent.m0} {performance_counter_0_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {performance_counter_0_control_slave_agent.m0/performance_counter_0_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {performance_counter_0_control_slave_agent.m0/performance_counter_0_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {performance_counter_0_control_slave_agent.m0/performance_counter_0_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {performance_counter_0_control_slave_agent.rf_source} {performance_counter_0_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {performance_counter_0_control_slave_agent_rsp_fifo.out} {performance_counter_0_control_slave_agent.rf_sink} {avalon_streaming};add_connection {performance_counter_0_control_slave_agent.rdata_fifo_src} {performance_counter_0_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {performance_counter_0_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/performance_counter_0_control_slave_agent.cp} {qsys_mm.command};add_connection {manager_debug_mem_slave_agent.m0} {manager_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {manager_debug_mem_slave_agent.m0/manager_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {manager_debug_mem_slave_agent.m0/manager_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {manager_debug_mem_slave_agent.m0/manager_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {manager_debug_mem_slave_agent.rf_source} {manager_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {manager_debug_mem_slave_agent_rsp_fifo.out} {manager_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {manager_debug_mem_slave_agent.rdata_fifo_src} {manager_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {manager_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/manager_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {req_fifo_out_agent.m0} {req_fifo_out_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {req_fifo_out_agent.m0/req_fifo_out_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {req_fifo_out_agent.m0/req_fifo_out_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {req_fifo_out_agent.m0/req_fifo_out_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {req_fifo_out_agent.rf_source} {req_fifo_out_agent_rsp_fifo.in} {avalon_streaming};add_connection {req_fifo_out_agent_rsp_fifo.out} {req_fifo_out_agent.rf_sink} {avalon_streaming};add_connection {req_fifo_out_agent.rdata_fifo_src} {req_fifo_out_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {req_fifo_out_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/req_fifo_out_agent.cp} {qsys_mm.command};add_connection {req_fifo_out_csr_agent.m0} {req_fifo_out_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {req_fifo_out_csr_agent.m0/req_fifo_out_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {req_fifo_out_csr_agent.m0/req_fifo_out_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {req_fifo_out_csr_agent.m0/req_fifo_out_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {req_fifo_out_csr_agent.rf_source} {req_fifo_out_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {req_fifo_out_csr_agent_rsp_fifo.out} {req_fifo_out_csr_agent.rf_sink} {avalon_streaming};add_connection {req_fifo_out_csr_agent.rdata_fifo_src} {req_fifo_out_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {req_fifo_out_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/req_fifo_out_csr_agent.cp} {qsys_mm.command};add_connection {altpll_0_pll_slave_agent.m0} {altpll_0_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {altpll_0_pll_slave_agent.rf_source} {altpll_0_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {altpll_0_pll_slave_agent_rsp_fifo.out} {altpll_0_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {altpll_0_pll_slave_agent.rdata_fifo_src} {altpll_0_pll_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {altpll_0_pll_slave_agent_rdata_fifo.out} {altpll_0_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {altpll_0_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/altpll_0_pll_slave_agent.cp} {qsys_mm.command};add_connection {shared_ocm_s1_agent.m0} {shared_ocm_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {shared_ocm_s1_agent.m0/shared_ocm_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {shared_ocm_s1_agent.m0/shared_ocm_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {shared_ocm_s1_agent.m0/shared_ocm_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {shared_ocm_s1_agent.rf_source} {shared_ocm_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {shared_ocm_s1_agent_rsp_fifo.out} {shared_ocm_s1_agent.rf_sink} {avalon_streaming};add_connection {shared_ocm_s1_agent.rdata_fifo_src} {shared_ocm_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {shared_ocm_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/shared_ocm_s1_agent.cp} {qsys_mm.command};add_connection {sdram_0_sdout_agent.m0} {sdram_0_sdout_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_0_sdout_agent.m0/sdram_0_sdout_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_0_sdout_agent.m0/sdram_0_sdout_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_0_sdout_agent.m0/sdram_0_sdout_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_0_sdout_agent.rf_source} {sdram_0_sdout_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_0_sdout_agent_rsp_fifo.out} {sdram_0_sdout_agent.rf_sink} {avalon_streaming};add_connection {sdram_0_sdout_agent.rdata_fifo_src} {sdram_0_sdout_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {sdram_0_sdout_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/sdram_0_sdout_agent.cp} {qsys_mm.command};add_connection {mbox_m_w3_avmm_msg_receiver_agent.m0} {mbox_m_w3_avmm_msg_receiver_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w3_avmm_msg_receiver_agent.m0/mbox_m_w3_avmm_msg_receiver_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w3_avmm_msg_receiver_agent.m0/mbox_m_w3_avmm_msg_receiver_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w3_avmm_msg_receiver_agent.m0/mbox_m_w3_avmm_msg_receiver_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w3_avmm_msg_receiver_agent.rf_source} {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo.out} {mbox_m_w3_avmm_msg_receiver_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w3_avmm_msg_receiver_agent.rdata_fifo_src} {mbox_m_w3_avmm_msg_receiver_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {mbox_m_w3_avmm_msg_receiver_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/mbox_m_w3_avmm_msg_receiver_agent.cp} {qsys_mm.command};add_connection {req_fifo_in_agent.m0} {req_fifo_in_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {req_fifo_in_agent.m0/req_fifo_in_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {req_fifo_in_agent.m0/req_fifo_in_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {req_fifo_in_agent.m0/req_fifo_in_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {req_fifo_in_agent.rf_source} {req_fifo_in_agent_rsp_fifo.in} {avalon_streaming};add_connection {req_fifo_in_agent_rsp_fifo.out} {req_fifo_in_agent.rf_sink} {avalon_streaming};add_connection {req_fifo_in_agent.rdata_fifo_src} {req_fifo_in_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {req_fifo_in_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/req_fifo_in_agent.cp} {qsys_mm.command};add_connection {req_fifo_in_csr_agent.m0} {req_fifo_in_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {req_fifo_in_csr_agent.m0/req_fifo_in_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {req_fifo_in_csr_agent.m0/req_fifo_in_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {req_fifo_in_csr_agent.m0/req_fifo_in_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {req_fifo_in_csr_agent.rf_source} {req_fifo_in_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {req_fifo_in_csr_agent_rsp_fifo.out} {req_fifo_in_csr_agent.rf_sink} {avalon_streaming};add_connection {req_fifo_in_csr_agent.rdata_fifo_src} {req_fifo_in_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_014.src} {req_fifo_in_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/req_fifo_in_csr_agent.cp} {qsys_mm.command};add_connection {shared_ocm_s2_agent.m0} {shared_ocm_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {shared_ocm_s2_agent.m0/shared_ocm_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {shared_ocm_s2_agent.m0/shared_ocm_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {shared_ocm_s2_agent.m0/shared_ocm_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {shared_ocm_s2_agent.rf_source} {shared_ocm_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {shared_ocm_s2_agent_rsp_fifo.out} {shared_ocm_s2_agent.rf_sink} {avalon_streaming};add_connection {shared_ocm_s2_agent.rdata_fifo_src} {shared_ocm_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {shared_ocm_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/shared_ocm_s2_agent.cp} {qsys_mm.command};add_connection {mbox_m_w2_avmm_msg_receiver_agent.m0} {mbox_m_w2_avmm_msg_receiver_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w2_avmm_msg_receiver_agent.m0/mbox_m_w2_avmm_msg_receiver_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w2_avmm_msg_receiver_agent.m0/mbox_m_w2_avmm_msg_receiver_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w2_avmm_msg_receiver_agent.m0/mbox_m_w2_avmm_msg_receiver_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w2_avmm_msg_receiver_agent.rf_source} {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo.out} {mbox_m_w2_avmm_msg_receiver_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w2_avmm_msg_receiver_agent.rdata_fifo_src} {mbox_m_w2_avmm_msg_receiver_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_016.src} {mbox_m_w2_avmm_msg_receiver_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/mbox_m_w2_avmm_msg_receiver_agent.cp} {qsys_mm.command};add_connection {mbox_m_w1_avmm_msg_receiver_agent.m0} {mbox_m_w1_avmm_msg_receiver_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w1_avmm_msg_receiver_agent.m0/mbox_m_w1_avmm_msg_receiver_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w1_avmm_msg_receiver_agent.m0/mbox_m_w1_avmm_msg_receiver_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w1_avmm_msg_receiver_agent.m0/mbox_m_w1_avmm_msg_receiver_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w1_avmm_msg_receiver_agent.rf_source} {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo.out} {mbox_m_w1_avmm_msg_receiver_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w1_avmm_msg_receiver_agent.rdata_fifo_src} {mbox_m_w1_avmm_msg_receiver_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_017.src} {mbox_m_w1_avmm_msg_receiver_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/mbox_m_w1_avmm_msg_receiver_agent.cp} {qsys_mm.command};add_connection {mbox_m_w0_avmm_msg_receiver_agent.m0} {mbox_m_w0_avmm_msg_receiver_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w0_avmm_msg_receiver_agent.m0/mbox_m_w0_avmm_msg_receiver_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w0_avmm_msg_receiver_agent.m0/mbox_m_w0_avmm_msg_receiver_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w0_avmm_msg_receiver_agent.m0/mbox_m_w0_avmm_msg_receiver_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w0_avmm_msg_receiver_agent.rf_source} {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo.out} {mbox_m_w0_avmm_msg_receiver_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w0_avmm_msg_receiver_agent.rdata_fifo_src} {mbox_m_w0_avmm_msg_receiver_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_018.src} {mbox_m_w0_avmm_msg_receiver_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/mbox_m_w0_avmm_msg_receiver_agent.cp} {qsys_mm.command};add_connection {manager_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {manager_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {manager_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {manager_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {worker0_wout_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {worker0_wout_agent.cp/router_002.sink} {qsys_mm.command};add_connection {worker1_wout_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {worker1_wout_agent.cp/router_003.sink} {qsys_mm.command};add_connection {worker2_wout_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {worker2_wout_agent.cp/router_004.sink} {qsys_mm.command};add_connection {worker3_wout_agent.cp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {worker3_wout_agent.cp/router_005.sink} {qsys_mm.command};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_0_avalon_jtag_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux.sink} {qsys_mm.response};add_connection {mbox_m_w0_avmm_msg_sender_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w0_avmm_msg_sender_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {mbox_m_w1_avmm_msg_sender_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w1_avmm_msg_sender_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {mbox_m_w2_avmm_msg_sender_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w2_avmm_msg_sender_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {mbox_m_w3_avmm_msg_sender_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w3_avmm_msg_sender_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {performance_counter_0_control_slave_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {performance_counter_0_control_slave_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {manager_debug_mem_slave_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {manager_debug_mem_slave_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {req_fifo_out_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {req_fifo_out_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {req_fifo_out_csr_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {req_fifo_out_csr_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {altpll_0_pll_slave_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {altpll_0_pll_slave_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {shared_ocm_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {shared_ocm_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {sdram_0_sdout_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {sdram_0_sdout_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {mbox_m_w3_avmm_msg_receiver_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w3_avmm_msg_receiver_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {req_fifo_in_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {req_fifo_in_agent.rp/router_019.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {req_fifo_in_csr_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {req_fifo_in_csr_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {shared_ocm_s2_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {shared_ocm_s2_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {mbox_m_w2_avmm_msg_receiver_agent.rp} {router_022.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w2_avmm_msg_receiver_agent.rp/router_022.sink} {qsys_mm.response};add_connection {router_022.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {mbox_m_w1_avmm_msg_receiver_agent.rp} {router_023.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w1_avmm_msg_receiver_agent.rp/router_023.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {mbox_m_w0_avmm_msg_receiver_agent.rp} {router_024.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w0_avmm_msg_receiver_agent.rp/router_024.sink} {qsys_mm.response};add_connection {router_024.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_024.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {router.src} {manager_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/manager_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {manager_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {manager_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {manager_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/manager_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {manager_data_master_limiter.rsp_src} {manager_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {manager_data_master_limiter.rsp_src/manager_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {manager_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/manager_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {manager_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {manager_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {manager_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/manager_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {manager_instruction_master_limiter.rsp_src} {manager_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {manager_instruction_master_limiter.rsp_src/manager_instruction_master_agent.rp} {qsys_mm.response};add_connection {router_002.src} {worker0_wout_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/worker0_wout_limiter.cmd_sink} {qsys_mm.command};add_connection {worker0_wout_limiter.cmd_src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {worker0_wout_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {worker0_wout_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/worker0_wout_limiter.rsp_sink} {qsys_mm.response};add_connection {worker0_wout_limiter.rsp_src} {worker0_wout_agent.rp} {avalon_streaming};preview_set_connection_tag {worker0_wout_limiter.rsp_src/worker0_wout_agent.rp} {qsys_mm.response};add_connection {router_003.src} {worker1_wout_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_003.src/worker1_wout_limiter.cmd_sink} {qsys_mm.command};add_connection {worker1_wout_limiter.cmd_src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {worker1_wout_limiter.cmd_src/cmd_demux_003.sink} {qsys_mm.command};add_connection {rsp_mux_003.src} {worker1_wout_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/worker1_wout_limiter.rsp_sink} {qsys_mm.response};add_connection {worker1_wout_limiter.rsp_src} {worker1_wout_agent.rp} {avalon_streaming};preview_set_connection_tag {worker1_wout_limiter.rsp_src/worker1_wout_agent.rp} {qsys_mm.response};add_connection {router_004.src} {worker2_wout_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_004.src/worker2_wout_limiter.cmd_sink} {qsys_mm.command};add_connection {worker2_wout_limiter.cmd_src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {worker2_wout_limiter.cmd_src/cmd_demux_004.sink} {qsys_mm.command};add_connection {rsp_mux_004.src} {worker2_wout_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/worker2_wout_limiter.rsp_sink} {qsys_mm.response};add_connection {worker2_wout_limiter.rsp_src} {worker2_wout_agent.rp} {avalon_streaming};preview_set_connection_tag {worker2_wout_limiter.rsp_src/worker2_wout_agent.rp} {qsys_mm.response};add_connection {router_005.src} {worker3_wout_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_005.src/worker3_wout_limiter.cmd_sink} {qsys_mm.command};add_connection {worker3_wout_limiter.cmd_src} {cmd_demux_005.sink} {avalon_streaming};preview_set_connection_tag {worker3_wout_limiter.cmd_src/cmd_demux_005.sink} {qsys_mm.command};add_connection {rsp_mux_005.src} {worker3_wout_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_005.src/worker3_wout_limiter.rsp_sink} {qsys_mm.response};add_connection {worker3_wout_limiter.rsp_src} {worker3_wout_agent.rp} {avalon_streaming};preview_set_connection_tag {worker3_wout_limiter.rsp_src/worker3_wout_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_011.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_011.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_011.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_011.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src2} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src2/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src3} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src3/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src4} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src4/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_011.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_011.sink3} {qsys_mm.command};add_connection {cmd_demux_003.src1} {cmd_mux_013.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/cmd_mux_013.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src2} {cmd_mux_014.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src2/cmd_mux_014.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src3} {cmd_mux_015.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src3/cmd_mux_015.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src4} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src4/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux_011.sink4} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux_011.sink4} {qsys_mm.command};add_connection {cmd_demux_004.src1} {cmd_mux_013.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src1/cmd_mux_013.sink2} {qsys_mm.command};add_connection {cmd_demux_004.src2} {cmd_mux_014.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src2/cmd_mux_014.sink2} {qsys_mm.command};add_connection {cmd_demux_004.src3} {cmd_mux_015.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src3/cmd_mux_015.sink2} {qsys_mm.command};add_connection {cmd_demux_004.src4} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src4/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux_005.src0} {cmd_mux_011.sink5} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src0/cmd_mux_011.sink5} {qsys_mm.command};add_connection {cmd_demux_005.src1} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src1/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux_005.src2} {cmd_mux_013.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src2/cmd_mux_013.sink3} {qsys_mm.command};add_connection {cmd_demux_005.src3} {cmd_mux_014.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src3/cmd_mux_014.sink3} {qsys_mm.command};add_connection {cmd_demux_005.src4} {cmd_mux_015.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src4/cmd_mux_015.sink3} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_011.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_011.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_011.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_011.src4} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src4/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_011.src5} {rsp_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src5/rsp_mux_005.sink0} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux_005.sink1} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_013.src1} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src1/rsp_mux_003.sink1} {qsys_mm.response};add_connection {rsp_demux_013.src2} {rsp_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src2/rsp_mux_004.sink1} {qsys_mm.response};add_connection {rsp_demux_013.src3} {rsp_mux_005.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src3/rsp_mux_005.sink2} {qsys_mm.response};add_connection {rsp_demux_014.src0} {rsp_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/rsp_mux_002.sink2} {qsys_mm.response};add_connection {rsp_demux_014.src1} {rsp_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src1/rsp_mux_003.sink2} {qsys_mm.response};add_connection {rsp_demux_014.src2} {rsp_mux_004.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src2/rsp_mux_004.sink2} {qsys_mm.response};add_connection {rsp_demux_014.src3} {rsp_mux_005.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src3/rsp_mux_005.sink3} {qsys_mm.response};add_connection {rsp_demux_015.src0} {rsp_mux_002.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/rsp_mux_002.sink3} {qsys_mm.response};add_connection {rsp_demux_015.src1} {rsp_mux_003.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src1/rsp_mux_003.sink3} {qsys_mm.response};add_connection {rsp_demux_015.src2} {rsp_mux_004.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src2/rsp_mux_004.sink3} {qsys_mm.response};add_connection {rsp_demux_015.src3} {rsp_mux_005.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src3/rsp_mux_005.sink4} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux_004.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux_004.sink4} {qsys_mm.response};add_connection {rsp_demux_017.src0} {rsp_mux_003.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/rsp_mux_003.sink4} {qsys_mm.response};add_connection {rsp_demux_018.src0} {rsp_mux_002.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/rsp_mux_002.sink4} {qsys_mm.response};add_connection {cmd_demux.src9} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_009.sink0} {qsys_mm.command};add_connection {rsp_demux_009.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink9} {qsys_mm.response};add_connection {manager_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {manager_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {worker0_wout_limiter.cmd_valid} {cmd_demux_002.sink_valid} {avalon_streaming};add_connection {worker1_wout_limiter.cmd_valid} {cmd_demux_003.sink_valid} {avalon_streaming};add_connection {worker2_wout_limiter.cmd_valid} {cmd_demux_004.sink_valid} {avalon_streaming};add_connection {worker3_wout_limiter.cmd_valid} {cmd_demux_005.sink_valid} {avalon_streaming};add_connection {manager_reset_reset_bridge.out_reset} {manager_data_master_translator.reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_instruction_master_translator.reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_debug_mem_slave_translator.reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {shared_ocm_s1_translator.reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {sdram_0_sdout_translator.reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {shared_ocm_s2_translator.reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_data_master_agent.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_instruction_master_agent.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_debug_mem_slave_agent.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {shared_ocm_s1_agent.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {shared_ocm_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {sdram_0_sdout_agent.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {sdram_0_sdout_agent_rsp_fifo.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {shared_ocm_s2_agent.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {shared_ocm_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_data_master_limiter.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_instruction_master_limiter.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_translator.reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker0_wout_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker1_wout_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker2_wout_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker3_wout_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w0_avmm_msg_sender_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w1_avmm_msg_sender_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w2_avmm_msg_sender_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w3_avmm_msg_sender_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {performance_counter_0_control_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_out_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_out_csr_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w3_avmm_msg_receiver_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_in_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_in_csr_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w2_avmm_msg_receiver_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w0_avmm_msg_receiver_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w1_avmm_msg_receiver_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker0_wout_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker1_wout_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker2_wout_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker3_wout_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w0_avmm_msg_sender_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w1_avmm_msg_sender_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w2_avmm_msg_sender_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w3_avmm_msg_sender_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {performance_counter_0_control_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {performance_counter_0_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_out_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_out_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_out_csr_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_out_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w3_avmm_msg_receiver_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_in_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_in_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_in_csr_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_in_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w2_avmm_msg_receiver_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w1_avmm_msg_receiver_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w0_avmm_msg_receiver_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_024.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker0_wout_limiter.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker1_wout_limiter.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker2_wout_limiter.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker3_wout_limiter.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_data_master_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_instruction_master_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker0_wout_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker1_wout_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker2_wout_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker3_wout_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w0_avmm_msg_sender_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w1_avmm_msg_sender_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w2_avmm_msg_sender_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w3_avmm_msg_sender_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {performance_counter_0_control_slave_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_debug_mem_slave_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_out_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_out_csr_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {shared_ocm_s1_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {sdram_0_sdout_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w3_avmm_msg_receiver_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_in_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_in_csr_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {shared_ocm_s2_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w2_avmm_msg_receiver_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w0_avmm_msg_receiver_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w1_avmm_msg_receiver_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_data_master_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_instruction_master_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker0_wout_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker1_wout_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker2_wout_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker3_wout_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w0_avmm_msg_sender_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w1_avmm_msg_sender_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w2_avmm_msg_sender_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w3_avmm_msg_sender_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {performance_counter_0_control_slave_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {performance_counter_0_control_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_debug_mem_slave_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_out_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_out_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_out_csr_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_out_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {shared_ocm_s1_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {shared_ocm_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {sdram_0_sdout_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {sdram_0_sdout_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w3_avmm_msg_receiver_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_in_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_in_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_in_csr_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_in_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {shared_ocm_s2_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {shared_ocm_s2_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w2_avmm_msg_receiver_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w1_avmm_msg_receiver_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w0_avmm_msg_receiver_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_024.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_data_master_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_instruction_master_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker0_wout_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker1_wout_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker2_wout_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker3_wout_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker0_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {jtag_uart_0_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {sdram_0_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_inclk_interface_reset_reset_bridge.clk} {clock};add_interface {altpll_0_c0} {clock} {slave};set_interface_property {altpll_0_c0} {EXPORT_OF} {altpll_0_c0_clock_bridge.in_clk};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {altpll_0_inclk_interface_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {altpll_0_inclk_interface_reset_reset_bridge_in_reset} {EXPORT_OF} {altpll_0_inclk_interface_reset_reset_bridge.in_reset};add_interface {jtag_uart_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_uart_0_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_uart_0_reset_reset_bridge.in_reset};add_interface {manager_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {manager_reset_reset_bridge_in_reset} {EXPORT_OF} {manager_reset_reset_bridge.in_reset};add_interface {sdram_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_0_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_0_reset_reset_bridge.in_reset};add_interface {worker0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {worker0_reset_reset_bridge_in_reset} {EXPORT_OF} {worker0_reset_reset_bridge.in_reset};add_interface {manager_data_master} {avalon} {slave};set_interface_property {manager_data_master} {EXPORT_OF} {manager_data_master_translator.avalon_anti_master_0};add_interface {manager_instruction_master} {avalon} {slave};set_interface_property {manager_instruction_master} {EXPORT_OF} {manager_instruction_master_translator.avalon_anti_master_0};add_interface {worker0_wout} {avalon} {slave};set_interface_property {worker0_wout} {EXPORT_OF} {worker0_wout_translator.avalon_anti_master_0};add_interface {worker1_wout} {avalon} {slave};set_interface_property {worker1_wout} {EXPORT_OF} {worker1_wout_translator.avalon_anti_master_0};add_interface {worker2_wout} {avalon} {slave};set_interface_property {worker2_wout} {EXPORT_OF} {worker2_wout_translator.avalon_anti_master_0};add_interface {worker3_wout} {avalon} {slave};set_interface_property {worker3_wout} {EXPORT_OF} {worker3_wout_translator.avalon_anti_master_0};add_interface {altpll_0_pll_slave} {avalon} {master};set_interface_property {altpll_0_pll_slave} {EXPORT_OF} {altpll_0_pll_slave_translator.avalon_anti_slave_0};add_interface {jtag_uart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_0_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {manager_debug_mem_slave} {avalon} {master};set_interface_property {manager_debug_mem_slave} {EXPORT_OF} {manager_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {mbox_m_w0_avmm_msg_receiver} {avalon} {master};set_interface_property {mbox_m_w0_avmm_msg_receiver} {EXPORT_OF} {mbox_m_w0_avmm_msg_receiver_translator.avalon_anti_slave_0};add_interface {mbox_m_w0_avmm_msg_sender} {avalon} {master};set_interface_property {mbox_m_w0_avmm_msg_sender} {EXPORT_OF} {mbox_m_w0_avmm_msg_sender_translator.avalon_anti_slave_0};add_interface {mbox_m_w1_avmm_msg_receiver} {avalon} {master};set_interface_property {mbox_m_w1_avmm_msg_receiver} {EXPORT_OF} {mbox_m_w1_avmm_msg_receiver_translator.avalon_anti_slave_0};add_interface {mbox_m_w1_avmm_msg_sender} {avalon} {master};set_interface_property {mbox_m_w1_avmm_msg_sender} {EXPORT_OF} {mbox_m_w1_avmm_msg_sender_translator.avalon_anti_slave_0};add_interface {mbox_m_w2_avmm_msg_receiver} {avalon} {master};set_interface_property {mbox_m_w2_avmm_msg_receiver} {EXPORT_OF} {mbox_m_w2_avmm_msg_receiver_translator.avalon_anti_slave_0};add_interface {mbox_m_w2_avmm_msg_sender} {avalon} {master};set_interface_property {mbox_m_w2_avmm_msg_sender} {EXPORT_OF} {mbox_m_w2_avmm_msg_sender_translator.avalon_anti_slave_0};add_interface {mbox_m_w3_avmm_msg_receiver} {avalon} {master};set_interface_property {mbox_m_w3_avmm_msg_receiver} {EXPORT_OF} {mbox_m_w3_avmm_msg_receiver_translator.avalon_anti_slave_0};add_interface {mbox_m_w3_avmm_msg_sender} {avalon} {master};set_interface_property {mbox_m_w3_avmm_msg_sender} {EXPORT_OF} {mbox_m_w3_avmm_msg_sender_translator.avalon_anti_slave_0};add_interface {performance_counter_0_control_slave} {avalon} {master};set_interface_property {performance_counter_0_control_slave} {EXPORT_OF} {performance_counter_0_control_slave_translator.avalon_anti_slave_0};add_interface {req_fifo_in} {avalon} {master};set_interface_property {req_fifo_in} {EXPORT_OF} {req_fifo_in_translator.avalon_anti_slave_0};add_interface {req_fifo_in_csr} {avalon} {master};set_interface_property {req_fifo_in_csr} {EXPORT_OF} {req_fifo_in_csr_translator.avalon_anti_slave_0};add_interface {req_fifo_out} {avalon} {master};set_interface_property {req_fifo_out} {EXPORT_OF} {req_fifo_out_translator.avalon_anti_slave_0};add_interface {req_fifo_out_csr} {avalon} {master};set_interface_property {req_fifo_out_csr} {EXPORT_OF} {req_fifo_out_csr_translator.avalon_anti_slave_0};add_interface {sdram_0_sdout} {avalon} {master};set_interface_property {sdram_0_sdout} {EXPORT_OF} {sdram_0_sdout_translator.avalon_anti_slave_0};add_interface {shared_ocm_s1} {avalon} {master};set_interface_property {shared_ocm_s1} {EXPORT_OF} {shared_ocm_s1_translator.avalon_anti_slave_0};add_interface {shared_ocm_s2} {avalon} {master};set_interface_property {shared_ocm_s2} {EXPORT_OF} {shared_ocm_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.altpll_0.pll_slave} {0};set_module_assignment {interconnect_id.jtag_uart_0.avalon_jtag_slave} {1};set_module_assignment {interconnect_id.manager.data_master} {0};set_module_assignment {interconnect_id.manager.debug_mem_slave} {2};set_module_assignment {interconnect_id.manager.instruction_master} {1};set_module_assignment {interconnect_id.mbox_m_w0.avmm_msg_receiver} {3};set_module_assignment {interconnect_id.mbox_m_w0.avmm_msg_sender} {4};set_module_assignment {interconnect_id.mbox_m_w1.avmm_msg_receiver} {5};set_module_assignment {interconnect_id.mbox_m_w1.avmm_msg_sender} {6};set_module_assignment {interconnect_id.mbox_m_w2.avmm_msg_receiver} {7};set_module_assignment {interconnect_id.mbox_m_w2.avmm_msg_sender} {8};set_module_assignment {interconnect_id.mbox_m_w3.avmm_msg_receiver} {9};set_module_assignment {interconnect_id.mbox_m_w3.avmm_msg_sender} {10};set_module_assignment {interconnect_id.performance_counter_0.control_slave} {11};set_module_assignment {interconnect_id.req_fifo.in} {12};set_module_assignment {interconnect_id.req_fifo.in_csr} {13};set_module_assignment {interconnect_id.req_fifo.out} {14};set_module_assignment {interconnect_id.req_fifo.out_csr} {15};set_module_assignment {interconnect_id.sdram_0.sdout} {16};set_module_assignment {interconnect_id.shared_ocm.s1} {17};set_module_assignment {interconnect_id.shared_ocm.s2} {18};set_module_assignment {interconnect_id.worker0.wout} {2};set_module_assignment {interconnect_id.worker1.wout} {3};set_module_assignment {interconnect_id.worker2.wout} {4};set_module_assignment {interconnect_id.worker3.wout} {5};(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=28,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=28,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=28,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=28,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=26,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001498&quot;
   end=&quot;0x000000000000014a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;mbox_m_w0_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001480&quot;
   end=&quot;0x00000000000001490&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;mbox_m_w1_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001470&quot;
   end=&quot;0x00000000000001480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;mbox_m_w2_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001460&quot;
   end=&quot;0x00000000000001470&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;mbox_m_w3_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001450&quot;
   end=&quot;0x00000000000001460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;performance_counter_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001420&quot;
   end=&quot;0x00000000000001440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;manager_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;req_fifo_out_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000014a0&quot;
   end=&quot;0x000000000000014a4&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;req_fifo_out_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001400&quot;
   end=&quot;0x00000000000001420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;altpll_0_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001440&quot;
   end=&quot;0x00000000000001450&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;shared_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=81,PKT_ADDR_SIDEBAND_L=81,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BURST_TYPE_H=80,PKT_BURST_TYPE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=82,PKT_DATA_SIDEBAND_L=82,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=84,PKT_QOS_L=84,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_EXCLUSIVE=69,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001498&quot;
   end=&quot;0x000000000000014a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;manager_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=81,PKT_ADDR_SIDEBAND_L=81,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BURST_TYPE_H=80,PKT_BURST_TYPE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=82,PKT_DATA_SIDEBAND_L=82,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=84,PKT_QOS_L=84,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_EXCLUSIVE=69,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;shared_ocm_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;req_fifo_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;req_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000034&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mbox_m_w0_avmm_msg_receiver_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=81,PKT_ADDR_SIDEBAND_L=81,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BURST_TYPE_H=80,PKT_BURST_TYPE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=82,PKT_DATA_SIDEBAND_L=82,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=84,PKT_QOS_L=84,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_EXCLUSIVE=69,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;shared_ocm_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;req_fifo_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;req_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000034&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;mbox_m_w1_avmm_msg_receiver_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=81,PKT_ADDR_SIDEBAND_L=81,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BURST_TYPE_H=80,PKT_BURST_TYPE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=82,PKT_DATA_SIDEBAND_L=82,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=84,PKT_QOS_L=84,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_EXCLUSIVE=69,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;shared_ocm_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;req_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000034&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;req_fifo_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;mbox_m_w2_avmm_msg_receiver_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=81,PKT_ADDR_SIDEBAND_L=81,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BURST_TYPE_H=80,PKT_BURST_TYPE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=82,PKT_DATA_SIDEBAND_L=82,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=84,PKT_QOS_L=84,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_EXCLUSIVE=69,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;mbox_m_w3_avmm_msg_receiver_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;req_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000034&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;req_fifo_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;shared_ocm_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=5,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=81,PKT_ADDR_SIDEBAND_L=81,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BURST_TYPE_H=80,PKT_BURST_TYPE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=82,PKT_DATA_SIDEBAND_L=82,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=84,PKT_QOS_L=84,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_EXCLUSIVE=69,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=11,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=15,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=14,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=17,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=16,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=5,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=13,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=12,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=18,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:17.1:CHANNEL_ID=000001000000,010000000000,000100000000,000000100000,001000000000,000000010000,000000001000,000000000100,000000000010,000000000001,000010000000,100000000000,DECODER_TYPE=0,DEFAULT_CHANNEL=11,DEFAULT_DESTID=16,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,17,14,11,0,10,8,6,4,1,15,16,END_ADDRESS=0x1000,0x1400,0x1420,0x1440,0x1450,0x1460,0x1470,0x1480,0x1490,0x14a0,0x14a4,0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=2:000001000000:0x800:0x1000:both:1:0:0:1,17:010000000000:0x1000:0x1400:both:1:0:0:1,14:000100000000:0x1400:0x1420:both:1:0:0:1,11:000000100000:0x1420:0x1440:both:1:0:0:1,0:001000000000:0x1440:0x1450:both:1:0:0:1,10:000000010000:0x1450:0x1460:both:1:0:0:1,8:000000001000:0x1460:0x1470:both:1:0:0:1,6:000000000100:0x1470:0x1480:both:1:0:0:1,4:000000000010:0x1480:0x1490:both:1:0:0:1,1:000000000001:0x1498:0x14a0:both:1:0:0:1,15:000010000000:0x14a0:0x14a4:read:1:0:0:1,16:100000000000:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x800,0x1000,0x1400,0x1420,0x1440,0x1450,0x1460,0x1470,0x1480,0x1498,0x14a0,0x4000000,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,read,both)(altera_merlin_router:17.1:CHANNEL_ID=010,001,100,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=16,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,16,END_ADDRESS=0x1000,0x14a0,0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:010:0x800:0x1000:both:1:0:0:1,1:001:0x1498:0x14a0:both:1:0:0:1,16:100:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x800,0x1498,0x4000000,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:17.1:CHANNEL_ID=00100,10000,00010,01000,00001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=16,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=12,3,13,18,16,END_ADDRESS=0x20,0x30,0x34,0x1400,0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=12:00100:0x0:0x20:both:1:0:0:1,3:10000:0x20:0x30:both:1:0:0:1,13:00010:0x30:0x34:write:1:0:0:1,18:01000:0x1000:0x1400:both:1:0:0:1,16:00001:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,0x1000,0x4000000,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,write,both,both)(altera_merlin_router:17.1:CHANNEL_ID=00100,10000,00010,01000,00001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=16,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=12,5,13,18,16,END_ADDRESS=0x20,0x30,0x34,0x1400,0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=12:00100:0x0:0x20:both:1:0:0:1,5:10000:0x20:0x30:both:1:0:0:1,13:00010:0x30:0x34:write:1:0:0:1,18:01000:0x1000:0x1400:both:1:0:0:1,16:00001:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,0x1000,0x4000000,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,write,both,both)(altera_merlin_router:17.1:CHANNEL_ID=00100,10000,00010,01000,00001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=16,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=12,7,13,18,16,END_ADDRESS=0x20,0x30,0x34,0x1400,0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=12:00100:0x0:0x20:both:1:0:0:1,7:10000:0x20:0x30:both:1:0:0:1,13:00010:0x30:0x34:write:1:0:0:1,18:01000:0x1000:0x1400:both:1:0:0:1,16:00001:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,0x1000,0x4000000,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,write,both,both)(altera_merlin_router:17.1:CHANNEL_ID=01000,00010,00100,10000,00001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=16,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=12,9,13,18,16,END_ADDRESS=0x20,0x30,0x34,0x1400,0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=12:01000:0x0:0x20:both:1:0:0:1,9:00010:0x20:0x30:both:1:0:0:1,13:00100:0x30:0x34:write:1:0:0:1,18:10000:0x1000:0x1400:both:1:0:0:1,16:00001:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,0x1000,0x4000000,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,write,both,both)(altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=000001,000010,000100,001000,010000,100000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,2,3,4,5,END_ADDRESS=0x0,0x0,0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=0:000001:0x0:0x0:both:1:0:0:1,1:000010:0x0:0x0:read:1:0:0:1,2:000100:0x0:0x0:both:1:0:0:1,3:001000:0x0:0x0:both:1:0:0:1,4:010000:0x0:0x0:both:1:0:0:1,5:100000:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,read,both,both,both,both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=5:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,4,5,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=2:0001:0x0:0x0:both:1:0:0:1,3:0010:0x0:0x0:both:1:0:0:1,4:0100:0x0:0x0:both:1:0:0:1,5:1000:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,both,both)(altera_merlin_router:17.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,4,5,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=2:0001:0x0:0x0:both:1:0:0:1,3:0010:0x0:0x0:both:1:0:0:1,4:0100:0x0:0x0:both:1:0:0:1,5:1000:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,both,both)(altera_merlin_router:17.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,4,5,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=2:0001:0x0:0x0:both:1:0:0:1,3:0010:0x0:0x0:both:1:0:0:1,4:0100:0x0:0x0:both:1:0:0:1,5:1000:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,both,both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=3:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_POSTED=65,PKT_TRANS_WRITE=66,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=19)(altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_POSTED=65,PKT_TRANS_WRITE=66,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=19)(altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_POSTED=65,PKT_TRANS_WRITE=66,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=19)(altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_POSTED=65,PKT_TRANS_WRITE=66,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=19)(altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_POSTED=65,PKT_TRANS_WRITE=66,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=19)(altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_POSTED=65,PKT_TRANS_WRITE=66,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=19)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=12,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=19)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=19)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=19)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=19)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=19)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=19)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=12,PIPELINE_ARB=0,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=19,DATA_WIDTH=108,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=19,DATA_WIDTH=108,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)"
   instancePathKey="system:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="17.1"
   name="system_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {manager_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {manager_data_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {manager_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {manager_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {manager_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {manager_data_master_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {manager_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {manager_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {manager_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {manager_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {manager_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {manager_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {manager_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {manager_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {manager_data_master_translator} {USE_READ} {1};set_instance_parameter_value {manager_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {manager_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {manager_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {manager_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {manager_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {manager_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {manager_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {manager_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {manager_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {manager_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {manager_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {manager_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {manager_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {manager_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {manager_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {manager_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {manager_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {manager_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {manager_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {manager_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {manager_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {manager_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {manager_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {manager_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {manager_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {manager_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {manager_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {manager_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {manager_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {manager_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {manager_data_master_translator} {SYNC_RESET} {0};add_instance {manager_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {manager_instruction_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {manager_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {manager_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {manager_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {manager_instruction_master_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {manager_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {manager_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {manager_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {manager_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {manager_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {manager_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {manager_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {manager_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {manager_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {manager_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {manager_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {manager_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {manager_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {manager_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {manager_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {manager_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {manager_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {manager_instruction_master_translator} {SYNC_RESET} {0};add_instance {worker0_wout_translator} {altera_merlin_master_translator};set_instance_parameter_value {worker0_wout_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {worker0_wout_translator} {AV_DATA_W} {32};set_instance_parameter_value {worker0_wout_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {worker0_wout_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {worker0_wout_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {worker0_wout_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker0_wout_translator} {AV_READLATENCY} {0};set_instance_parameter_value {worker0_wout_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {worker0_wout_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {worker0_wout_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {worker0_wout_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {worker0_wout_translator} {USE_READDATA} {1};set_instance_parameter_value {worker0_wout_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {worker0_wout_translator} {USE_READ} {1};set_instance_parameter_value {worker0_wout_translator} {USE_WRITE} {1};set_instance_parameter_value {worker0_wout_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {worker0_wout_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {worker0_wout_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {worker0_wout_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {worker0_wout_translator} {USE_ADDRESS} {1};set_instance_parameter_value {worker0_wout_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {worker0_wout_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {worker0_wout_translator} {USE_CLKEN} {0};set_instance_parameter_value {worker0_wout_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {worker0_wout_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {worker0_wout_translator} {USE_LOCK} {0};set_instance_parameter_value {worker0_wout_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {worker0_wout_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {worker0_wout_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {worker0_wout_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {worker0_wout_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {worker0_wout_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker0_wout_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker0_wout_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker0_wout_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {worker0_wout_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker0_wout_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {worker0_wout_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {worker0_wout_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {worker0_wout_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {worker0_wout_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {worker0_wout_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {worker0_wout_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {worker0_wout_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {worker0_wout_translator} {SYNC_RESET} {0};add_instance {worker1_wout_translator} {altera_merlin_master_translator};set_instance_parameter_value {worker1_wout_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {worker1_wout_translator} {AV_DATA_W} {32};set_instance_parameter_value {worker1_wout_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {worker1_wout_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {worker1_wout_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {worker1_wout_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker1_wout_translator} {AV_READLATENCY} {0};set_instance_parameter_value {worker1_wout_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {worker1_wout_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {worker1_wout_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {worker1_wout_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {worker1_wout_translator} {USE_READDATA} {1};set_instance_parameter_value {worker1_wout_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {worker1_wout_translator} {USE_READ} {1};set_instance_parameter_value {worker1_wout_translator} {USE_WRITE} {1};set_instance_parameter_value {worker1_wout_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {worker1_wout_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {worker1_wout_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {worker1_wout_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {worker1_wout_translator} {USE_ADDRESS} {1};set_instance_parameter_value {worker1_wout_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {worker1_wout_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {worker1_wout_translator} {USE_CLKEN} {0};set_instance_parameter_value {worker1_wout_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {worker1_wout_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {worker1_wout_translator} {USE_LOCK} {0};set_instance_parameter_value {worker1_wout_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {worker1_wout_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {worker1_wout_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {worker1_wout_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {worker1_wout_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {worker1_wout_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker1_wout_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker1_wout_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker1_wout_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {worker1_wout_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker1_wout_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {worker1_wout_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {worker1_wout_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {worker1_wout_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {worker1_wout_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {worker1_wout_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {worker1_wout_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {worker1_wout_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {worker1_wout_translator} {SYNC_RESET} {0};add_instance {worker2_wout_translator} {altera_merlin_master_translator};set_instance_parameter_value {worker2_wout_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {worker2_wout_translator} {AV_DATA_W} {32};set_instance_parameter_value {worker2_wout_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {worker2_wout_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {worker2_wout_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {worker2_wout_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker2_wout_translator} {AV_READLATENCY} {0};set_instance_parameter_value {worker2_wout_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {worker2_wout_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {worker2_wout_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {worker2_wout_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {worker2_wout_translator} {USE_READDATA} {1};set_instance_parameter_value {worker2_wout_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {worker2_wout_translator} {USE_READ} {1};set_instance_parameter_value {worker2_wout_translator} {USE_WRITE} {1};set_instance_parameter_value {worker2_wout_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {worker2_wout_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {worker2_wout_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {worker2_wout_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {worker2_wout_translator} {USE_ADDRESS} {1};set_instance_parameter_value {worker2_wout_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {worker2_wout_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {worker2_wout_translator} {USE_CLKEN} {0};set_instance_parameter_value {worker2_wout_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {worker2_wout_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {worker2_wout_translator} {USE_LOCK} {0};set_instance_parameter_value {worker2_wout_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {worker2_wout_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {worker2_wout_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {worker2_wout_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {worker2_wout_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {worker2_wout_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker2_wout_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker2_wout_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker2_wout_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {worker2_wout_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker2_wout_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {worker2_wout_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {worker2_wout_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {worker2_wout_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {worker2_wout_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {worker2_wout_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {worker2_wout_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {worker2_wout_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {worker2_wout_translator} {SYNC_RESET} {0};add_instance {worker3_wout_translator} {altera_merlin_master_translator};set_instance_parameter_value {worker3_wout_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {worker3_wout_translator} {AV_DATA_W} {32};set_instance_parameter_value {worker3_wout_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {worker3_wout_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {worker3_wout_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {worker3_wout_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker3_wout_translator} {AV_READLATENCY} {0};set_instance_parameter_value {worker3_wout_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {worker3_wout_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {worker3_wout_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {worker3_wout_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {worker3_wout_translator} {USE_READDATA} {1};set_instance_parameter_value {worker3_wout_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {worker3_wout_translator} {USE_READ} {1};set_instance_parameter_value {worker3_wout_translator} {USE_WRITE} {1};set_instance_parameter_value {worker3_wout_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {worker3_wout_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {worker3_wout_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {worker3_wout_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {worker3_wout_translator} {USE_ADDRESS} {1};set_instance_parameter_value {worker3_wout_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {worker3_wout_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {worker3_wout_translator} {USE_CLKEN} {0};set_instance_parameter_value {worker3_wout_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {worker3_wout_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {worker3_wout_translator} {USE_LOCK} {0};set_instance_parameter_value {worker3_wout_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {worker3_wout_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {worker3_wout_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {worker3_wout_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {worker3_wout_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {worker3_wout_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker3_wout_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker3_wout_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker3_wout_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {worker3_wout_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker3_wout_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {worker3_wout_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {worker3_wout_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {worker3_wout_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {worker3_wout_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {worker3_wout_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {worker3_wout_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {worker3_wout_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {worker3_wout_translator} {SYNC_RESET} {0};add_instance {jtag_uart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w0_avmm_msg_sender_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w1_avmm_msg_sender_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w2_avmm_msg_sender_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w3_avmm_msg_sender_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {performance_counter_0_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {performance_counter_0_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {manager_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {manager_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {manager_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {manager_debug_mem_slave_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {manager_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {manager_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {manager_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {req_fifo_out_translator} {altera_merlin_slave_translator};set_instance_parameter_value {req_fifo_out_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {req_fifo_out_translator} {AV_DATA_W} {32};set_instance_parameter_value {req_fifo_out_translator} {UAV_DATA_W} {32};set_instance_parameter_value {req_fifo_out_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {req_fifo_out_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_out_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_out_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {req_fifo_out_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_out_translator} {AV_READLATENCY} {1};set_instance_parameter_value {req_fifo_out_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {req_fifo_out_translator} {USE_READDATA} {1};set_instance_parameter_value {req_fifo_out_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_READ} {1};set_instance_parameter_value {req_fifo_out_translator} {USE_WRITE} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_ADDRESS} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {req_fifo_out_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_LOCK} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_out_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {req_fifo_out_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_out_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {req_fifo_out_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {req_fifo_out_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_out_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {req_fifo_out_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {req_fifo_out_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {req_fifo_out_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {req_fifo_out_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_out_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_out_csr_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {req_fifo_out_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_READ} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {req_fifo_out_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {altpll_0_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {shared_ocm_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {shared_ocm_s1_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {shared_ocm_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {shared_ocm_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {shared_ocm_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {shared_ocm_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {shared_ocm_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {shared_ocm_s1_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {shared_ocm_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {shared_ocm_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {shared_ocm_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_READ} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {shared_ocm_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_ocm_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {shared_ocm_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_ocm_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {shared_ocm_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {shared_ocm_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_ocm_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {shared_ocm_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {shared_ocm_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_0_sdout_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_0_sdout_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {sdram_0_sdout_translator} {AV_DATA_W} {32};set_instance_parameter_value {sdram_0_sdout_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sdram_0_sdout_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_0_sdout_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_0_sdout_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_0_sdout_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {sdram_0_sdout_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_0_sdout_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_READ} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sdram_0_sdout_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_0_sdout_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sdram_0_sdout_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sdram_0_sdout_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_0_sdout_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {sdram_0_sdout_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_0_sdout_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_0_sdout_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_0_sdout_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_0_sdout_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w3_avmm_msg_receiver_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {req_fifo_in_translator} {altera_merlin_slave_translator};set_instance_parameter_value {req_fifo_in_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {req_fifo_in_translator} {AV_DATA_W} {32};set_instance_parameter_value {req_fifo_in_translator} {UAV_DATA_W} {32};set_instance_parameter_value {req_fifo_in_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {req_fifo_in_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_in_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_in_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {req_fifo_in_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_in_translator} {AV_READLATENCY} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {req_fifo_in_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {req_fifo_in_translator} {USE_READDATA} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {req_fifo_in_translator} {USE_READ} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_WRITE} {1};set_instance_parameter_value {req_fifo_in_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_ADDRESS} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {req_fifo_in_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_LOCK} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_in_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {req_fifo_in_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_in_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {req_fifo_in_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {req_fifo_in_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_in_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {req_fifo_in_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {req_fifo_in_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {req_fifo_in_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {req_fifo_in_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_in_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {req_fifo_in_csr_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {req_fifo_in_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_READ} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {req_fifo_in_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {shared_ocm_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {shared_ocm_s2_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {shared_ocm_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {shared_ocm_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {shared_ocm_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {shared_ocm_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {shared_ocm_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {shared_ocm_s2_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {shared_ocm_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {shared_ocm_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {shared_ocm_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_READ} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {shared_ocm_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_ocm_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {shared_ocm_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_ocm_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {shared_ocm_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {shared_ocm_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_ocm_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {shared_ocm_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {shared_ocm_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w2_avmm_msg_receiver_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w0_avmm_msg_receiver_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mbox_m_w1_avmm_msg_receiver_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_DATA_W} {32};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {UAV_ADDRESS_W} {28};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_READDATA} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_READ} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_WRITE} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_LOCK} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {manager_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {manager_data_master_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {manager_data_master_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {manager_data_master_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {manager_data_master_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {manager_data_master_agent} {PKT_QOS_H} {84};set_instance_parameter_value {manager_data_master_agent} {PKT_QOS_L} {84};set_instance_parameter_value {manager_data_master_agent} {PKT_DATA_SIDEBAND_H} {82};set_instance_parameter_value {manager_data_master_agent} {PKT_DATA_SIDEBAND_L} {82};set_instance_parameter_value {manager_data_master_agent} {PKT_ADDR_SIDEBAND_H} {81};set_instance_parameter_value {manager_data_master_agent} {PKT_ADDR_SIDEBAND_L} {81};set_instance_parameter_value {manager_data_master_agent} {PKT_BURST_TYPE_H} {80};set_instance_parameter_value {manager_data_master_agent} {PKT_BURST_TYPE_L} {79};set_instance_parameter_value {manager_data_master_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {manager_data_master_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {manager_data_master_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {manager_data_master_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {manager_data_master_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {manager_data_master_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {manager_data_master_agent} {PKT_TRANS_EXCLUSIVE} {69};set_instance_parameter_value {manager_data_master_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {manager_data_master_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {manager_data_master_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {manager_data_master_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {manager_data_master_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {manager_data_master_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {manager_data_master_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {manager_data_master_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {manager_data_master_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {manager_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {manager_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {manager_data_master_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {manager_data_master_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {manager_data_master_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {manager_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {manager_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {manager_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {manager_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {manager_data_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {manager_data_master_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {manager_data_master_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {manager_data_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {manager_data_master_agent} {ST_DATA_W} {108};set_instance_parameter_value {manager_data_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {manager_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {manager_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {manager_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {manager_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {manager_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001498&quot;
   end=&quot;0x000000000000014a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;mbox_m_w0_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001480&quot;
   end=&quot;0x00000000000001490&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;mbox_m_w1_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001470&quot;
   end=&quot;0x00000000000001480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;mbox_m_w2_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001460&quot;
   end=&quot;0x00000000000001470&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;mbox_m_w3_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001450&quot;
   end=&quot;0x00000000000001460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;performance_counter_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001420&quot;
   end=&quot;0x00000000000001440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;manager_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;req_fifo_out_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000014a0&quot;
   end=&quot;0x000000000000014a4&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;req_fifo_out_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001400&quot;
   end=&quot;0x00000000000001420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;altpll_0_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001440&quot;
   end=&quot;0x00000000000001450&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;shared_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {manager_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {manager_data_master_agent} {ID} {0};set_instance_parameter_value {manager_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {manager_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {manager_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {manager_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {manager_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {manager_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {manager_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {manager_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {manager_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {manager_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {manager_instruction_master_agent} {PKT_QOS_H} {84};set_instance_parameter_value {manager_instruction_master_agent} {PKT_QOS_L} {84};set_instance_parameter_value {manager_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {82};set_instance_parameter_value {manager_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {82};set_instance_parameter_value {manager_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {81};set_instance_parameter_value {manager_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {81};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BURST_TYPE_H} {80};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BURST_TYPE_L} {79};set_instance_parameter_value {manager_instruction_master_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {manager_instruction_master_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {manager_instruction_master_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {manager_instruction_master_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {manager_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {69};set_instance_parameter_value {manager_instruction_master_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {manager_instruction_master_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {manager_instruction_master_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {manager_instruction_master_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {manager_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {manager_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {manager_instruction_master_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {manager_instruction_master_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {manager_instruction_master_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {manager_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {manager_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {manager_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {manager_instruction_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {manager_instruction_master_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {manager_instruction_master_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {manager_instruction_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {manager_instruction_master_agent} {ST_DATA_W} {108};set_instance_parameter_value {manager_instruction_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {manager_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {manager_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {manager_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {manager_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {manager_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001498&quot;
   end=&quot;0x000000000000014a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;manager_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {manager_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {manager_instruction_master_agent} {ID} {1};set_instance_parameter_value {manager_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {manager_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {manager_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {manager_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {manager_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {worker0_wout_agent} {altera_merlin_master_agent};set_instance_parameter_value {worker0_wout_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {worker0_wout_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {worker0_wout_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {worker0_wout_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {worker0_wout_agent} {PKT_QOS_H} {84};set_instance_parameter_value {worker0_wout_agent} {PKT_QOS_L} {84};set_instance_parameter_value {worker0_wout_agent} {PKT_DATA_SIDEBAND_H} {82};set_instance_parameter_value {worker0_wout_agent} {PKT_DATA_SIDEBAND_L} {82};set_instance_parameter_value {worker0_wout_agent} {PKT_ADDR_SIDEBAND_H} {81};set_instance_parameter_value {worker0_wout_agent} {PKT_ADDR_SIDEBAND_L} {81};set_instance_parameter_value {worker0_wout_agent} {PKT_BURST_TYPE_H} {80};set_instance_parameter_value {worker0_wout_agent} {PKT_BURST_TYPE_L} {79};set_instance_parameter_value {worker0_wout_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {worker0_wout_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {worker0_wout_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker0_wout_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker0_wout_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {worker0_wout_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {worker0_wout_agent} {PKT_TRANS_EXCLUSIVE} {69};set_instance_parameter_value {worker0_wout_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {worker0_wout_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {worker0_wout_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {worker0_wout_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {worker0_wout_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {worker0_wout_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {worker0_wout_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker0_wout_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker0_wout_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {worker0_wout_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {worker0_wout_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {worker0_wout_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker0_wout_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker0_wout_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {worker0_wout_agent} {PKT_DATA_H} {31};set_instance_parameter_value {worker0_wout_agent} {PKT_DATA_L} {0};set_instance_parameter_value {worker0_wout_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker0_wout_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker0_wout_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker0_wout_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker0_wout_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker0_wout_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker0_wout_agent} {ST_DATA_W} {108};set_instance_parameter_value {worker0_wout_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker0_wout_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker0_wout_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker0_wout_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker0_wout_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker0_wout_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;shared_ocm_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;req_fifo_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;req_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000034&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mbox_m_w0_avmm_msg_receiver_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {worker0_wout_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {worker0_wout_agent} {ID} {2};set_instance_parameter_value {worker0_wout_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {worker0_wout_agent} {CACHE_VALUE} {0};set_instance_parameter_value {worker0_wout_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {worker0_wout_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {worker0_wout_agent} {USE_WRITERESPONSE} {0};add_instance {worker1_wout_agent} {altera_merlin_master_agent};set_instance_parameter_value {worker1_wout_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {worker1_wout_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {worker1_wout_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {worker1_wout_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {worker1_wout_agent} {PKT_QOS_H} {84};set_instance_parameter_value {worker1_wout_agent} {PKT_QOS_L} {84};set_instance_parameter_value {worker1_wout_agent} {PKT_DATA_SIDEBAND_H} {82};set_instance_parameter_value {worker1_wout_agent} {PKT_DATA_SIDEBAND_L} {82};set_instance_parameter_value {worker1_wout_agent} {PKT_ADDR_SIDEBAND_H} {81};set_instance_parameter_value {worker1_wout_agent} {PKT_ADDR_SIDEBAND_L} {81};set_instance_parameter_value {worker1_wout_agent} {PKT_BURST_TYPE_H} {80};set_instance_parameter_value {worker1_wout_agent} {PKT_BURST_TYPE_L} {79};set_instance_parameter_value {worker1_wout_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {worker1_wout_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {worker1_wout_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker1_wout_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker1_wout_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {worker1_wout_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {worker1_wout_agent} {PKT_TRANS_EXCLUSIVE} {69};set_instance_parameter_value {worker1_wout_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {worker1_wout_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {worker1_wout_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {worker1_wout_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {worker1_wout_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {worker1_wout_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {worker1_wout_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker1_wout_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker1_wout_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {worker1_wout_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {worker1_wout_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {worker1_wout_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker1_wout_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker1_wout_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {worker1_wout_agent} {PKT_DATA_H} {31};set_instance_parameter_value {worker1_wout_agent} {PKT_DATA_L} {0};set_instance_parameter_value {worker1_wout_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker1_wout_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker1_wout_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker1_wout_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker1_wout_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker1_wout_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker1_wout_agent} {ST_DATA_W} {108};set_instance_parameter_value {worker1_wout_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker1_wout_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker1_wout_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker1_wout_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker1_wout_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker1_wout_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;shared_ocm_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;req_fifo_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;req_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000034&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;mbox_m_w1_avmm_msg_receiver_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {worker1_wout_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {worker1_wout_agent} {ID} {3};set_instance_parameter_value {worker1_wout_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {worker1_wout_agent} {CACHE_VALUE} {0};set_instance_parameter_value {worker1_wout_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {worker1_wout_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {worker1_wout_agent} {USE_WRITERESPONSE} {0};add_instance {worker2_wout_agent} {altera_merlin_master_agent};set_instance_parameter_value {worker2_wout_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {worker2_wout_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {worker2_wout_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {worker2_wout_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {worker2_wout_agent} {PKT_QOS_H} {84};set_instance_parameter_value {worker2_wout_agent} {PKT_QOS_L} {84};set_instance_parameter_value {worker2_wout_agent} {PKT_DATA_SIDEBAND_H} {82};set_instance_parameter_value {worker2_wout_agent} {PKT_DATA_SIDEBAND_L} {82};set_instance_parameter_value {worker2_wout_agent} {PKT_ADDR_SIDEBAND_H} {81};set_instance_parameter_value {worker2_wout_agent} {PKT_ADDR_SIDEBAND_L} {81};set_instance_parameter_value {worker2_wout_agent} {PKT_BURST_TYPE_H} {80};set_instance_parameter_value {worker2_wout_agent} {PKT_BURST_TYPE_L} {79};set_instance_parameter_value {worker2_wout_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {worker2_wout_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {worker2_wout_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker2_wout_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker2_wout_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {worker2_wout_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {worker2_wout_agent} {PKT_TRANS_EXCLUSIVE} {69};set_instance_parameter_value {worker2_wout_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {worker2_wout_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {worker2_wout_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {worker2_wout_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {worker2_wout_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {worker2_wout_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {worker2_wout_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker2_wout_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker2_wout_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {worker2_wout_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {worker2_wout_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {worker2_wout_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker2_wout_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker2_wout_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {worker2_wout_agent} {PKT_DATA_H} {31};set_instance_parameter_value {worker2_wout_agent} {PKT_DATA_L} {0};set_instance_parameter_value {worker2_wout_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker2_wout_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker2_wout_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker2_wout_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker2_wout_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker2_wout_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker2_wout_agent} {ST_DATA_W} {108};set_instance_parameter_value {worker2_wout_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker2_wout_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker2_wout_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker2_wout_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker2_wout_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker2_wout_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;shared_ocm_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;req_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000034&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;req_fifo_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;mbox_m_w2_avmm_msg_receiver_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {worker2_wout_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {worker2_wout_agent} {ID} {4};set_instance_parameter_value {worker2_wout_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {worker2_wout_agent} {CACHE_VALUE} {0};set_instance_parameter_value {worker2_wout_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {worker2_wout_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {worker2_wout_agent} {USE_WRITERESPONSE} {0};add_instance {worker3_wout_agent} {altera_merlin_master_agent};set_instance_parameter_value {worker3_wout_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {worker3_wout_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {worker3_wout_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {worker3_wout_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {worker3_wout_agent} {PKT_QOS_H} {84};set_instance_parameter_value {worker3_wout_agent} {PKT_QOS_L} {84};set_instance_parameter_value {worker3_wout_agent} {PKT_DATA_SIDEBAND_H} {82};set_instance_parameter_value {worker3_wout_agent} {PKT_DATA_SIDEBAND_L} {82};set_instance_parameter_value {worker3_wout_agent} {PKT_ADDR_SIDEBAND_H} {81};set_instance_parameter_value {worker3_wout_agent} {PKT_ADDR_SIDEBAND_L} {81};set_instance_parameter_value {worker3_wout_agent} {PKT_BURST_TYPE_H} {80};set_instance_parameter_value {worker3_wout_agent} {PKT_BURST_TYPE_L} {79};set_instance_parameter_value {worker3_wout_agent} {PKT_CACHE_H} {102};set_instance_parameter_value {worker3_wout_agent} {PKT_CACHE_L} {99};set_instance_parameter_value {worker3_wout_agent} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker3_wout_agent} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker3_wout_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {worker3_wout_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {worker3_wout_agent} {PKT_TRANS_EXCLUSIVE} {69};set_instance_parameter_value {worker3_wout_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {worker3_wout_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {worker3_wout_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {worker3_wout_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {worker3_wout_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {worker3_wout_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {worker3_wout_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker3_wout_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker3_wout_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {worker3_wout_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {worker3_wout_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {worker3_wout_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker3_wout_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker3_wout_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {worker3_wout_agent} {PKT_DATA_H} {31};set_instance_parameter_value {worker3_wout_agent} {PKT_DATA_L} {0};set_instance_parameter_value {worker3_wout_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker3_wout_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker3_wout_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker3_wout_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker3_wout_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker3_wout_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker3_wout_agent} {ST_DATA_W} {108};set_instance_parameter_value {worker3_wout_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker3_wout_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker3_wout_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker3_wout_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker3_wout_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker3_wout_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;mbox_m_w3_avmm_msg_receiver_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000030&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;req_fifo_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000030&quot;
   end=&quot;0x00000000000000034&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;req_fifo_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;shared_ocm_s2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {worker3_wout_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {worker3_wout_agent} {ID} {5};set_instance_parameter_value {worker3_wout_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {worker3_wout_agent} {CACHE_VALUE} {0};set_instance_parameter_value {worker3_wout_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {worker3_wout_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {worker3_wout_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_DATA_W} {108};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ID} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w0_avmm_msg_sender_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {ID} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w1_avmm_msg_sender_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {ID} {6};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w2_avmm_msg_sender_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {ID} {8};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w3_avmm_msg_sender_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {ID} {10};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {performance_counter_0_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ST_DATA_W} {108};set_instance_parameter_value {performance_counter_0_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {performance_counter_0_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {performance_counter_0_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {performance_counter_0_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ID} {11};set_instance_parameter_value {performance_counter_0_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent} {ECC_ENABLE} {0};add_instance {performance_counter_0_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {performance_counter_0_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {manager_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {manager_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {manager_debug_mem_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {manager_debug_mem_slave_agent} {ST_DATA_W} {108};set_instance_parameter_value {manager_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {manager_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {manager_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {manager_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {manager_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {manager_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {manager_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {manager_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {manager_debug_mem_slave_agent} {ID} {2};set_instance_parameter_value {manager_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {manager_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {manager_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {manager_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {manager_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {req_fifo_out_agent} {altera_merlin_slave_agent};set_instance_parameter_value {req_fifo_out_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {req_fifo_out_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {req_fifo_out_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {req_fifo_out_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {req_fifo_out_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {req_fifo_out_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {req_fifo_out_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {req_fifo_out_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {req_fifo_out_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {req_fifo_out_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {req_fifo_out_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {req_fifo_out_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {req_fifo_out_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {req_fifo_out_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {req_fifo_out_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {req_fifo_out_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {req_fifo_out_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {req_fifo_out_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {req_fifo_out_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {req_fifo_out_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {req_fifo_out_agent} {PKT_DATA_H} {31};set_instance_parameter_value {req_fifo_out_agent} {PKT_DATA_L} {0};set_instance_parameter_value {req_fifo_out_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {req_fifo_out_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {req_fifo_out_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {req_fifo_out_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {req_fifo_out_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {req_fifo_out_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {req_fifo_out_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {req_fifo_out_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {req_fifo_out_agent} {ST_DATA_W} {108};set_instance_parameter_value {req_fifo_out_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_out_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_out_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_out_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {req_fifo_out_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {req_fifo_out_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {req_fifo_out_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {req_fifo_out_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {req_fifo_out_agent} {ID} {15};set_instance_parameter_value {req_fifo_out_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_out_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_out_agent} {ECC_ENABLE} {0};add_instance {req_fifo_out_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {req_fifo_out_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {req_fifo_out_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {req_fifo_out_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {req_fifo_out_csr_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {req_fifo_out_csr_agent} {ST_DATA_W} {108};set_instance_parameter_value {req_fifo_out_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_out_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_out_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_out_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {req_fifo_out_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {req_fifo_out_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {req_fifo_out_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {req_fifo_out_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {req_fifo_out_csr_agent} {ID} {14};set_instance_parameter_value {req_fifo_out_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_out_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_out_csr_agent} {ECC_ENABLE} {0};add_instance {req_fifo_out_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {req_fifo_out_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {altpll_0_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {altpll_0_pll_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {altpll_0_pll_slave_agent} {ST_DATA_W} {108};set_instance_parameter_value {altpll_0_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_0_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {altpll_0_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {altpll_0_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {altpll_0_pll_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {altpll_0_pll_slave_agent} {ID} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {ECC_ENABLE} {0};add_instance {altpll_0_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {altpll_0_pll_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {shared_ocm_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {shared_ocm_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {shared_ocm_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {shared_ocm_s1_agent} {ST_DATA_W} {108};set_instance_parameter_value {shared_ocm_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_ocm_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {shared_ocm_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_ocm_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {shared_ocm_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {shared_ocm_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {shared_ocm_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {shared_ocm_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {shared_ocm_s1_agent} {ID} {17};set_instance_parameter_value {shared_ocm_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_ocm_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_ocm_s1_agent} {ECC_ENABLE} {0};add_instance {shared_ocm_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {shared_ocm_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_0_sdout_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {sdram_0_sdout_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_0_sdout_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sdram_0_sdout_agent} {ST_DATA_W} {108};set_instance_parameter_value {sdram_0_sdout_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_0_sdout_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_0_sdout_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_0_sdout_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_0_sdout_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sdram_0_sdout_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_0_sdout_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sdram_0_sdout_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sdram_0_sdout_agent} {ID} {16};set_instance_parameter_value {sdram_0_sdout_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_0_sdout_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_0_sdout_agent} {ECC_ENABLE} {0};add_instance {sdram_0_sdout_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_0_sdout_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w3_avmm_msg_receiver_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {ID} {9};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {req_fifo_in_agent} {altera_merlin_slave_agent};set_instance_parameter_value {req_fifo_in_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {req_fifo_in_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {req_fifo_in_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {req_fifo_in_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {req_fifo_in_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {req_fifo_in_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {req_fifo_in_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {req_fifo_in_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {req_fifo_in_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {req_fifo_in_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {req_fifo_in_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {req_fifo_in_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {req_fifo_in_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {req_fifo_in_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {req_fifo_in_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {req_fifo_in_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {req_fifo_in_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {req_fifo_in_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {req_fifo_in_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {req_fifo_in_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {req_fifo_in_agent} {PKT_DATA_H} {31};set_instance_parameter_value {req_fifo_in_agent} {PKT_DATA_L} {0};set_instance_parameter_value {req_fifo_in_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {req_fifo_in_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {req_fifo_in_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {req_fifo_in_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {req_fifo_in_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {req_fifo_in_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {req_fifo_in_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {req_fifo_in_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {req_fifo_in_agent} {ST_DATA_W} {108};set_instance_parameter_value {req_fifo_in_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_in_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_in_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_in_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {req_fifo_in_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {req_fifo_in_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {req_fifo_in_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {req_fifo_in_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {req_fifo_in_agent} {ID} {13};set_instance_parameter_value {req_fifo_in_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_in_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_in_agent} {ECC_ENABLE} {0};add_instance {req_fifo_in_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {req_fifo_in_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {req_fifo_in_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {req_fifo_in_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {req_fifo_in_csr_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {req_fifo_in_csr_agent} {ST_DATA_W} {108};set_instance_parameter_value {req_fifo_in_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {req_fifo_in_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {req_fifo_in_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {req_fifo_in_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {req_fifo_in_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {req_fifo_in_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {req_fifo_in_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {req_fifo_in_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {req_fifo_in_csr_agent} {ID} {12};set_instance_parameter_value {req_fifo_in_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {req_fifo_in_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {req_fifo_in_csr_agent} {ECC_ENABLE} {0};add_instance {req_fifo_in_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {req_fifo_in_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {shared_ocm_s2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {shared_ocm_s2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {shared_ocm_s2_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {shared_ocm_s2_agent} {ST_DATA_W} {108};set_instance_parameter_value {shared_ocm_s2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {shared_ocm_s2_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {shared_ocm_s2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {shared_ocm_s2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {shared_ocm_s2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {shared_ocm_s2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {shared_ocm_s2_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {shared_ocm_s2_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {shared_ocm_s2_agent} {ID} {18};set_instance_parameter_value {shared_ocm_s2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {shared_ocm_s2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {shared_ocm_s2_agent} {ECC_ENABLE} {0};add_instance {shared_ocm_s2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {shared_ocm_s2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w2_avmm_msg_receiver_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {ID} {7};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w1_avmm_msg_receiver_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {ID} {5};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mbox_m_w0_avmm_msg_receiver_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_H} {107};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_ORI_BURST_SIZE_L} {105};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_H} {104};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_RESPONSE_STATUS_L} {103};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BURST_SIZE_H} {78};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BURST_SIZE_L} {76};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BEGIN_BURST} {83};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_PROTECTION_H} {98};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_PROTECTION_L} {96};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BURSTWRAP_H} {75};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BURSTWRAP_L} {73};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_ADDR_H} {63};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_TRANS_COMPRESSED_READ} {64};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_TRANS_READ} {67};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_SRC_ID_L} {85};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_DEST_ID_H} {94};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {ST_DATA_W} {108};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {ID} {3};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent} {ECC_ENABLE} {0};add_instance {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {BITS_PER_SYMBOL} {109};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 17 14 11 0 10 8 6 4 1 15 16 };set_instance_parameter_value {router} {CHANNEL_ID} {000001000000 010000000000 000100000000 000000100000 001000000000 000000010000 000000001000 000000000100 000000000010 000000000001 000010000000 100000000000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both both read both };set_instance_parameter_value {router} {START_ADDRESS} {0x800 0x1000 0x1400 0x1420 0x1440 0x1450 0x1460 0x1470 0x1480 0x1498 0x14a0 0x4000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x1000 0x1400 0x1420 0x1440 0x1450 0x1460 0x1470 0x1480 0x1490 0x14a0 0x14a4 0x8000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {63};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router} {PKT_TRANS_READ} {67};set_instance_parameter_value {router} {ST_DATA_W} {108};set_instance_parameter_value {router} {ST_CHANNEL_W} {19};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {11};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {16};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 1 16 };set_instance_parameter_value {router_001} {CHANNEL_ID} {010 001 100 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x800 0x1498 0x4000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1000 0x14a0 0x8000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {63};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_001} {ST_DATA_W} {108};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {16};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {12 3 13 18 16 };set_instance_parameter_value {router_002} {CHANNEL_ID} {00100 10000 00010 01000 00001 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both both write both both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x20 0x30 0x1000 0x4000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x20 0x30 0x34 0x1400 0x8000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {63};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_002} {ST_DATA_W} {108};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {16};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {12 5 13 18 16 };set_instance_parameter_value {router_003} {CHANNEL_ID} {00100 10000 00010 01000 00001 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both both write both both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x20 0x30 0x1000 0x4000000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x20 0x30 0x34 0x1400 0x8000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {63};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_003} {ST_DATA_W} {108};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {16};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {12 7 13 18 16 };set_instance_parameter_value {router_004} {CHANNEL_ID} {00100 10000 00010 01000 00001 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both write both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x20 0x30 0x1000 0x4000000 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x20 0x30 0x34 0x1400 0x8000000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {63};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_004} {ST_DATA_W} {108};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {16};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {12 9 13 18 16 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01000 00010 00100 10000 00001 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both both write both both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x20 0x30 0x1000 0x4000000 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x20 0x30 0x34 0x1400 0x8000000 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {63};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_005} {ST_DATA_W} {108};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_005} {DECODER_TYPE} {0};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {16};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {63};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_006} {ST_DATA_W} {108};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {63};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_007} {ST_DATA_W} {108};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {63};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_008} {ST_DATA_W} {108};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {63};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_009} {ST_DATA_W} {108};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {63};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_010} {ST_DATA_W} {108};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {63};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_011} {ST_DATA_W} {108};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {63};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_012} {ST_DATA_W} {108};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {63};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_013} {ST_DATA_W} {108};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {63};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_014} {ST_DATA_W} {108};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {63};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_015} {ST_DATA_W} {108};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {63};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_016} {ST_DATA_W} {108};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {0 1 2 3 4 5 };set_instance_parameter_value {router_017} {CHANNEL_ID} {000001 000010 000100 001000 010000 100000 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both read both both both both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {63};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_017} {ST_DATA_W} {108};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {5 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {63};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_018} {ST_DATA_W} {108};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {5};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {2 3 4 5 };set_instance_parameter_value {router_019} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {63};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_019} {ST_DATA_W} {108};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {2 3 4 5 };set_instance_parameter_value {router_020} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {63};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_020} {ST_DATA_W} {108};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {2 3 4 5 };set_instance_parameter_value {router_021} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both both both both };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {63};set_instance_parameter_value {router_021} {PKT_ADDR_L} {36};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_021} {ST_DATA_W} {108};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {4 };set_instance_parameter_value {router_022} {CHANNEL_ID} {1 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {63};set_instance_parameter_value {router_022} {PKT_ADDR_L} {36};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_022} {ST_DATA_W} {108};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {3 };set_instance_parameter_value {router_023} {CHANNEL_ID} {1 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {63};set_instance_parameter_value {router_023} {PKT_ADDR_L} {36};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_023} {ST_DATA_W} {108};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {3};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {router_024} {altera_merlin_router};set_instance_parameter_value {router_024} {DESTINATION_ID} {2 };set_instance_parameter_value {router_024} {CHANNEL_ID} {1 };set_instance_parameter_value {router_024} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_024} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_024} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_024} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_024} {SPAN_OFFSET} {};set_instance_parameter_value {router_024} {PKT_ADDR_H} {63};set_instance_parameter_value {router_024} {PKT_ADDR_L} {36};set_instance_parameter_value {router_024} {PKT_PROTECTION_H} {98};set_instance_parameter_value {router_024} {PKT_PROTECTION_L} {96};set_instance_parameter_value {router_024} {PKT_DEST_ID_H} {94};set_instance_parameter_value {router_024} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_024} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {router_024} {PKT_TRANS_READ} {67};set_instance_parameter_value {router_024} {ST_DATA_W} {108};set_instance_parameter_value {router_024} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_024} {DECODER_TYPE} {1};set_instance_parameter_value {router_024} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_024} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_024} {MEMORY_ALIASING_DECODE} {0};add_instance {manager_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {manager_data_master_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {manager_data_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {manager_data_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {manager_data_master_limiter} {PKT_SRC_ID_L} {85};set_instance_parameter_value {manager_data_master_limiter} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {manager_data_master_limiter} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {manager_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {manager_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {manager_data_master_limiter} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {manager_data_master_limiter} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {manager_data_master_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {manager_data_master_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {manager_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {manager_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {5};set_instance_parameter_value {manager_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {manager_data_master_limiter} {ST_DATA_W} {108};set_instance_parameter_value {manager_data_master_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {manager_data_master_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {manager_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {manager_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {manager_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {manager_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {manager_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {manager_data_master_limiter} {REORDER} {0};add_instance {manager_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_SRC_ID_L} {85};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {manager_instruction_master_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {manager_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {manager_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {manager_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {manager_instruction_master_limiter} {ST_DATA_W} {108};set_instance_parameter_value {manager_instruction_master_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {manager_instruction_master_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {manager_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {manager_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {manager_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {manager_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {manager_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {manager_instruction_master_limiter} {REORDER} {0};add_instance {worker0_wout_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {worker0_wout_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker0_wout_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker0_wout_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker0_wout_limiter} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker0_wout_limiter} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker0_wout_limiter} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker0_wout_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker0_wout_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker0_wout_limiter} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker0_wout_limiter} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker0_wout_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker0_wout_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker0_wout_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {worker0_wout_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {worker0_wout_limiter} {PIPELINED} {0};set_instance_parameter_value {worker0_wout_limiter} {ST_DATA_W} {108};set_instance_parameter_value {worker0_wout_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker0_wout_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {worker0_wout_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {worker0_wout_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {worker0_wout_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {worker0_wout_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {worker0_wout_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker0_wout_limiter} {REORDER} {0};add_instance {worker1_wout_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {worker1_wout_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker1_wout_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker1_wout_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker1_wout_limiter} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker1_wout_limiter} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker1_wout_limiter} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker1_wout_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker1_wout_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker1_wout_limiter} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker1_wout_limiter} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker1_wout_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker1_wout_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker1_wout_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {worker1_wout_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {worker1_wout_limiter} {PIPELINED} {0};set_instance_parameter_value {worker1_wout_limiter} {ST_DATA_W} {108};set_instance_parameter_value {worker1_wout_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker1_wout_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {worker1_wout_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {worker1_wout_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {worker1_wout_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {worker1_wout_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {worker1_wout_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker1_wout_limiter} {REORDER} {0};add_instance {worker2_wout_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {worker2_wout_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker2_wout_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker2_wout_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker2_wout_limiter} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker2_wout_limiter} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker2_wout_limiter} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker2_wout_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker2_wout_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker2_wout_limiter} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker2_wout_limiter} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker2_wout_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker2_wout_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker2_wout_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {worker2_wout_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {worker2_wout_limiter} {PIPELINED} {0};set_instance_parameter_value {worker2_wout_limiter} {ST_DATA_W} {108};set_instance_parameter_value {worker2_wout_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker2_wout_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {worker2_wout_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {worker2_wout_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {worker2_wout_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {worker2_wout_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {worker2_wout_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker2_wout_limiter} {REORDER} {0};add_instance {worker3_wout_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {worker3_wout_limiter} {PKT_DEST_ID_H} {94};set_instance_parameter_value {worker3_wout_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {worker3_wout_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {worker3_wout_limiter} {PKT_SRC_ID_L} {85};set_instance_parameter_value {worker3_wout_limiter} {PKT_BYTE_CNT_H} {72};set_instance_parameter_value {worker3_wout_limiter} {PKT_BYTE_CNT_L} {70};set_instance_parameter_value {worker3_wout_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker3_wout_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker3_wout_limiter} {PKT_TRANS_POSTED} {65};set_instance_parameter_value {worker3_wout_limiter} {PKT_TRANS_WRITE} {66};set_instance_parameter_value {worker3_wout_limiter} {PKT_THREAD_ID_H} {95};set_instance_parameter_value {worker3_wout_limiter} {PKT_THREAD_ID_L} {95};set_instance_parameter_value {worker3_wout_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {worker3_wout_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {worker3_wout_limiter} {PIPELINED} {0};set_instance_parameter_value {worker3_wout_limiter} {ST_DATA_W} {108};set_instance_parameter_value {worker3_wout_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {worker3_wout_limiter} {VALID_WIDTH} {19};set_instance_parameter_value {worker3_wout_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {worker3_wout_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {worker3_wout_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {worker3_wout_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {worker3_wout_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker3_wout_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {12};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_005} {ST_DATA_W} {108};set_instance_parameter_value {cmd_demux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_005} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_005} {VALID_WIDTH} {19};set_instance_parameter_value {cmd_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {6};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {108};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {6};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {108};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {12};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_005} {ST_DATA_W} {108};set_instance_parameter_value {rsp_mux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_005} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_005} {PKT_TRANS_LOCK} {68};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_005} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {108};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {108};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {108};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {manager_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {manager_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {manager_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {manager_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {manager_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_0_inclk_interface_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {worker0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {worker0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {worker0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {worker0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {worker0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {jtag_uart_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {jtag_uart_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sdram_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_0_c0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c0_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {altpll_0_c0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {manager_data_master_translator.avalon_universal_master_0} {manager_data_master_agent.av} {avalon};set_connection_parameter_value {manager_data_master_translator.avalon_universal_master_0/manager_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {manager_data_master_translator.avalon_universal_master_0/manager_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {manager_data_master_translator.avalon_universal_master_0/manager_data_master_agent.av} {defaultConnection} {false};add_connection {manager_instruction_master_translator.avalon_universal_master_0} {manager_instruction_master_agent.av} {avalon};set_connection_parameter_value {manager_instruction_master_translator.avalon_universal_master_0/manager_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {manager_instruction_master_translator.avalon_universal_master_0/manager_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {manager_instruction_master_translator.avalon_universal_master_0/manager_instruction_master_agent.av} {defaultConnection} {false};add_connection {worker0_wout_translator.avalon_universal_master_0} {worker0_wout_agent.av} {avalon};set_connection_parameter_value {worker0_wout_translator.avalon_universal_master_0/worker0_wout_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {worker0_wout_translator.avalon_universal_master_0/worker0_wout_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {worker0_wout_translator.avalon_universal_master_0/worker0_wout_agent.av} {defaultConnection} {false};add_connection {worker1_wout_translator.avalon_universal_master_0} {worker1_wout_agent.av} {avalon};set_connection_parameter_value {worker1_wout_translator.avalon_universal_master_0/worker1_wout_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {worker1_wout_translator.avalon_universal_master_0/worker1_wout_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {worker1_wout_translator.avalon_universal_master_0/worker1_wout_agent.av} {defaultConnection} {false};add_connection {worker2_wout_translator.avalon_universal_master_0} {worker2_wout_agent.av} {avalon};set_connection_parameter_value {worker2_wout_translator.avalon_universal_master_0/worker2_wout_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {worker2_wout_translator.avalon_universal_master_0/worker2_wout_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {worker2_wout_translator.avalon_universal_master_0/worker2_wout_agent.av} {defaultConnection} {false};add_connection {worker3_wout_translator.avalon_universal_master_0} {worker3_wout_agent.av} {avalon};set_connection_parameter_value {worker3_wout_translator.avalon_universal_master_0/worker3_wout_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {worker3_wout_translator.avalon_universal_master_0/worker3_wout_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {worker3_wout_translator.avalon_universal_master_0/worker3_wout_agent.av} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.m0} {jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rf_source} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {mbox_m_w0_avmm_msg_sender_agent.m0} {mbox_m_w0_avmm_msg_sender_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w0_avmm_msg_sender_agent.m0/mbox_m_w0_avmm_msg_sender_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w0_avmm_msg_sender_agent.m0/mbox_m_w0_avmm_msg_sender_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w0_avmm_msg_sender_agent.m0/mbox_m_w0_avmm_msg_sender_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w0_avmm_msg_sender_agent.rf_source} {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo.out} {mbox_m_w0_avmm_msg_sender_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w0_avmm_msg_sender_agent.rdata_fifo_src} {mbox_m_w0_avmm_msg_sender_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {mbox_m_w0_avmm_msg_sender_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/mbox_m_w0_avmm_msg_sender_agent.cp} {qsys_mm.command};add_connection {mbox_m_w1_avmm_msg_sender_agent.m0} {mbox_m_w1_avmm_msg_sender_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w1_avmm_msg_sender_agent.m0/mbox_m_w1_avmm_msg_sender_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w1_avmm_msg_sender_agent.m0/mbox_m_w1_avmm_msg_sender_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w1_avmm_msg_sender_agent.m0/mbox_m_w1_avmm_msg_sender_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w1_avmm_msg_sender_agent.rf_source} {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo.out} {mbox_m_w1_avmm_msg_sender_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w1_avmm_msg_sender_agent.rdata_fifo_src} {mbox_m_w1_avmm_msg_sender_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {mbox_m_w1_avmm_msg_sender_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/mbox_m_w1_avmm_msg_sender_agent.cp} {qsys_mm.command};add_connection {mbox_m_w2_avmm_msg_sender_agent.m0} {mbox_m_w2_avmm_msg_sender_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w2_avmm_msg_sender_agent.m0/mbox_m_w2_avmm_msg_sender_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w2_avmm_msg_sender_agent.m0/mbox_m_w2_avmm_msg_sender_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w2_avmm_msg_sender_agent.m0/mbox_m_w2_avmm_msg_sender_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w2_avmm_msg_sender_agent.rf_source} {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo.out} {mbox_m_w2_avmm_msg_sender_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w2_avmm_msg_sender_agent.rdata_fifo_src} {mbox_m_w2_avmm_msg_sender_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {mbox_m_w2_avmm_msg_sender_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/mbox_m_w2_avmm_msg_sender_agent.cp} {qsys_mm.command};add_connection {mbox_m_w3_avmm_msg_sender_agent.m0} {mbox_m_w3_avmm_msg_sender_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w3_avmm_msg_sender_agent.m0/mbox_m_w3_avmm_msg_sender_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w3_avmm_msg_sender_agent.m0/mbox_m_w3_avmm_msg_sender_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w3_avmm_msg_sender_agent.m0/mbox_m_w3_avmm_msg_sender_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w3_avmm_msg_sender_agent.rf_source} {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo.out} {mbox_m_w3_avmm_msg_sender_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w3_avmm_msg_sender_agent.rdata_fifo_src} {mbox_m_w3_avmm_msg_sender_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {mbox_m_w3_avmm_msg_sender_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/mbox_m_w3_avmm_msg_sender_agent.cp} {qsys_mm.command};add_connection {performance_counter_0_control_slave_agent.m0} {performance_counter_0_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {performance_counter_0_control_slave_agent.m0/performance_counter_0_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {performance_counter_0_control_slave_agent.m0/performance_counter_0_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {performance_counter_0_control_slave_agent.m0/performance_counter_0_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {performance_counter_0_control_slave_agent.rf_source} {performance_counter_0_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {performance_counter_0_control_slave_agent_rsp_fifo.out} {performance_counter_0_control_slave_agent.rf_sink} {avalon_streaming};add_connection {performance_counter_0_control_slave_agent.rdata_fifo_src} {performance_counter_0_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {performance_counter_0_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/performance_counter_0_control_slave_agent.cp} {qsys_mm.command};add_connection {manager_debug_mem_slave_agent.m0} {manager_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {manager_debug_mem_slave_agent.m0/manager_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {manager_debug_mem_slave_agent.m0/manager_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {manager_debug_mem_slave_agent.m0/manager_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {manager_debug_mem_slave_agent.rf_source} {manager_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {manager_debug_mem_slave_agent_rsp_fifo.out} {manager_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {manager_debug_mem_slave_agent.rdata_fifo_src} {manager_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {manager_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/manager_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {req_fifo_out_agent.m0} {req_fifo_out_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {req_fifo_out_agent.m0/req_fifo_out_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {req_fifo_out_agent.m0/req_fifo_out_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {req_fifo_out_agent.m0/req_fifo_out_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {req_fifo_out_agent.rf_source} {req_fifo_out_agent_rsp_fifo.in} {avalon_streaming};add_connection {req_fifo_out_agent_rsp_fifo.out} {req_fifo_out_agent.rf_sink} {avalon_streaming};add_connection {req_fifo_out_agent.rdata_fifo_src} {req_fifo_out_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {req_fifo_out_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/req_fifo_out_agent.cp} {qsys_mm.command};add_connection {req_fifo_out_csr_agent.m0} {req_fifo_out_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {req_fifo_out_csr_agent.m0/req_fifo_out_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {req_fifo_out_csr_agent.m0/req_fifo_out_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {req_fifo_out_csr_agent.m0/req_fifo_out_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {req_fifo_out_csr_agent.rf_source} {req_fifo_out_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {req_fifo_out_csr_agent_rsp_fifo.out} {req_fifo_out_csr_agent.rf_sink} {avalon_streaming};add_connection {req_fifo_out_csr_agent.rdata_fifo_src} {req_fifo_out_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {req_fifo_out_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/req_fifo_out_csr_agent.cp} {qsys_mm.command};add_connection {altpll_0_pll_slave_agent.m0} {altpll_0_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {altpll_0_pll_slave_agent.rf_source} {altpll_0_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {altpll_0_pll_slave_agent_rsp_fifo.out} {altpll_0_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {altpll_0_pll_slave_agent.rdata_fifo_src} {altpll_0_pll_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {altpll_0_pll_slave_agent_rdata_fifo.out} {altpll_0_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {altpll_0_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/altpll_0_pll_slave_agent.cp} {qsys_mm.command};add_connection {shared_ocm_s1_agent.m0} {shared_ocm_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {shared_ocm_s1_agent.m0/shared_ocm_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {shared_ocm_s1_agent.m0/shared_ocm_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {shared_ocm_s1_agent.m0/shared_ocm_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {shared_ocm_s1_agent.rf_source} {shared_ocm_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {shared_ocm_s1_agent_rsp_fifo.out} {shared_ocm_s1_agent.rf_sink} {avalon_streaming};add_connection {shared_ocm_s1_agent.rdata_fifo_src} {shared_ocm_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {shared_ocm_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/shared_ocm_s1_agent.cp} {qsys_mm.command};add_connection {sdram_0_sdout_agent.m0} {sdram_0_sdout_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_0_sdout_agent.m0/sdram_0_sdout_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_0_sdout_agent.m0/sdram_0_sdout_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_0_sdout_agent.m0/sdram_0_sdout_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_0_sdout_agent.rf_source} {sdram_0_sdout_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_0_sdout_agent_rsp_fifo.out} {sdram_0_sdout_agent.rf_sink} {avalon_streaming};add_connection {sdram_0_sdout_agent.rdata_fifo_src} {sdram_0_sdout_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {sdram_0_sdout_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/sdram_0_sdout_agent.cp} {qsys_mm.command};add_connection {mbox_m_w3_avmm_msg_receiver_agent.m0} {mbox_m_w3_avmm_msg_receiver_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w3_avmm_msg_receiver_agent.m0/mbox_m_w3_avmm_msg_receiver_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w3_avmm_msg_receiver_agent.m0/mbox_m_w3_avmm_msg_receiver_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w3_avmm_msg_receiver_agent.m0/mbox_m_w3_avmm_msg_receiver_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w3_avmm_msg_receiver_agent.rf_source} {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo.out} {mbox_m_w3_avmm_msg_receiver_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w3_avmm_msg_receiver_agent.rdata_fifo_src} {mbox_m_w3_avmm_msg_receiver_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {mbox_m_w3_avmm_msg_receiver_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/mbox_m_w3_avmm_msg_receiver_agent.cp} {qsys_mm.command};add_connection {req_fifo_in_agent.m0} {req_fifo_in_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {req_fifo_in_agent.m0/req_fifo_in_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {req_fifo_in_agent.m0/req_fifo_in_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {req_fifo_in_agent.m0/req_fifo_in_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {req_fifo_in_agent.rf_source} {req_fifo_in_agent_rsp_fifo.in} {avalon_streaming};add_connection {req_fifo_in_agent_rsp_fifo.out} {req_fifo_in_agent.rf_sink} {avalon_streaming};add_connection {req_fifo_in_agent.rdata_fifo_src} {req_fifo_in_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {req_fifo_in_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/req_fifo_in_agent.cp} {qsys_mm.command};add_connection {req_fifo_in_csr_agent.m0} {req_fifo_in_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {req_fifo_in_csr_agent.m0/req_fifo_in_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {req_fifo_in_csr_agent.m0/req_fifo_in_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {req_fifo_in_csr_agent.m0/req_fifo_in_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {req_fifo_in_csr_agent.rf_source} {req_fifo_in_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {req_fifo_in_csr_agent_rsp_fifo.out} {req_fifo_in_csr_agent.rf_sink} {avalon_streaming};add_connection {req_fifo_in_csr_agent.rdata_fifo_src} {req_fifo_in_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_014.src} {req_fifo_in_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/req_fifo_in_csr_agent.cp} {qsys_mm.command};add_connection {shared_ocm_s2_agent.m0} {shared_ocm_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {shared_ocm_s2_agent.m0/shared_ocm_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {shared_ocm_s2_agent.m0/shared_ocm_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {shared_ocm_s2_agent.m0/shared_ocm_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {shared_ocm_s2_agent.rf_source} {shared_ocm_s2_agent_rsp_fifo.in} {avalon_streaming};add_connection {shared_ocm_s2_agent_rsp_fifo.out} {shared_ocm_s2_agent.rf_sink} {avalon_streaming};add_connection {shared_ocm_s2_agent.rdata_fifo_src} {shared_ocm_s2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {shared_ocm_s2_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/shared_ocm_s2_agent.cp} {qsys_mm.command};add_connection {mbox_m_w2_avmm_msg_receiver_agent.m0} {mbox_m_w2_avmm_msg_receiver_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w2_avmm_msg_receiver_agent.m0/mbox_m_w2_avmm_msg_receiver_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w2_avmm_msg_receiver_agent.m0/mbox_m_w2_avmm_msg_receiver_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w2_avmm_msg_receiver_agent.m0/mbox_m_w2_avmm_msg_receiver_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w2_avmm_msg_receiver_agent.rf_source} {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo.out} {mbox_m_w2_avmm_msg_receiver_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w2_avmm_msg_receiver_agent.rdata_fifo_src} {mbox_m_w2_avmm_msg_receiver_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_016.src} {mbox_m_w2_avmm_msg_receiver_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/mbox_m_w2_avmm_msg_receiver_agent.cp} {qsys_mm.command};add_connection {mbox_m_w1_avmm_msg_receiver_agent.m0} {mbox_m_w1_avmm_msg_receiver_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w1_avmm_msg_receiver_agent.m0/mbox_m_w1_avmm_msg_receiver_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w1_avmm_msg_receiver_agent.m0/mbox_m_w1_avmm_msg_receiver_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w1_avmm_msg_receiver_agent.m0/mbox_m_w1_avmm_msg_receiver_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w1_avmm_msg_receiver_agent.rf_source} {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo.out} {mbox_m_w1_avmm_msg_receiver_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w1_avmm_msg_receiver_agent.rdata_fifo_src} {mbox_m_w1_avmm_msg_receiver_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_017.src} {mbox_m_w1_avmm_msg_receiver_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/mbox_m_w1_avmm_msg_receiver_agent.cp} {qsys_mm.command};add_connection {mbox_m_w0_avmm_msg_receiver_agent.m0} {mbox_m_w0_avmm_msg_receiver_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mbox_m_w0_avmm_msg_receiver_agent.m0/mbox_m_w0_avmm_msg_receiver_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mbox_m_w0_avmm_msg_receiver_agent.m0/mbox_m_w0_avmm_msg_receiver_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mbox_m_w0_avmm_msg_receiver_agent.m0/mbox_m_w0_avmm_msg_receiver_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mbox_m_w0_avmm_msg_receiver_agent.rf_source} {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo.in} {avalon_streaming};add_connection {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo.out} {mbox_m_w0_avmm_msg_receiver_agent.rf_sink} {avalon_streaming};add_connection {mbox_m_w0_avmm_msg_receiver_agent.rdata_fifo_src} {mbox_m_w0_avmm_msg_receiver_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_018.src} {mbox_m_w0_avmm_msg_receiver_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/mbox_m_w0_avmm_msg_receiver_agent.cp} {qsys_mm.command};add_connection {manager_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {manager_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {manager_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {manager_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {worker0_wout_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {worker0_wout_agent.cp/router_002.sink} {qsys_mm.command};add_connection {worker1_wout_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {worker1_wout_agent.cp/router_003.sink} {qsys_mm.command};add_connection {worker2_wout_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {worker2_wout_agent.cp/router_004.sink} {qsys_mm.command};add_connection {worker3_wout_agent.cp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {worker3_wout_agent.cp/router_005.sink} {qsys_mm.command};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_0_avalon_jtag_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux.sink} {qsys_mm.response};add_connection {mbox_m_w0_avmm_msg_sender_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w0_avmm_msg_sender_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {mbox_m_w1_avmm_msg_sender_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w1_avmm_msg_sender_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {mbox_m_w2_avmm_msg_sender_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w2_avmm_msg_sender_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {mbox_m_w3_avmm_msg_sender_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w3_avmm_msg_sender_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {performance_counter_0_control_slave_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {performance_counter_0_control_slave_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {manager_debug_mem_slave_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {manager_debug_mem_slave_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {req_fifo_out_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {req_fifo_out_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {req_fifo_out_csr_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {req_fifo_out_csr_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {altpll_0_pll_slave_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {altpll_0_pll_slave_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {shared_ocm_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {shared_ocm_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {sdram_0_sdout_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {sdram_0_sdout_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {mbox_m_w3_avmm_msg_receiver_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w3_avmm_msg_receiver_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {req_fifo_in_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {req_fifo_in_agent.rp/router_019.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {req_fifo_in_csr_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {req_fifo_in_csr_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {shared_ocm_s2_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {shared_ocm_s2_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {mbox_m_w2_avmm_msg_receiver_agent.rp} {router_022.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w2_avmm_msg_receiver_agent.rp/router_022.sink} {qsys_mm.response};add_connection {router_022.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {mbox_m_w1_avmm_msg_receiver_agent.rp} {router_023.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w1_avmm_msg_receiver_agent.rp/router_023.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {mbox_m_w0_avmm_msg_receiver_agent.rp} {router_024.sink} {avalon_streaming};preview_set_connection_tag {mbox_m_w0_avmm_msg_receiver_agent.rp/router_024.sink} {qsys_mm.response};add_connection {router_024.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_024.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {router.src} {manager_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/manager_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {manager_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {manager_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {manager_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/manager_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {manager_data_master_limiter.rsp_src} {manager_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {manager_data_master_limiter.rsp_src/manager_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {manager_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/manager_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {manager_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {manager_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {manager_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/manager_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {manager_instruction_master_limiter.rsp_src} {manager_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {manager_instruction_master_limiter.rsp_src/manager_instruction_master_agent.rp} {qsys_mm.response};add_connection {router_002.src} {worker0_wout_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_002.src/worker0_wout_limiter.cmd_sink} {qsys_mm.command};add_connection {worker0_wout_limiter.cmd_src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {worker0_wout_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {worker0_wout_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/worker0_wout_limiter.rsp_sink} {qsys_mm.response};add_connection {worker0_wout_limiter.rsp_src} {worker0_wout_agent.rp} {avalon_streaming};preview_set_connection_tag {worker0_wout_limiter.rsp_src/worker0_wout_agent.rp} {qsys_mm.response};add_connection {router_003.src} {worker1_wout_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_003.src/worker1_wout_limiter.cmd_sink} {qsys_mm.command};add_connection {worker1_wout_limiter.cmd_src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {worker1_wout_limiter.cmd_src/cmd_demux_003.sink} {qsys_mm.command};add_connection {rsp_mux_003.src} {worker1_wout_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/worker1_wout_limiter.rsp_sink} {qsys_mm.response};add_connection {worker1_wout_limiter.rsp_src} {worker1_wout_agent.rp} {avalon_streaming};preview_set_connection_tag {worker1_wout_limiter.rsp_src/worker1_wout_agent.rp} {qsys_mm.response};add_connection {router_004.src} {worker2_wout_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_004.src/worker2_wout_limiter.cmd_sink} {qsys_mm.command};add_connection {worker2_wout_limiter.cmd_src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {worker2_wout_limiter.cmd_src/cmd_demux_004.sink} {qsys_mm.command};add_connection {rsp_mux_004.src} {worker2_wout_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/worker2_wout_limiter.rsp_sink} {qsys_mm.response};add_connection {worker2_wout_limiter.rsp_src} {worker2_wout_agent.rp} {avalon_streaming};preview_set_connection_tag {worker2_wout_limiter.rsp_src/worker2_wout_agent.rp} {qsys_mm.response};add_connection {router_005.src} {worker3_wout_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_005.src/worker3_wout_limiter.cmd_sink} {qsys_mm.command};add_connection {worker3_wout_limiter.cmd_src} {cmd_demux_005.sink} {avalon_streaming};preview_set_connection_tag {worker3_wout_limiter.cmd_src/cmd_demux_005.sink} {qsys_mm.command};add_connection {rsp_mux_005.src} {worker3_wout_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_005.src/worker3_wout_limiter.rsp_sink} {qsys_mm.response};add_connection {worker3_wout_limiter.rsp_src} {worker3_wout_agent.rp} {avalon_streaming};preview_set_connection_tag {worker3_wout_limiter.rsp_src/worker3_wout_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_011.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_011.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_011.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_011.sink2} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src2} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src2/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src3} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src3/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src4} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src4/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_011.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_011.sink3} {qsys_mm.command};add_connection {cmd_demux_003.src1} {cmd_mux_013.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src1/cmd_mux_013.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src2} {cmd_mux_014.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src2/cmd_mux_014.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src3} {cmd_mux_015.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src3/cmd_mux_015.sink1} {qsys_mm.command};add_connection {cmd_demux_003.src4} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src4/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux_011.sink4} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux_011.sink4} {qsys_mm.command};add_connection {cmd_demux_004.src1} {cmd_mux_013.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src1/cmd_mux_013.sink2} {qsys_mm.command};add_connection {cmd_demux_004.src2} {cmd_mux_014.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src2/cmd_mux_014.sink2} {qsys_mm.command};add_connection {cmd_demux_004.src3} {cmd_mux_015.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src3/cmd_mux_015.sink2} {qsys_mm.command};add_connection {cmd_demux_004.src4} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src4/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux_005.src0} {cmd_mux_011.sink5} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src0/cmd_mux_011.sink5} {qsys_mm.command};add_connection {cmd_demux_005.src1} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src1/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux_005.src2} {cmd_mux_013.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src2/cmd_mux_013.sink3} {qsys_mm.command};add_connection {cmd_demux_005.src3} {cmd_mux_014.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src3/cmd_mux_014.sink3} {qsys_mm.command};add_connection {cmd_demux_005.src4} {cmd_mux_015.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_005.src4/cmd_mux_015.sink3} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_011.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_011.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_011.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_011.src4} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src4/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_011.src5} {rsp_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src5/rsp_mux_005.sink0} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux_005.sink1} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux_002.sink1} {qsys_mm.response};add_connection {rsp_demux_013.src1} {rsp_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src1/rsp_mux_003.sink1} {qsys_mm.response};add_connection {rsp_demux_013.src2} {rsp_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src2/rsp_mux_004.sink1} {qsys_mm.response};add_connection {rsp_demux_013.src3} {rsp_mux_005.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src3/rsp_mux_005.sink2} {qsys_mm.response};add_connection {rsp_demux_014.src0} {rsp_mux_002.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/rsp_mux_002.sink2} {qsys_mm.response};add_connection {rsp_demux_014.src1} {rsp_mux_003.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src1/rsp_mux_003.sink2} {qsys_mm.response};add_connection {rsp_demux_014.src2} {rsp_mux_004.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src2/rsp_mux_004.sink2} {qsys_mm.response};add_connection {rsp_demux_014.src3} {rsp_mux_005.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src3/rsp_mux_005.sink3} {qsys_mm.response};add_connection {rsp_demux_015.src0} {rsp_mux_002.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/rsp_mux_002.sink3} {qsys_mm.response};add_connection {rsp_demux_015.src1} {rsp_mux_003.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src1/rsp_mux_003.sink3} {qsys_mm.response};add_connection {rsp_demux_015.src2} {rsp_mux_004.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src2/rsp_mux_004.sink3} {qsys_mm.response};add_connection {rsp_demux_015.src3} {rsp_mux_005.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src3/rsp_mux_005.sink4} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux_004.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux_004.sink4} {qsys_mm.response};add_connection {rsp_demux_017.src0} {rsp_mux_003.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/rsp_mux_003.sink4} {qsys_mm.response};add_connection {rsp_demux_018.src0} {rsp_mux_002.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/rsp_mux_002.sink4} {qsys_mm.response};add_connection {cmd_demux.src9} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_009.sink0} {qsys_mm.command};add_connection {rsp_demux_009.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink9} {qsys_mm.response};add_connection {manager_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {manager_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {worker0_wout_limiter.cmd_valid} {cmd_demux_002.sink_valid} {avalon_streaming};add_connection {worker1_wout_limiter.cmd_valid} {cmd_demux_003.sink_valid} {avalon_streaming};add_connection {worker2_wout_limiter.cmd_valid} {cmd_demux_004.sink_valid} {avalon_streaming};add_connection {worker3_wout_limiter.cmd_valid} {cmd_demux_005.sink_valid} {avalon_streaming};add_connection {manager_reset_reset_bridge.out_reset} {manager_data_master_translator.reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_instruction_master_translator.reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_debug_mem_slave_translator.reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {shared_ocm_s1_translator.reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {sdram_0_sdout_translator.reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {shared_ocm_s2_translator.reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_data_master_agent.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_instruction_master_agent.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_debug_mem_slave_agent.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {shared_ocm_s1_agent.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {shared_ocm_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {sdram_0_sdout_agent.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {sdram_0_sdout_agent_rsp_fifo.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {shared_ocm_s2_agent.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {shared_ocm_s2_agent_rsp_fifo.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_data_master_limiter.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {manager_instruction_master_limiter.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {manager_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_translator.reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker0_wout_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker1_wout_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker2_wout_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker3_wout_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w0_avmm_msg_sender_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w1_avmm_msg_sender_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w2_avmm_msg_sender_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w3_avmm_msg_sender_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {performance_counter_0_control_slave_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_out_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_out_csr_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w3_avmm_msg_receiver_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_in_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_in_csr_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w2_avmm_msg_receiver_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w0_avmm_msg_receiver_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w1_avmm_msg_receiver_translator.reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker0_wout_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker1_wout_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker2_wout_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker3_wout_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w0_avmm_msg_sender_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w1_avmm_msg_sender_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w2_avmm_msg_sender_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w3_avmm_msg_sender_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {performance_counter_0_control_slave_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {performance_counter_0_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_out_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_out_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_out_csr_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_out_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w3_avmm_msg_receiver_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_in_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_in_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_in_csr_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {req_fifo_in_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w2_avmm_msg_receiver_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w1_avmm_msg_receiver_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w0_avmm_msg_receiver_agent.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {router_024.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker0_wout_limiter.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker1_wout_limiter.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker2_wout_limiter.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {worker3_wout_limiter.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_demux_005.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {jtag_uart_0_reset_reset_bridge.out_reset} {rsp_mux_005.clk_reset} {reset};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_data_master_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_instruction_master_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker0_wout_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker1_wout_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker2_wout_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker3_wout_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w0_avmm_msg_sender_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w1_avmm_msg_sender_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w2_avmm_msg_sender_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w3_avmm_msg_sender_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {performance_counter_0_control_slave_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_debug_mem_slave_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_out_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_out_csr_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {shared_ocm_s1_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {sdram_0_sdout_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w3_avmm_msg_receiver_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_in_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_in_csr_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {shared_ocm_s2_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w2_avmm_msg_receiver_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w0_avmm_msg_receiver_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w1_avmm_msg_receiver_translator.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_data_master_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_instruction_master_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker0_wout_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker1_wout_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker2_wout_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker3_wout_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w0_avmm_msg_sender_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w0_avmm_msg_sender_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w1_avmm_msg_sender_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w1_avmm_msg_sender_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w2_avmm_msg_sender_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w2_avmm_msg_sender_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w3_avmm_msg_sender_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w3_avmm_msg_sender_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {performance_counter_0_control_slave_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {performance_counter_0_control_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_debug_mem_slave_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_out_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_out_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_out_csr_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_out_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {shared_ocm_s1_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {shared_ocm_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {sdram_0_sdout_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {sdram_0_sdout_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w3_avmm_msg_receiver_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_in_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_in_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_in_csr_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {req_fifo_in_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {shared_ocm_s2_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {shared_ocm_s2_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w2_avmm_msg_receiver_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w1_avmm_msg_receiver_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w0_avmm_msg_receiver_agent.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {router_024.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_data_master_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_instruction_master_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker0_wout_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker1_wout_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker2_wout_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker3_wout_limiter.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_demux_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_mux_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {manager_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {worker0_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {jtag_uart_0_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c0_clock_bridge.out_clk} {sdram_0_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_inclk_interface_reset_reset_bridge.clk} {clock};add_interface {altpll_0_c0} {clock} {slave};set_interface_property {altpll_0_c0} {EXPORT_OF} {altpll_0_c0_clock_bridge.in_clk};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {altpll_0_inclk_interface_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {altpll_0_inclk_interface_reset_reset_bridge_in_reset} {EXPORT_OF} {altpll_0_inclk_interface_reset_reset_bridge.in_reset};add_interface {jtag_uart_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {jtag_uart_0_reset_reset_bridge_in_reset} {EXPORT_OF} {jtag_uart_0_reset_reset_bridge.in_reset};add_interface {manager_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {manager_reset_reset_bridge_in_reset} {EXPORT_OF} {manager_reset_reset_bridge.in_reset};add_interface {sdram_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_0_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_0_reset_reset_bridge.in_reset};add_interface {worker0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {worker0_reset_reset_bridge_in_reset} {EXPORT_OF} {worker0_reset_reset_bridge.in_reset};add_interface {manager_data_master} {avalon} {slave};set_interface_property {manager_data_master} {EXPORT_OF} {manager_data_master_translator.avalon_anti_master_0};add_interface {manager_instruction_master} {avalon} {slave};set_interface_property {manager_instruction_master} {EXPORT_OF} {manager_instruction_master_translator.avalon_anti_master_0};add_interface {worker0_wout} {avalon} {slave};set_interface_property {worker0_wout} {EXPORT_OF} {worker0_wout_translator.avalon_anti_master_0};add_interface {worker1_wout} {avalon} {slave};set_interface_property {worker1_wout} {EXPORT_OF} {worker1_wout_translator.avalon_anti_master_0};add_interface {worker2_wout} {avalon} {slave};set_interface_property {worker2_wout} {EXPORT_OF} {worker2_wout_translator.avalon_anti_master_0};add_interface {worker3_wout} {avalon} {slave};set_interface_property {worker3_wout} {EXPORT_OF} {worker3_wout_translator.avalon_anti_master_0};add_interface {altpll_0_pll_slave} {avalon} {master};set_interface_property {altpll_0_pll_slave} {EXPORT_OF} {altpll_0_pll_slave_translator.avalon_anti_slave_0};add_interface {jtag_uart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_0_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {manager_debug_mem_slave} {avalon} {master};set_interface_property {manager_debug_mem_slave} {EXPORT_OF} {manager_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {mbox_m_w0_avmm_msg_receiver} {avalon} {master};set_interface_property {mbox_m_w0_avmm_msg_receiver} {EXPORT_OF} {mbox_m_w0_avmm_msg_receiver_translator.avalon_anti_slave_0};add_interface {mbox_m_w0_avmm_msg_sender} {avalon} {master};set_interface_property {mbox_m_w0_avmm_msg_sender} {EXPORT_OF} {mbox_m_w0_avmm_msg_sender_translator.avalon_anti_slave_0};add_interface {mbox_m_w1_avmm_msg_receiver} {avalon} {master};set_interface_property {mbox_m_w1_avmm_msg_receiver} {EXPORT_OF} {mbox_m_w1_avmm_msg_receiver_translator.avalon_anti_slave_0};add_interface {mbox_m_w1_avmm_msg_sender} {avalon} {master};set_interface_property {mbox_m_w1_avmm_msg_sender} {EXPORT_OF} {mbox_m_w1_avmm_msg_sender_translator.avalon_anti_slave_0};add_interface {mbox_m_w2_avmm_msg_receiver} {avalon} {master};set_interface_property {mbox_m_w2_avmm_msg_receiver} {EXPORT_OF} {mbox_m_w2_avmm_msg_receiver_translator.avalon_anti_slave_0};add_interface {mbox_m_w2_avmm_msg_sender} {avalon} {master};set_interface_property {mbox_m_w2_avmm_msg_sender} {EXPORT_OF} {mbox_m_w2_avmm_msg_sender_translator.avalon_anti_slave_0};add_interface {mbox_m_w3_avmm_msg_receiver} {avalon} {master};set_interface_property {mbox_m_w3_avmm_msg_receiver} {EXPORT_OF} {mbox_m_w3_avmm_msg_receiver_translator.avalon_anti_slave_0};add_interface {mbox_m_w3_avmm_msg_sender} {avalon} {master};set_interface_property {mbox_m_w3_avmm_msg_sender} {EXPORT_OF} {mbox_m_w3_avmm_msg_sender_translator.avalon_anti_slave_0};add_interface {performance_counter_0_control_slave} {avalon} {master};set_interface_property {performance_counter_0_control_slave} {EXPORT_OF} {performance_counter_0_control_slave_translator.avalon_anti_slave_0};add_interface {req_fifo_in} {avalon} {master};set_interface_property {req_fifo_in} {EXPORT_OF} {req_fifo_in_translator.avalon_anti_slave_0};add_interface {req_fifo_in_csr} {avalon} {master};set_interface_property {req_fifo_in_csr} {EXPORT_OF} {req_fifo_in_csr_translator.avalon_anti_slave_0};add_interface {req_fifo_out} {avalon} {master};set_interface_property {req_fifo_out} {EXPORT_OF} {req_fifo_out_translator.avalon_anti_slave_0};add_interface {req_fifo_out_csr} {avalon} {master};set_interface_property {req_fifo_out_csr} {EXPORT_OF} {req_fifo_out_csr_translator.avalon_anti_slave_0};add_interface {sdram_0_sdout} {avalon} {master};set_interface_property {sdram_0_sdout} {EXPORT_OF} {sdram_0_sdout_translator.avalon_anti_slave_0};add_interface {shared_ocm_s1} {avalon} {master};set_interface_property {shared_ocm_s1} {EXPORT_OF} {shared_ocm_s1_translator.avalon_anti_slave_0};add_interface {shared_ocm_s2} {avalon} {master};set_interface_property {shared_ocm_s2} {EXPORT_OF} {shared_ocm_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.altpll_0.pll_slave} {0};set_module_assignment {interconnect_id.jtag_uart_0.avalon_jtag_slave} {1};set_module_assignment {interconnect_id.manager.data_master} {0};set_module_assignment {interconnect_id.manager.debug_mem_slave} {2};set_module_assignment {interconnect_id.manager.instruction_master} {1};set_module_assignment {interconnect_id.mbox_m_w0.avmm_msg_receiver} {3};set_module_assignment {interconnect_id.mbox_m_w0.avmm_msg_sender} {4};set_module_assignment {interconnect_id.mbox_m_w1.avmm_msg_receiver} {5};set_module_assignment {interconnect_id.mbox_m_w1.avmm_msg_sender} {6};set_module_assignment {interconnect_id.mbox_m_w2.avmm_msg_receiver} {7};set_module_assignment {interconnect_id.mbox_m_w2.avmm_msg_sender} {8};set_module_assignment {interconnect_id.mbox_m_w3.avmm_msg_receiver} {9};set_module_assignment {interconnect_id.mbox_m_w3.avmm_msg_sender} {10};set_module_assignment {interconnect_id.performance_counter_0.control_slave} {11};set_module_assignment {interconnect_id.req_fifo.in} {12};set_module_assignment {interconnect_id.req_fifo.in_csr} {13};set_module_assignment {interconnect_id.req_fifo.out} {14};set_module_assignment {interconnect_id.req_fifo.out_csr} {15};set_module_assignment {interconnect_id.sdram_0.sdout} {16};set_module_assignment {interconnect_id.shared_ocm.s1} {17};set_module_assignment {interconnect_id.shared_ocm.s2} {18};set_module_assignment {interconnect_id.worker0.wout} {2};set_module_assignment {interconnect_id.worker1.wout} {3};set_module_assignment {interconnect_id.worker2.wout} {4};set_module_assignment {interconnect_id.worker3.wout} {5};" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_017.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_018.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_019.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_022.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_023.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_024.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_mux_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_mux_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_demux_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_demux_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 40 starting:altera_mm_interconnect "submodules/system_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>160</b> modules, <b>563</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.031s/0.046s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.011s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.013s/0.022s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.012s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.012s/0.018s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.011s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.015s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.012s/0.019s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.009s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.009s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.014s/0.021s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>179</b> modules, <b>620</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_017</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_018</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_019</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_022</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_023</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_024</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_013</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 224 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="manager_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>manager_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 218 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="manager_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>manager_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 193 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 192 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 154 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 153 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 152 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 151 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 150 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 149 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 148 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 147 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 137 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_017"</message>
   <message level="Info" culprit="router_017"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_017</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 136 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_018"</message>
   <message level="Info" culprit="router_018"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_018</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 135 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_019"</message>
   <message level="Info" culprit="router_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_019</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 132 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_022"</message>
   <message level="Info" culprit="router_022"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_022</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 131 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_023"</message>
   <message level="Info" culprit="router_023"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_023</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 130 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_024"</message>
   <message level="Info" culprit="router_024"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_024</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 129 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="manager_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>manager_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 123 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 122 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 121 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 117 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 116 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 106 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_011"</message>
   <message level="Info" culprit="cmd_mux_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_011</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 104 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_013"</message>
   <message level="Info" culprit="cmd_mux_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_013</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 98 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 97 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 87 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux_011"</message>
   <message level="Info" culprit="rsp_demux_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_011</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 85 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux_013"</message>
   <message level="Info" culprit="rsp_demux_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_013</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 79 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 78 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 77 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 73 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 71 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:17.1:AUTO_DEVICE_FAMILY=Cyclone IV E,IRQ_MAP=0:0,NUM_RCVRS=1,SENDER_IRQ_WIDTH=32"
   instancePathKey="system:.:irq_mapper"
   kind="altera_irq_mapper"
   version="17.1"
   name="system_irq_mapper">
  <parameter name="NUM_RCVRS" value="1" />
  <parameter name="IRQ_MAP" value="0:0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="irq_mapper" />
  <instantiator instantiator="system_worker0" as="irq_mapper" />
  <instantiator instantiator="system_worker1" as="irq_mapper" />
  <instantiator instantiator="system_worker2" as="irq_mapper" />
  <instantiator instantiator="system_worker3" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="system">queue size: 211 starting:altera_irq_mapper "submodules/system_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>system</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:17.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="system:.:rst_controller"
   kind="altera_reset_controller"
   version="17.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller_004,rst_controller_005,rst_controller_006,rst_controller,rst_controller_001,rst_controller_002" />
  <instantiator instantiator="system_sdram_0" as="rst_controller" />
  <instantiator instantiator="system_worker0" as="rst_controller" />
  <instantiator instantiator="system_worker1" as="rst_controller" />
  <instantiator instantiator="system_worker2" as="rst_controller" />
  <instantiator instantiator="system_worker3" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="system">queue size: 210 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=manager.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=1,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=27,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;manager.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;shared_ocm.s1&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;req_fifo.out_csr&apos; start=&apos;0x1400&apos; end=&apos;0x1420&apos; type=&apos;altera_avalon_fifo.out_csr&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0x1420&apos; end=&apos;0x1440&apos; type=&apos;altera_avalon_performance_counter.control_slave&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x1440&apos; end=&apos;0x1450&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;mbox_m_w3.avmm_msg_sender&apos; start=&apos;0x1450&apos; end=&apos;0x1460&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w2.avmm_msg_sender&apos; start=&apos;0x1460&apos; end=&apos;0x1470&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w1.avmm_msg_sender&apos; start=&apos;0x1470&apos; end=&apos;0x1480&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w0.avmm_msg_sender&apos; start=&apos;0x1480&apos; end=&apos;0x1490&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1498&apos; end=&apos;0x14A0&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;req_fifo.out&apos; start=&apos;0x14A0&apos; end=&apos;0x14A4&apos; type=&apos;altera_avalon_fifo.out&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=67108896,exceptionOffset=32,exceptionSlave=sdram_0_sdram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;manager.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1498&apos; end=&apos;0x14A0&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=67108864,resetOffset=0,resetSlave=sdram_0_sdram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="system:.:manager:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="17.1"
   name="system_manager_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="2080" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="67108864" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="67108896" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;manager.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;shared_ocm.s1&apos; start=&apos;0x1000&apos; end=&apos;0x1400&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;req_fifo.out_csr&apos; start=&apos;0x1400&apos; end=&apos;0x1420&apos; type=&apos;altera_avalon_fifo.out_csr&apos; /&gt;&lt;slave name=&apos;performance_counter_0.control_slave&apos; start=&apos;0x1420&apos; end=&apos;0x1440&apos; type=&apos;altera_avalon_performance_counter.control_slave&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x1440&apos; end=&apos;0x1450&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;mbox_m_w3.avmm_msg_sender&apos; start=&apos;0x1450&apos; end=&apos;0x1460&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w2.avmm_msg_sender&apos; start=&apos;0x1460&apos; end=&apos;0x1470&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w1.avmm_msg_sender&apos; start=&apos;0x1470&apos; end=&apos;0x1480&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;mbox_m_w0.avmm_msg_sender&apos; start=&apos;0x1480&apos; end=&apos;0x1490&apos; type=&apos;altera_avalon_mailbox_simple.avmm_msg_sender&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1498&apos; end=&apos;0x14A0&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;req_fifo.out&apos; start=&apos;0x14A0&apos; end=&apos;0x14A4&apos; type=&apos;altera_avalon_fifo.out&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="1" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="sdram_0_sdram.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="27" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="27" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="sdram_0_sdram.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;manager.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x1498&apos; end=&apos;0x14A0&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sdram_0_sdram.s1&apos; start=&apos;0x4000000&apos; end=&apos;0x6000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="manager.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_manager_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_manager" as="cpu" />
  <messages>
   <message level="Debug" culprit="system">queue size: 200 starting:altera_nios2_gen2_unit "submodules/system_manager_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_manager_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_manager_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0011_cpu_gen//system_manager_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:19:59 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:00 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:01 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:02 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:04 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:05 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_manager_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>manager</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:17.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=9,componentName=system_sdram_0_sdram,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=33554432"
   instancePathKey="system:.:sdram_0:.:sdram"
   kind="altera_avalon_new_sdram_controller"
   version="17.1"
   name="system_sdram_0_sdram">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="9" />
  <parameter name="componentName" value="system_sdram_0_sdram" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="dataWidth" value="16" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="33554432" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="24" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_sdram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_sdram_0" as="sdram" />
  <messages>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_avalon_new_sdram_controller "submodules/system_sdram_0_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'system_sdram_0_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_0_sdram --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0012_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0012_sdram_gen//system_sdram_0_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'system_sdram_0_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:17.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=26,AUTO_ADDRESS_WIDTH=25,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=26,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=25,USE_AUTO_ADDRESS_WIDTH=0,USE_RESPONSE=0"
   instancePathKey="system:.:sdram_0:.:sdram_out"
   kind="altera_avalon_mm_bridge"
   version="17.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_sdram_0" as="sdram_out" />
  <instantiator instantiator="system_worker0" as="worker_out" />
  <instantiator instantiator="system_worker1" as="worker_out" />
  <instantiator instantiator="system_worker2" as="worker_out" />
  <instantiator instantiator="system_worker3" as="worker_out" />
  <messages>
   <message level="Debug" culprit="system">queue size: 198 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="sdram_out"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>sdram_out</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:17.1:AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {sdram_out_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {sdram_out_m0_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {sdram_out_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {sdram_out_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_out_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_out_m0_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {sdram_out_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_out_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_out_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_READ} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sdram_out_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sdram_out_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_out_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sdram_out_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_out_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_out_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_out_m0_translator} {SYNC_RESET} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_out_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ORI_BURST_SIZE_H} {95};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ORI_BURST_SIZE_L} {93};set_instance_parameter_value {sdram_out_m0_agent} {PKT_RESPONSE_STATUS_H} {92};set_instance_parameter_value {sdram_out_m0_agent} {PKT_RESPONSE_STATUS_L} {91};set_instance_parameter_value {sdram_out_m0_agent} {PKT_QOS_H} {80};set_instance_parameter_value {sdram_out_m0_agent} {PKT_QOS_L} {80};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_SIDEBAND_H} {78};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_SIDEBAND_L} {78};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_SIDEBAND_H} {77};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_SIDEBAND_L} {77};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_out_m0_agent} {PKT_CACHE_H} {90};set_instance_parameter_value {sdram_out_m0_agent} {PKT_CACHE_L} {87};set_instance_parameter_value {sdram_out_m0_agent} {PKT_THREAD_ID_H} {83};set_instance_parameter_value {sdram_out_m0_agent} {PKT_THREAD_ID_L} {83};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BEGIN_BURST} {79};set_instance_parameter_value {sdram_out_m0_agent} {PKT_PROTECTION_H} {86};set_instance_parameter_value {sdram_out_m0_agent} {PKT_PROTECTION_L} {84};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURSTWRAP_H} {71};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_out_m0_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {sdram_out_m0_agent} {PKT_SRC_ID_L} {81};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DEST_ID_H} {82};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {sdram_out_m0_agent} {ST_DATA_W} {96};set_instance_parameter_value {sdram_out_m0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_out_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_out_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_out_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_out_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_out_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sdram_out_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sdram_out_m0_agent} {ID} {0};set_instance_parameter_value {sdram_out_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sdram_out_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sdram_out_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sdram_out_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_out_m0_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {77};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {74};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {73};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {48};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {66};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {45};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {47};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {63};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_s1_agent} {ID} {0};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {79};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {61};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {86};set_instance_parameter_value {router} {PKT_PROTECTION_L} {84};set_instance_parameter_value {router} {PKT_DEST_ID_H} {82};set_instance_parameter_value {router} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router} {PKT_TRANS_READ} {65};set_instance_parameter_value {router} {ST_DATA_W} {96};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {43};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {68};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {66};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {64};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {64};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {47};set_instance_parameter_value {router_001} {ST_DATA_W} {78};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {47};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {51};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {96};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {96};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {96};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {96};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {sdram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {73};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {49};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {75};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {77};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {61};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {92};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {91};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {93};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {95};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {96};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {61};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {64};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {71};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {71};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {92};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {91};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {93};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {95};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {96};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {73};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {49};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {75};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {77};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_out_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_out_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_out_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_out_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_out_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {sdram_out_m0_translator.avalon_universal_master_0} {sdram_out_m0_agent.av} {avalon};set_connection_parameter_value {sdram_out_m0_translator.avalon_universal_master_0/sdram_out_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sdram_out_m0_translator.avalon_universal_master_0/sdram_out_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sdram_out_m0_translator.avalon_universal_master_0/sdram_out_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {sdram_out_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/sdram_out_m0_agent.rp} {qsys_mm.response};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sdram_out_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {sdram_out_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {sdram_s1_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_001.sink} {qsys_mm.response};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {router_001.src} {sdram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/sdram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_s1_cmd_width_adapter.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_cmd_width_adapter.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_out_m0_translator.reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_out_m0_agent.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_out_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_out_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_out_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {sdram_out_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_out_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_out_reset_reset_bridge.in_reset};add_interface {sdram_out_m0} {avalon} {slave};set_interface_property {sdram_out_m0} {EXPORT_OF} {sdram_out_m0_translator.avalon_anti_master_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.sdram.s1} {0};set_module_assignment {interconnect_id.sdram_out.m0} {0};(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=26,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=26,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=77,PKT_ADDR_SIDEBAND_L=77,PKT_BEGIN_BURST=79,PKT_BURSTWRAP_H=71,PKT_BURSTWRAP_L=71,PKT_BURST_SIZE_H=74,PKT_BURST_SIZE_L=72,PKT_BURST_TYPE_H=76,PKT_BURST_TYPE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=70,PKT_BYTE_CNT_L=68,PKT_CACHE_H=90,PKT_CACHE_L=87,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=78,PKT_DATA_SIDEBAND_L=78,PKT_DEST_ID_H=82,PKT_DEST_ID_L=82,PKT_ORI_BURST_SIZE_H=95,PKT_ORI_BURST_SIZE_L=93,PKT_PROTECTION_H=86,PKT_PROTECTION_L=84,PKT_QOS_H=80,PKT_QOS_L=80,PKT_RESPONSE_STATUS_H=92,PKT_RESPONSE_STATUS_L=91,PKT_SRC_ID_H=81,PKT_SRC_ID_L=81,PKT_THREAD_ID_H=83,PKT_THREAD_ID_L=83,PKT_TRANS_COMPRESSED_READ=62,PKT_TRANS_EXCLUSIVE=67,PKT_TRANS_LOCK=66,PKT_TRANS_POSTED=63,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=96,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=50,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=64,PKT_DEST_ID_L=64,PKT_ORI_BURST_SIZE_H=77,PKT_ORI_BURST_SIZE_L=75,PKT_PROTECTION_H=68,PKT_PROTECTION_L=66,PKT_RESPONSE_STATUS_H=74,PKT_RESPONSE_STATUS_L=73,PKT_SRC_ID_H=63,PKT_SRC_ID_L=63,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=44,PKT_TRANS_LOCK=48,PKT_TRANS_POSTED=45,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=78,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=79,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=82,PKT_DEST_ID_L=82,PKT_PROTECTION_H=86,PKT_PROTECTION_L=84,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=96,TYPE_OF_TRANSACTION=both)(altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_DEST_ID_H=64,PKT_DEST_ID_L=64,PKT_PROTECTION_H=68,PKT_PROTECTION_L=66,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=78,TYPE_OF_TRANSACTION=both)(altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=53,OUT_BYTE_CNT_H=51,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BURST_TYPE_H=58,PKT_BURST_TYPE_L=57,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=50,PKT_TRANS_COMPRESSED_READ=44,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,ST_CHANNEL_W=1,ST_DATA_W=78)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=96,VALID_WIDTH=1)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=1,ST_DATA_W=96,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=96,VALID_WIDTH=1)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=1,ST_DATA_W=96,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=43,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=53,IN_PKT_BURSTWRAP_L=53,IN_PKT_BURST_SIZE_H=56,IN_PKT_BURST_SIZE_L=54,IN_PKT_BURST_TYPE_H=58,IN_PKT_BURST_TYPE_L=57,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=52,IN_PKT_BYTE_CNT_L=50,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=77,IN_PKT_ORI_BURST_SIZE_L=75,IN_PKT_RESPONSE_STATUS_H=74,IN_PKT_RESPONSE_STATUS_L=73,IN_PKT_TRANS_COMPRESSED_READ=44,IN_PKT_TRANS_EXCLUSIVE=49,IN_PKT_TRANS_WRITE=46,IN_ST_DATA_W=78,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=61,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=74,OUT_PKT_BURST_SIZE_L=72,OUT_PKT_BURST_TYPE_H=76,OUT_PKT_BURST_TYPE_L=75,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=70,OUT_PKT_BYTE_CNT_L=68,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=95,OUT_PKT_ORI_BURST_SIZE_L=93,OUT_PKT_RESPONSE_STATUS_H=92,OUT_PKT_RESPONSE_STATUS_L=91,OUT_PKT_TRANS_COMPRESSED_READ=62,OUT_PKT_TRANS_EXCLUSIVE=67,OUT_ST_DATA_W=96,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=1)(altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=61,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=71,IN_PKT_BURSTWRAP_L=71,IN_PKT_BURST_SIZE_H=74,IN_PKT_BURST_SIZE_L=72,IN_PKT_BURST_TYPE_H=76,IN_PKT_BURST_TYPE_L=75,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=70,IN_PKT_BYTE_CNT_L=68,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=95,IN_PKT_ORI_BURST_SIZE_L=93,IN_PKT_RESPONSE_STATUS_H=92,IN_PKT_RESPONSE_STATUS_L=91,IN_PKT_TRANS_COMPRESSED_READ=62,IN_PKT_TRANS_EXCLUSIVE=67,IN_PKT_TRANS_WRITE=64,IN_ST_DATA_W=96,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=43,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=56,OUT_PKT_BURST_SIZE_L=54,OUT_PKT_BURST_TYPE_H=58,OUT_PKT_BURST_TYPE_L=57,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=52,OUT_PKT_BYTE_CNT_L=50,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=77,OUT_PKT_ORI_BURST_SIZE_L=75,OUT_PKT_RESPONSE_STATUS_H=74,OUT_PKT_RESPONSE_STATUS_L=73,OUT_PKT_TRANS_COMPRESSED_READ=44,OUT_PKT_TRANS_EXCLUSIVE=49,OUT_ST_DATA_W=78,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)"
   instancePathKey="system:.:sdram_0:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="17.1"
   name="system_sdram_0_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {sdram_out_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {sdram_out_m0_translator} {AV_ADDRESS_W} {26};set_instance_parameter_value {sdram_out_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {sdram_out_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_out_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sdram_out_m0_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {sdram_out_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_out_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_out_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_READ} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_out_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_out_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sdram_out_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sdram_out_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_out_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sdram_out_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_out_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_out_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_out_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_out_m0_translator} {SYNC_RESET} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {26};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_out_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ORI_BURST_SIZE_H} {95};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ORI_BURST_SIZE_L} {93};set_instance_parameter_value {sdram_out_m0_agent} {PKT_RESPONSE_STATUS_H} {92};set_instance_parameter_value {sdram_out_m0_agent} {PKT_RESPONSE_STATUS_L} {91};set_instance_parameter_value {sdram_out_m0_agent} {PKT_QOS_H} {80};set_instance_parameter_value {sdram_out_m0_agent} {PKT_QOS_L} {80};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_SIDEBAND_H} {78};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_SIDEBAND_L} {78};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_SIDEBAND_H} {77};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_SIDEBAND_L} {77};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_out_m0_agent} {PKT_CACHE_H} {90};set_instance_parameter_value {sdram_out_m0_agent} {PKT_CACHE_L} {87};set_instance_parameter_value {sdram_out_m0_agent} {PKT_THREAD_ID_H} {83};set_instance_parameter_value {sdram_out_m0_agent} {PKT_THREAD_ID_L} {83};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BEGIN_BURST} {79};set_instance_parameter_value {sdram_out_m0_agent} {PKT_PROTECTION_H} {86};set_instance_parameter_value {sdram_out_m0_agent} {PKT_PROTECTION_L} {84};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURSTWRAP_H} {71};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BURSTWRAP_L} {71};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_H} {61};set_instance_parameter_value {sdram_out_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_POSTED} {63};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {sdram_out_m0_agent} {PKT_TRANS_READ} {65};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_out_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_out_m0_agent} {PKT_SRC_ID_H} {81};set_instance_parameter_value {sdram_out_m0_agent} {PKT_SRC_ID_L} {81};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DEST_ID_H} {82};set_instance_parameter_value {sdram_out_m0_agent} {PKT_DEST_ID_L} {82};set_instance_parameter_value {sdram_out_m0_agent} {ST_DATA_W} {96};set_instance_parameter_value {sdram_out_m0_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_out_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sdram_out_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_out_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_out_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_out_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sdram_out_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sdram_out_m0_agent} {ID} {0};set_instance_parameter_value {sdram_out_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sdram_out_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sdram_out_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sdram_out_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_out_m0_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {77};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {74};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {73};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {48};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {68};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {66};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {45};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {47};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {63};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {63};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_s1_agent} {ID} {0};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {79};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {61};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {86};set_instance_parameter_value {router} {PKT_PROTECTION_L} {84};set_instance_parameter_value {router} {PKT_DEST_ID_H} {82};set_instance_parameter_value {router} {PKT_DEST_ID_L} {82};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {64};set_instance_parameter_value {router} {PKT_TRANS_READ} {65};set_instance_parameter_value {router} {ST_DATA_W} {96};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {43};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {68};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {66};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {64};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {64};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {47};set_instance_parameter_value {router_001} {ST_DATA_W} {78};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {sdram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BEGIN_BURST} {61};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_s1_burst_adapter} {PKT_TRANS_READ} {47};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_burst_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BYTE_CNT_H} {51};set_instance_parameter_value {sdram_s1_burst_adapter} {OUT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {sdram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {96};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {96};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {96};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {96};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {66};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};add_instance {sdram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {46};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {53};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {53};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {73};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {49};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {75};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {77};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {61};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {92};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {91};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {93};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {95};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {96};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {61};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {70};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {68};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {62};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {64};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {71};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {71};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {72};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {92};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {91};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {67};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {76};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {75};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {93};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {95};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_ST_DATA_W} {96};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {43};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {52};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {50};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {56};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {54};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {74};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {73};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {49};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {58};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {57};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {75};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {77};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {78};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sdram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sdram_out_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_out_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_out_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_out_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_out_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {sdram_out_m0_translator.avalon_universal_master_0} {sdram_out_m0_agent.av} {avalon};set_connection_parameter_value {sdram_out_m0_translator.avalon_universal_master_0/sdram_out_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sdram_out_m0_translator.avalon_universal_master_0/sdram_out_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sdram_out_m0_translator.avalon_universal_master_0/sdram_out_m0_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {sdram_out_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/sdram_out_m0_agent.rp} {qsys_mm.response};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sdram_out_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {sdram_out_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {sdram_s1_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_001.sink} {qsys_mm.response};add_connection {sdram_s1_burst_adapter.source0} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {sdram_s1_burst_adapter.source0/sdram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {router_001.src} {sdram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/sdram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sdram_s1_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {sdram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sdram_s1_cmd_width_adapter.src} {sdram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sdram_s1_cmd_width_adapter.src/sdram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_out_m0_translator.reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_out_m0_agent.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_burst_adapter.cr0_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {sdram_out_reset_reset_bridge.out_reset} {sdram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_out_m0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_out_m0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_s1_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {sdram_out_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {sdram_out_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_out_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_out_reset_reset_bridge.in_reset};add_interface {sdram_out_m0} {avalon} {slave};set_interface_property {sdram_out_m0} {EXPORT_OF} {sdram_out_m0_translator.avalon_anti_master_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.sdram.s1} {0};set_module_assignment {interconnect_id.sdram_out.m0} {0};" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_sdram_0" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 197 starting:altera_mm_interconnect "submodules/system_sdram_0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>48</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.011s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>18</b> modules, <b>51</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_sdram_0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_sdram_0_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_sdram_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_sdram_0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_sdram_0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_sdram_0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>sdram_0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 224 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="manager_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>manager_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 218 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="manager_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>manager_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 193 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 192 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 47 starting:altera_merlin_router "submodules/system_sdram_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 46 starting:altera_merlin_router "submodules/system_sdram_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 45 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 44 starting:altera_merlin_demultiplexer "submodules/system_sdram_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 43 starting:altera_merlin_multiplexer "submodules/system_sdram_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 41 starting:altera_merlin_multiplexer "submodules/system_sdram_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 40 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:altera_avalon_st_adapter "submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:17.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=16,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=68157472,exceptionOffset=68157472,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68157440,resetOffset=68157440,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=16,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=68157472,exceptionOffset=68157472,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68157440,resetOffset=68157440,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="system:.:worker0:.:cpu"
   kind="altera_nios2_gen2"
   version="17.1"
   name="system_worker0_cpu">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="1024" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="68157472" />
  <parameter name="icache_size" value="2048" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="Absolute" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="resetOffset" value="68157440" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="Absolute" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="1024" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="68157472" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="2080" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="68157440" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="16" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_worker0" as="cpu" />
  <messages>
   <message level="Debug" culprit="system">queue size: 211 starting:altera_nios2_gen2 "submodules/system_worker0_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_worker0_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>worker0</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 38 starting:altera_nios2_gen2_unit "submodules/system_worker0_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker0_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker0_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0056_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0056_cpu_gen//system_worker0_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:16 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:17 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:18 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker0_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:17.1:AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_data_master_translator} {SYNC_RESET} {0};add_instance {cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_instruction_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {worker_out_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {worker_out_s0_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {worker_out_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {worker_out_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {worker_out_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {worker_out_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {worker_out_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {worker_out_s0_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {worker_out_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker_out_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_READ} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {worker_out_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {worker_out_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker_out_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {worker_out_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {worker_out_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {worker_out_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {worker_out_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_H} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_L} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_H} {97};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_L} {94};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_H} {90};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_L} {90};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_data_master_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_H} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_L} {91};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_H} {89};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {cpu_data_master_agent} {ST_DATA_W} {103};set_instance_parameter_value {cpu_data_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001008&quot;
   end=&quot;0x00000000000001010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;worker_out_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_data_master_agent} {ID} {0};set_instance_parameter_value {cpu_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_H} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_L} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_H} {97};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_L} {94};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_H} {90};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_L} {90};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_H} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_L} {91};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_H} {89};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {cpu_instruction_master_agent} {ST_DATA_W} {103};set_instance_parameter_value {cpu_instruction_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001008&quot;
   end=&quot;0x00000000000001010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;worker_out_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {93};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {91};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {89};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {103};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {93};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {91};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {89};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_DATA_W} {103};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ID} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {worker_out_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {worker_out_s0_agent} {PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {worker_out_s0_agent} {PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {worker_out_s0_agent} {PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {worker_out_s0_agent} {PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {worker_out_s0_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {worker_out_s0_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {worker_out_s0_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {worker_out_s0_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {worker_out_s0_agent} {PKT_PROTECTION_H} {93};set_instance_parameter_value {worker_out_s0_agent} {PKT_PROTECTION_L} {91};set_instance_parameter_value {worker_out_s0_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {worker_out_s0_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {worker_out_s0_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {worker_out_s0_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {worker_out_s0_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {worker_out_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {worker_out_s0_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {worker_out_s0_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {worker_out_s0_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {worker_out_s0_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {worker_out_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {worker_out_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {worker_out_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker_out_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker_out_s0_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {worker_out_s0_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {worker_out_s0_agent} {PKT_DEST_ID_H} {89};set_instance_parameter_value {worker_out_s0_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {worker_out_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {worker_out_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {worker_out_s0_agent} {ST_DATA_W} {103};set_instance_parameter_value {worker_out_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {worker_out_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {worker_out_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker_out_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker_out_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {worker_out_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {worker_out_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {worker_out_s0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {worker_out_s0_agent} {ID} {2};set_instance_parameter_value {worker_out_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {worker_out_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {worker_out_s0_agent} {ECC_ENABLE} {0};add_instance {worker_out_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 2 };set_instance_parameter_value {router} {CHANNEL_ID} {010 001 100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x800 0x1008 0x10000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x1000 0x1010 0x20000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {64};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {93};set_instance_parameter_value {router} {PKT_PROTECTION_L} {91};set_instance_parameter_value {router} {PKT_DEST_ID_H} {89};set_instance_parameter_value {router} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router} {PKT_TRANS_READ} {68};set_instance_parameter_value {router} {ST_DATA_W} {103};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 1 2 };set_instance_parameter_value {router_001} {CHANNEL_ID} {010 001 100 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x800 0x1008 0x10000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1000 0x1010 0x20000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {64};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {93};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {91};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {89};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_001} {ST_DATA_W} {103};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {64};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {93};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {91};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {89};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_002} {ST_DATA_W} {103};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {64};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {93};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {91};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {89};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_003} {ST_DATA_W} {103};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {64};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {93};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {91};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {89};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_004} {ST_DATA_W} {103};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {cpu_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_H} {89};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_L} {88};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_H} {87};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_H} {90};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_L} {90};set_instance_parameter_value {cpu_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {cpu_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_data_master_limiter} {ST_DATA_W} {103};set_instance_parameter_value {cpu_data_master_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {cpu_data_master_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {cpu_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_limiter} {REORDER} {0};add_instance {cpu_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_H} {89};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_L} {88};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_H} {87};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_H} {90};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_L} {90};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {cpu_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_DATA_W} {103};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {cpu_instruction_master_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {cpu_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {103};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {103};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {103};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {103};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {103};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {103};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {103};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {103};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {103};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {103};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_data_master_translator.avalon_universal_master_0} {cpu_data_master_agent.av} {avalon};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {defaultConnection} {false};add_connection {cpu_instruction_master_translator.avalon_universal_master_0} {cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {cpu_debug_mem_slave_agent.m0} {cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_mem_slave_agent.rf_source} {cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rsp_fifo.out} {cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.rdata_fifo_src} {cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {worker_out_s0_agent.m0} {worker_out_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {worker_out_s0_agent.m0/worker_out_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {worker_out_s0_agent.m0/worker_out_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {worker_out_s0_agent.m0/worker_out_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {worker_out_s0_agent.rf_source} {worker_out_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {worker_out_s0_agent_rsp_fifo.out} {worker_out_s0_agent.rf_sink} {avalon_streaming};add_connection {worker_out_s0_agent.rdata_fifo_src} {worker_out_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {worker_out_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/worker_out_s0_agent.cp} {qsys_mm.command};add_connection {cpu_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {cpu_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cpu_debug_mem_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {worker_out_s0_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {worker_out_s0_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router.src} {cpu_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/cpu_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {cpu_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_data_master_limiter.rsp_src} {cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.rsp_src/cpu_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {cpu_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cpu_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {cpu_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/cpu_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_instruction_master_limiter.rsp_src} {cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.rsp_src/cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {cpu_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {cpu_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {worker_out_s0_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {worker_out_s0_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {worker_out_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_data_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_instruction_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {worker_out_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_data_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_instruction_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {worker_out_s0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {worker_out_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_data_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_instruction_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_reset_reset_bridge.in_reset};add_interface {cpu_data_master} {avalon} {slave};set_interface_property {cpu_data_master} {EXPORT_OF} {cpu_data_master_translator.avalon_anti_master_0};add_interface {cpu_instruction_master} {avalon} {slave};set_interface_property {cpu_instruction_master} {EXPORT_OF} {cpu_instruction_master_translator.avalon_anti_master_0};add_interface {cpu_debug_mem_slave} {avalon} {master};set_interface_property {cpu_debug_mem_slave} {EXPORT_OF} {cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {worker_out_s0} {avalon} {master};set_interface_property {worker_out_s0} {EXPORT_OF} {worker_out_s0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cpu.data_master} {0};set_module_assignment {interconnect_id.cpu.debug_mem_slave} {0};set_module_assignment {interconnect_id.cpu.instruction_master} {1};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {1};set_module_assignment {interconnect_id.worker_out.s0} {2};(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=28,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001008&quot;
   end=&quot;0x00000000000001010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;worker_out_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=82,PKT_ADDR_SIDEBAND_L=82,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BURST_TYPE_H=81,PKT_BURST_TYPE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_CACHE_H=97,PKT_CACHE_L=94,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=83,PKT_DATA_SIDEBAND_L=83,PKT_DEST_ID_H=89,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=102,PKT_ORI_BURST_SIZE_L=100,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_QOS_H=85,PKT_QOS_L=85,PKT_RESPONSE_STATUS_H=99,PKT_RESPONSE_STATUS_L=98,PKT_SRC_ID_H=87,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=90,PKT_THREAD_ID_L=90,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_EXCLUSIVE=70,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=103,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001008&quot;
   end=&quot;0x00000000000001010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;worker_out_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=82,PKT_ADDR_SIDEBAND_L=82,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BURST_TYPE_H=81,PKT_BURST_TYPE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_CACHE_H=97,PKT_CACHE_L=94,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=83,PKT_DATA_SIDEBAND_L=83,PKT_DEST_ID_H=89,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=102,PKT_ORI_BURST_SIZE_L=100,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_QOS_H=85,PKT_QOS_L=85,PKT_RESPONSE_STATUS_H=99,PKT_RESPONSE_STATUS_L=98,PKT_SRC_ID_H=87,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=90,PKT_THREAD_ID_L=90,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_EXCLUSIVE=70,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=103,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=89,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=102,PKT_ORI_BURST_SIZE_L=100,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_RESPONSE_STATUS_H=99,PKT_RESPONSE_STATUS_L=98,PKT_SRC_ID_H=87,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=103,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=104,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=89,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=102,PKT_ORI_BURST_SIZE_L=100,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_RESPONSE_STATUS_H=99,PKT_RESPONSE_STATUS_L=98,PKT_SRC_ID_H=87,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=103,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=104,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=84,PKT_BURSTWRAP_H=76,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=79,PKT_BURST_SIZE_L=77,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=89,PKT_DEST_ID_L=88,PKT_ORI_BURST_SIZE_H=102,PKT_ORI_BURST_SIZE_L=100,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_RESPONSE_STATUS_H=99,PKT_RESPONSE_STATUS_L=98,PKT_SRC_ID_H=87,PKT_SRC_ID_L=86,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=103,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=104,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=5,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:17.1:CHANNEL_ID=010,001,100,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,2,END_ADDRESS=0x1000,0x1010,0x20000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=89,PKT_DEST_ID_L=88,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=0:010:0x800:0x1000:both:1:0:0:1,1:001:0x1008:0x1010:both:1:0:0:1,2:100:0x10000000:0x20000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x800,0x1008,0x10000000,ST_CHANNEL_W=3,ST_DATA_W=103,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:17.1:CHANNEL_ID=010,001,100,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,2,END_ADDRESS=0x1000,0x1010,0x20000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=89,PKT_DEST_ID_L=88,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=0:010:0x800:0x1000:both:1:0:0:1,1:001:0x1008:0x1010:both:1:0:0:1,2:100:0x10000000:0x20000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x800,0x1008,0x10000000,ST_CHANNEL_W=3,ST_DATA_W=103,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=89,PKT_DEST_ID_L=88,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=3,ST_DATA_W=103,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=89,PKT_DEST_ID_L=88,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=3,ST_DATA_W=103,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=89,PKT_DEST_ID_L=88,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=3,ST_DATA_W=103,TYPE_OF_TRANSACTION=both,read)(altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DEST_ID_H=89,PKT_DEST_ID_L=88,PKT_SRC_ID_H=87,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=90,PKT_THREAD_ID_L=90,PKT_TRANS_POSTED=66,PKT_TRANS_WRITE=67,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=103,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3)(altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=71,PKT_DEST_ID_H=89,PKT_DEST_ID_L=88,PKT_SRC_ID_H=87,PKT_SRC_ID_L=86,PKT_THREAD_ID_H=90,PKT_THREAD_ID_L=90,PKT_TRANS_POSTED=66,PKT_TRANS_WRITE=67,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=103,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=103,VALID_WIDTH=3)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=103,VALID_WIDTH=3)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=3,ST_DATA_W=103,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=3,ST_DATA_W=103,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=3,ST_DATA_W=103,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=3,ST_DATA_W=103,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=3,ST_DATA_W=103,VALID_WIDTH=1)(altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=3,ST_DATA_W=103,VALID_WIDTH=1)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=3,ST_DATA_W=103,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=3,ST_DATA_W=103,USE_EXTERNAL_ARB=0)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)"
   instancePathKey="system:.:worker0:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="17.1"
   name="system_worker0_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_data_master_translator} {SYNC_RESET} {0};add_instance {cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_instruction_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {worker_out_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {worker_out_s0_translator} {AV_ADDRESS_W} {28};set_instance_parameter_value {worker_out_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {worker_out_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {worker_out_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {worker_out_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {worker_out_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {worker_out_s0_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {worker_out_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {worker_out_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_READ} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {worker_out_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {worker_out_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {worker_out_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {worker_out_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker_out_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {worker_out_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {worker_out_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {worker_out_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {worker_out_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {worker_out_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_H} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_L} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_H} {97};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_L} {94};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_H} {90};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_L} {90};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_data_master_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_H} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_L} {91};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_H} {89};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {cpu_data_master_agent} {ST_DATA_W} {103};set_instance_parameter_value {cpu_data_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001008&quot;
   end=&quot;0x00000000000001010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;worker_out_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_data_master_agent} {ID} {0};set_instance_parameter_value {cpu_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_H} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_L} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {83};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {83};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {82};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {82};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {81};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {80};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_H} {97};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_L} {94};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_H} {90};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_L} {90};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_H} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_L} {91};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_H} {89};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {cpu_instruction_master_agent} {ST_DATA_W} {103};set_instance_parameter_value {cpu_instruction_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001008&quot;
   end=&quot;0x00000000000001010&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;worker_out_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000010000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {93};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {91};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {89};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {103};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {93};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {91};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {89};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_DATA_W} {103};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ID} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {worker_out_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {worker_out_s0_agent} {PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {worker_out_s0_agent} {PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {worker_out_s0_agent} {PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {worker_out_s0_agent} {PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {worker_out_s0_agent} {PKT_BURST_SIZE_H} {79};set_instance_parameter_value {worker_out_s0_agent} {PKT_BURST_SIZE_L} {77};set_instance_parameter_value {worker_out_s0_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {worker_out_s0_agent} {PKT_BEGIN_BURST} {84};set_instance_parameter_value {worker_out_s0_agent} {PKT_PROTECTION_H} {93};set_instance_parameter_value {worker_out_s0_agent} {PKT_PROTECTION_L} {91};set_instance_parameter_value {worker_out_s0_agent} {PKT_BURSTWRAP_H} {76};set_instance_parameter_value {worker_out_s0_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {worker_out_s0_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {worker_out_s0_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {worker_out_s0_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {worker_out_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {worker_out_s0_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {worker_out_s0_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {worker_out_s0_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {worker_out_s0_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {worker_out_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {worker_out_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {worker_out_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {worker_out_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {worker_out_s0_agent} {PKT_SRC_ID_H} {87};set_instance_parameter_value {worker_out_s0_agent} {PKT_SRC_ID_L} {86};set_instance_parameter_value {worker_out_s0_agent} {PKT_DEST_ID_H} {89};set_instance_parameter_value {worker_out_s0_agent} {PKT_DEST_ID_L} {88};set_instance_parameter_value {worker_out_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {worker_out_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {worker_out_s0_agent} {ST_DATA_W} {103};set_instance_parameter_value {worker_out_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {worker_out_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {worker_out_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {worker_out_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {worker_out_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {worker_out_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {worker_out_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {worker_out_s0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {worker_out_s0_agent} {ID} {2};set_instance_parameter_value {worker_out_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {worker_out_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {worker_out_s0_agent} {ECC_ENABLE} {0};add_instance {worker_out_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {104};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {worker_out_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 2 };set_instance_parameter_value {router} {CHANNEL_ID} {010 001 100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x800 0x1008 0x10000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x1000 0x1010 0x20000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {64};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {93};set_instance_parameter_value {router} {PKT_PROTECTION_L} {91};set_instance_parameter_value {router} {PKT_DEST_ID_H} {89};set_instance_parameter_value {router} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router} {PKT_TRANS_READ} {68};set_instance_parameter_value {router} {ST_DATA_W} {103};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {2};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 1 2 };set_instance_parameter_value {router_001} {CHANNEL_ID} {010 001 100 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x800 0x1008 0x10000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x1000 0x1010 0x20000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {64};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {93};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {91};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {89};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_001} {ST_DATA_W} {103};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {64};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {93};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {91};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {89};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_002} {ST_DATA_W} {103};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {64};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {93};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {91};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {89};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_003} {ST_DATA_W} {103};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {64};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {93};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {91};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {89};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {88};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_004} {ST_DATA_W} {103};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {cpu_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_H} {89};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_L} {88};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_H} {87};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_H} {90};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_L} {90};set_instance_parameter_value {cpu_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {cpu_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_data_master_limiter} {ST_DATA_W} {103};set_instance_parameter_value {cpu_data_master_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {cpu_data_master_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {cpu_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_limiter} {REORDER} {0};add_instance {cpu_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_H} {89};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_L} {88};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_H} {87};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_L} {86};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_H} {90};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_L} {90};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {cpu_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_DATA_W} {103};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {cpu_instruction_master_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {cpu_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {103};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {103};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {103};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {103};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {103};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {103};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {103};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {103};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {103};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {103};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_data_master_translator.avalon_universal_master_0} {cpu_data_master_agent.av} {avalon};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {defaultConnection} {false};add_connection {cpu_instruction_master_translator.avalon_universal_master_0} {cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {cpu_debug_mem_slave_agent.m0} {cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_mem_slave_agent.rf_source} {cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rsp_fifo.out} {cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.rdata_fifo_src} {cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {worker_out_s0_agent.m0} {worker_out_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {worker_out_s0_agent.m0/worker_out_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {worker_out_s0_agent.m0/worker_out_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {worker_out_s0_agent.m0/worker_out_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {worker_out_s0_agent.rf_source} {worker_out_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {worker_out_s0_agent_rsp_fifo.out} {worker_out_s0_agent.rf_sink} {avalon_streaming};add_connection {worker_out_s0_agent.rdata_fifo_src} {worker_out_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {worker_out_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/worker_out_s0_agent.cp} {qsys_mm.command};add_connection {cpu_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {cpu_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cpu_debug_mem_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {worker_out_s0_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {worker_out_s0_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router.src} {cpu_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/cpu_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {cpu_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_data_master_limiter.rsp_src} {cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.rsp_src/cpu_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {cpu_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cpu_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {cpu_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/cpu_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_instruction_master_limiter.rsp_src} {cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.rsp_src/cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_002.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {cpu_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {cpu_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {worker_out_s0_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {worker_out_s0_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {worker_out_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_data_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_instruction_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {worker_out_s0_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_data_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_instruction_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {worker_out_s0_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {worker_out_s0_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_data_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_instruction_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cpu_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_reset_reset_bridge.in_reset};add_interface {cpu_data_master} {avalon} {slave};set_interface_property {cpu_data_master} {EXPORT_OF} {cpu_data_master_translator.avalon_anti_master_0};add_interface {cpu_instruction_master} {avalon} {slave};set_interface_property {cpu_instruction_master} {EXPORT_OF} {cpu_instruction_master_translator.avalon_anti_master_0};add_interface {cpu_debug_mem_slave} {avalon} {master};set_interface_property {cpu_debug_mem_slave} {EXPORT_OF} {cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {worker_out_s0} {avalon} {master};set_interface_property {worker_out_s0} {EXPORT_OF} {worker_out_s0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cpu.data_master} {0};set_module_assignment {interconnect_id.cpu.debug_mem_slave} {0};set_module_assignment {interconnect_id.cpu.instruction_master} {1};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {1};set_module_assignment {interconnect_id.worker_out.s0} {2};" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_worker0" as="mm_interconnect_0" />
  <instantiator instantiator="system_worker1" as="mm_interconnect_0" />
  <instantiator instantiator="system_worker2" as="mm_interconnect_0" />
  <instantiator instantiator="system_worker3" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 209 starting:altera_mm_interconnect "submodules/system_worker0_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>32</b> modules, <b>108</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.020s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>35</b> modules, <b>117</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_worker0_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_worker0_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>worker0</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 224 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="manager_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>manager_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 218 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="manager_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>manager_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 193 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 192 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 22 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 129 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="manager_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>manager_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 15 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 71 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:17.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=32,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=68681760,exceptionOffset=68681760,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68681728,resetOffset=68681728,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=32,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=68681760,exceptionOffset=68681760,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68681728,resetOffset=68681728,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="system:.:worker1:.:cpu"
   kind="altera_nios2_gen2"
   version="17.1"
   name="system_worker1_cpu">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="1024" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="68681760" />
  <parameter name="icache_size" value="2048" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="Absolute" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="resetOffset" value="68681728" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="Absolute" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="1024" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="68681760" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="2080" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="68681728" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="32" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_worker1" as="cpu" />
  <messages>
   <message level="Debug" culprit="system">queue size: 239 starting:altera_nios2_gen2 "submodules/system_worker1_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_worker1_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>worker1</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 4 starting:altera_nios2_gen2_unit "submodules/system_worker1_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker1_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker1_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0063_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0063_cpu_gen//system_worker1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:18 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:18 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:22 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:23 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:24 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker1_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:17.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=64,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=69206048,exceptionOffset=69206048,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=69206016,resetOffset=69206016,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=64,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=69206048,exceptionOffset=69206048,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=69206016,resetOffset=69206016,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="system:.:worker2:.:cpu"
   kind="altera_nios2_gen2"
   version="17.1"
   name="system_worker2_cpu">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="1024" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="69206048" />
  <parameter name="icache_size" value="2048" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="Absolute" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="resetOffset" value="69206016" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="Absolute" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="1024" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="69206048" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="2080" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="69206016" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="64" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_worker2" as="cpu" />
  <messages>
   <message level="Debug" culprit="system">queue size: 234 starting:altera_nios2_gen2 "submodules/system_worker2_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_worker2_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>worker2</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 3 starting:altera_nios2_gen2_unit "submodules/system_worker2_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker2_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker2_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0064_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0064_cpu_gen//system_worker2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:28 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:30 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:30 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker2_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:17.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_SPEEDGRADE=6,bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=128,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=69730336,exceptionOffset=69730336,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=69730304,resetOffset=69730304,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=50000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=128,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=69730336,exceptionOffset=69730336,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=69730304,resetOffset=69730304,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="system:.:worker3:.:cpu"
   kind="altera_nios2_gen2"
   version="17.1"
   name="system_worker3_cpu">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="1024" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="69730336" />
  <parameter name="icache_size" value="2048" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="Absolute" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="resetOffset" value="69730304" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="Absolute" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="1024" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="69730336" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="2080" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="69730304" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="128" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_worker3" as="cpu" />
  <messages>
   <message level="Debug" culprit="system">queue size: 229 starting:altera_nios2_gen2 "submodules/system_worker3_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/system_worker3_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>worker3</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 2 starting:altera_nios2_gen2_unit "submodules/system_worker3_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker3_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker3_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0065_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0065_cpu_gen//system_worker3_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:35 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:36 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:37 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker3_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:manager_data_master_translator"
   kind="altera_merlin_master_translator"
   version="17.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="manager_data_master_translator,manager_instruction_master_translator,worker0_wout_translator,worker1_wout_translator,worker2_wout_translator,worker3_wout_translator" />
  <instantiator
     instantiator="system_sdram_0_mm_interconnect_0"
     as="sdram_out_m0_translator" />
  <instantiator
     instantiator="system_worker0_mm_interconnect_0"
     as="cpu_data_master_translator,cpu_instruction_master_translator" />
  <messages>
   <message level="Debug" culprit="system">queue size: 224 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="manager_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>manager_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=28,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_translator"
   kind="altera_merlin_slave_translator"
   version="17.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_translator,mbox_m_w0_avmm_msg_sender_translator,mbox_m_w1_avmm_msg_sender_translator,mbox_m_w2_avmm_msg_sender_translator,mbox_m_w3_avmm_msg_sender_translator,performance_counter_0_control_slave_translator,manager_debug_mem_slave_translator,req_fifo_out_translator,req_fifo_out_csr_translator,altpll_0_pll_slave_translator,shared_ocm_s1_translator,sdram_0_sdout_translator,mbox_m_w3_avmm_msg_receiver_translator,req_fifo_in_translator,req_fifo_in_csr_translator,shared_ocm_s2_translator,mbox_m_w2_avmm_msg_receiver_translator,mbox_m_w0_avmm_msg_receiver_translator,mbox_m_w1_avmm_msg_receiver_translator" />
  <instantiator
     instantiator="system_sdram_0_mm_interconnect_0"
     as="sdram_s1_translator" />
  <instantiator
     instantiator="system_worker0_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_translator,cpu_debug_mem_slave_translator,worker_out_s0_translator" />
  <messages>
   <message level="Debug" culprit="system">queue size: 218 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:17.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001498&quot;
   end=&quot;0x000000000000014a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;mbox_m_w0_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001480&quot;
   end=&quot;0x00000000000001490&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;mbox_m_w1_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001470&quot;
   end=&quot;0x00000000000001480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;mbox_m_w2_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001460&quot;
   end=&quot;0x00000000000001470&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;mbox_m_w3_avmm_msg_sender_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001450&quot;
   end=&quot;0x00000000000001460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;performance_counter_0_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001420&quot;
   end=&quot;0x00000000000001440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;manager_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000800&quot;
   end=&quot;0x00000000000001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;req_fifo_out_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000014a0&quot;
   end=&quot;0x000000000000014a4&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;req_fifo_out_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001400&quot;
   end=&quot;0x00000000000001420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;altpll_0_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001440&quot;
   end=&quot;0x00000000000001450&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;shared_ocm_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000001000&quot;
   end=&quot;0x00000000000001400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;sdram_0_sdout_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=81,PKT_ADDR_SIDEBAND_L=81,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BURST_TYPE_H=80,PKT_BURST_TYPE_L=79,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_CACHE_H=102,PKT_CACHE_L=99,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=82,PKT_DATA_SIDEBAND_L=82,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_QOS_H=84,PKT_QOS_L=84,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_EXCLUSIVE=69,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:manager_data_master_agent"
   kind="altera_merlin_master_agent"
   version="17.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="manager_data_master_agent,manager_instruction_master_agent,worker0_wout_agent,worker1_wout_agent,worker2_wout_agent,worker3_wout_agent" />
  <instantiator
     instantiator="system_sdram_0_mm_interconnect_0"
     as="sdram_out_m0_agent" />
  <instantiator
     instantiator="system_worker0_mm_interconnect_0"
     as="cpu_data_master_agent,cpu_instruction_master_agent" />
  <messages>
   <message level="Debug" culprit="system">queue size: 199 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="manager_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>manager_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:17.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_BEGIN_BURST=83,PKT_BURSTWRAP_H=75,PKT_BURSTWRAP_L=73,PKT_BURST_SIZE_H=78,PKT_BURST_SIZE_L=76,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=107,PKT_ORI_BURST_SIZE_L=105,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_RESPONSE_STATUS_H=104,PKT_RESPONSE_STATUS_L=103,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=64,PKT_TRANS_LOCK=68,PKT_TRANS_POSTED=65,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="17.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_agent,mbox_m_w0_avmm_msg_sender_agent,mbox_m_w1_avmm_msg_sender_agent,mbox_m_w2_avmm_msg_sender_agent,mbox_m_w3_avmm_msg_sender_agent,performance_counter_0_control_slave_agent,manager_debug_mem_slave_agent,req_fifo_out_agent,req_fifo_out_csr_agent,altpll_0_pll_slave_agent,shared_ocm_s1_agent,sdram_0_sdout_agent,mbox_m_w3_avmm_msg_receiver_agent,req_fifo_in_agent,req_fifo_in_csr_agent,shared_ocm_s2_agent,mbox_m_w2_avmm_msg_receiver_agent,mbox_m_w1_avmm_msg_receiver_agent,mbox_m_w0_avmm_msg_receiver_agent" />
  <instantiator instantiator="system_sdram_0_mm_interconnect_0" as="sdram_s1_agent" />
  <instantiator
     instantiator="system_worker0_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent,cpu_debug_mem_slave_agent,worker_out_s0_agent" />
  <messages>
   <message level="Debug" culprit="system">queue size: 193 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:17.1:BITS_PER_SYMBOL=109,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="system:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="17.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,mbox_m_w0_avmm_msg_sender_agent_rsp_fifo,mbox_m_w1_avmm_msg_sender_agent_rsp_fifo,mbox_m_w2_avmm_msg_sender_agent_rsp_fifo,mbox_m_w3_avmm_msg_sender_agent_rsp_fifo,performance_counter_0_control_slave_agent_rsp_fifo,manager_debug_mem_slave_agent_rsp_fifo,req_fifo_out_agent_rsp_fifo,req_fifo_out_csr_agent_rsp_fifo,altpll_0_pll_slave_agent_rsp_fifo,altpll_0_pll_slave_agent_rdata_fifo,shared_ocm_s1_agent_rsp_fifo,sdram_0_sdout_agent_rsp_fifo,mbox_m_w3_avmm_msg_receiver_agent_rsp_fifo,req_fifo_in_agent_rsp_fifo,req_fifo_in_csr_agent_rsp_fifo,shared_ocm_s2_agent_rsp_fifo,mbox_m_w2_avmm_msg_receiver_agent_rsp_fifo,mbox_m_w1_avmm_msg_receiver_agent_rsp_fifo,mbox_m_w0_avmm_msg_receiver_agent_rsp_fifo" />
  <instantiator
     instantiator="system_sdram_0_mm_interconnect_0"
     as="sdram_s1_agent_rsp_fifo,sdram_s1_agent_rdata_fifo" />
  <instantiator
     instantiator="system_worker0_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent_rsp_fifo,cpu_debug_mem_slave_agent_rsp_fifo,worker_out_s0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="system">queue size: 192 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=000001000000,010000000000,000100000000,000000100000,001000000000,000000010000,000000001000,000000000100,000000000010,000000000001,000010000000,100000000000,DECODER_TYPE=0,DEFAULT_CHANNEL=11,DEFAULT_DESTID=16,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,17,14,11,0,10,8,6,4,1,15,16,END_ADDRESS=0x1000,0x1400,0x1420,0x1440,0x1450,0x1460,0x1470,0x1480,0x1490,0x14a0,0x14a4,0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=2:000001000000:0x800:0x1000:both:1:0:0:1,17:010000000000:0x1000:0x1400:both:1:0:0:1,14:000100000000:0x1400:0x1420:both:1:0:0:1,11:000000100000:0x1420:0x1440:both:1:0:0:1,0:001000000000:0x1440:0x1450:both:1:0:0:1,10:000000010000:0x1450:0x1460:both:1:0:0:1,8:000000001000:0x1460:0x1470:both:1:0:0:1,6:000000000100:0x1470:0x1480:both:1:0:0:1,4:000000000010:0x1480:0x1490:both:1:0:0:1,1:000000000001:0x1498:0x14a0:both:1:0:0:1,15:000010000000:0x14a0:0x14a4:read:1:0:0:1,16:100000000000:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x800,0x1000,0x1400,0x1420,0x1440,0x1450,0x1460,0x1470,0x1480,0x1498,0x14a0,0x4000000,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,read,both"
   instancePathKey="system:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="17.1"
   name="system_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="67" />
  <parameter
     name="START_ADDRESS"
     value="0x800,0x1000,0x1400,0x1420,0x1440,0x1450,0x1460,0x1470,0x1480,0x1498,0x14a0,0x4000000" />
  <parameter name="DEFAULT_CHANNEL" value="11" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:000001000000:0x800:0x1000:both:1:0:0:1,17:010000000000:0x1000:0x1400:both:1:0:0:1,14:000100000000:0x1400:0x1420:both:1:0:0:1,11:000000100000:0x1420:0x1440:both:1:0:0:1,0:001000000000:0x1440:0x1450:both:1:0:0:1,10:000000010000:0x1450:0x1460:both:1:0:0:1,8:000000001000:0x1460:0x1470:both:1:0:0:1,6:000000000100:0x1470:0x1480:both:1:0:0:1,4:000000000010:0x1480:0x1490:both:1:0:0:1,1:000000000001:0x1498:0x14a0:both:1:0:0:1,15:000010000000:0x14a0:0x14a4:read:1:0:0:1,16:100000000000:0x4000000:0x8000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="63" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="000001000000,010000000000,000100000000,000000100000,001000000000,000000010000,000000001000,000000000100,000000000010,000000000001,000010000000,100000000000" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,both,both,both,both,read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter
     name="END_ADDRESS"
     value="0x1000,0x1400,0x1420,0x1440,0x1450,0x1460,0x1470,0x1480,0x1490,0x14a0,0x14a4,0x8000000" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="66" />
  <parameter name="DEFAULT_DESTID" value="16" />
  <parameter name="DESTINATION_ID" value="2,17,14,11,0,10,8,6,4,1,15,16" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="system">queue size: 154 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=010,001,100,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=16,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,16,END_ADDRESS=0x1000,0x14a0,0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=2:010:0x800:0x1000:both:1:0:0:1,1:001:0x1498:0x14a0:both:1:0:0:1,16:100:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x800,0x1498,0x4000000,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="system:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="17.1"
   name="system_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="67" />
  <parameter name="START_ADDRESS" value="0x800,0x1498,0x4000000" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:010:0x800:0x1000:both:1:0:0:1,1:001:0x1498:0x14a0:both:1:0:0:1,16:100:0x4000000:0x8000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="63" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="010,001,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x1000,0x14a0,0x8000000" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="66" />
  <parameter name="DEFAULT_DESTID" value="16" />
  <parameter name="DESTINATION_ID" value="2,1,16" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 153 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=00100,10000,00010,01000,00001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=16,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=12,3,13,18,16,END_ADDRESS=0x20,0x30,0x34,0x1400,0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=12:00100:0x0:0x20:both:1:0:0:1,3:10000:0x20:0x30:both:1:0:0:1,13:00010:0x30:0x34:write:1:0:0:1,18:01000:0x1000:0x1400:both:1:0:0:1,16:00001:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,0x1000,0x4000000,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,write,both,both"
   instancePathKey="system:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="17.1"
   name="system_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="67" />
  <parameter name="START_ADDRESS" value="0x0,0x20,0x30,0x1000,0x4000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="12:00100:0x0:0x20:both:1:0:0:1,3:10000:0x20:0x30:both:1:0:0:1,13:00010:0x30:0x34:write:1:0:0:1,18:01000:0x1000:0x1400:both:1:0:0:1,16:00001:0x4000000:0x8000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="63" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="00100,10000,00010,01000,00001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,write,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x20,0x30,0x34,0x1400,0x8000000" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="66" />
  <parameter name="DEFAULT_DESTID" value="16" />
  <parameter name="DESTINATION_ID" value="12,3,13,18,16" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 152 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=00100,10000,00010,01000,00001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=16,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=12,5,13,18,16,END_ADDRESS=0x20,0x30,0x34,0x1400,0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=12:00100:0x0:0x20:both:1:0:0:1,5:10000:0x20:0x30:both:1:0:0:1,13:00010:0x30:0x34:write:1:0:0:1,18:01000:0x1000:0x1400:both:1:0:0:1,16:00001:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,0x1000,0x4000000,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,write,both,both"
   instancePathKey="system:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="17.1"
   name="system_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="67" />
  <parameter name="START_ADDRESS" value="0x0,0x20,0x30,0x1000,0x4000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="12:00100:0x0:0x20:both:1:0:0:1,5:10000:0x20:0x30:both:1:0:0:1,13:00010:0x30:0x34:write:1:0:0:1,18:01000:0x1000:0x1400:both:1:0:0:1,16:00001:0x4000000:0x8000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="63" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="00100,10000,00010,01000,00001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,write,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x20,0x30,0x34,0x1400,0x8000000" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="66" />
  <parameter name="DEFAULT_DESTID" value="16" />
  <parameter name="DESTINATION_ID" value="12,5,13,18,16" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_003" />
  <messages>
   <message level="Debug" culprit="system">queue size: 151 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=00100,10000,00010,01000,00001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=16,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=12,7,13,18,16,END_ADDRESS=0x20,0x30,0x34,0x1400,0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=12:00100:0x0:0x20:both:1:0:0:1,7:10000:0x20:0x30:both:1:0:0:1,13:00010:0x30:0x34:write:1:0:0:1,18:01000:0x1000:0x1400:both:1:0:0:1,16:00001:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,0x1000,0x4000000,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,write,both,both"
   instancePathKey="system:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="17.1"
   name="system_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="67" />
  <parameter name="START_ADDRESS" value="0x0,0x20,0x30,0x1000,0x4000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="12:00100:0x0:0x20:both:1:0:0:1,7:10000:0x20:0x30:both:1:0:0:1,13:00010:0x30:0x34:write:1:0:0:1,18:01000:0x1000:0x1400:both:1:0:0:1,16:00001:0x4000000:0x8000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="63" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="00100,10000,00010,01000,00001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,write,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x20,0x30,0x34,0x1400,0x8000000" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="66" />
  <parameter name="DEFAULT_DESTID" value="16" />
  <parameter name="DESTINATION_ID" value="12,7,13,18,16" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_004" />
  <messages>
   <message level="Debug" culprit="system">queue size: 150 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=01000,00010,00100,10000,00001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=16,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=12,9,13,18,16,END_ADDRESS=0x20,0x30,0x34,0x1400,0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=12:01000:0x0:0x20:both:1:0:0:1,9:00010:0x20:0x30:both:1:0:0:1,13:00100:0x30:0x34:write:1:0:0:1,18:10000:0x1000:0x1400:both:1:0:0:1,16:00001:0x4000000:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x30,0x1000,0x4000000,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,write,both,both"
   instancePathKey="system:.:mm_interconnect_0:.:router_005"
   kind="altera_merlin_router"
   version="17.1"
   name="system_mm_interconnect_0_router_005">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="67" />
  <parameter name="START_ADDRESS" value="0x0,0x20,0x30,0x1000,0x4000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="12:01000:0x0:0x20:both:1:0:0:1,9:00010:0x20:0x30:both:1:0:0:1,13:00100:0x30:0x34:write:1:0:0:1,18:10000:0x1000:0x1400:both:1:0:0:1,16:00001:0x4000000:0x8000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="63" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01000,00010,00100,10000,00001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,write,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x20,0x30,0x34,0x1400,0x8000000" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="66" />
  <parameter name="DEFAULT_DESTID" value="16" />
  <parameter name="DESTINATION_ID" value="12,9,13,18,16" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_005" />
  <messages>
   <message level="Debug" culprit="system">queue size: 149 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="system:.:mm_interconnect_0:.:router_006"
   kind="altera_merlin_router"
   version="17.1"
   name="system_mm_interconnect_0_router_006">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="67" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="63" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="66" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_006,router_012" />
  <messages>
   <message level="Debug" culprit="system">queue size: 148 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:mm_interconnect_0:.:router_007"
   kind="altera_merlin_router"
   version="17.1"
   name="system_mm_interconnect_0_router_007">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="67" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="63" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="66" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_007.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="router_007,router_008,router_009,router_010,router_011,router_013,router_014,router_015,router_016" />
  <messages>
   <message level="Debug" culprit="system">queue size: 147 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_007"</message>
   <message level="Info" culprit="router_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_007</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=000001,000010,000100,001000,010000,100000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,2,3,4,5,END_ADDRESS=0x0,0x0,0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=0:000001:0x0:0x0:both:1:0:0:1,1:000010:0x0:0x0:read:1:0:0:1,2:000100:0x0:0x0:both:1:0:0:1,3:001000:0x0:0x0:both:1:0:0:1,4:010000:0x0:0x0:both:1:0:0:1,5:100000:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,read,both,both,both,both"
   instancePathKey="system:.:mm_interconnect_0:.:router_017"
   kind="altera_merlin_router"
   version="17.1"
   name="system_mm_interconnect_0_router_017">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="67" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:000001:0x0:0x0:both:1:0:0:1,1:000010:0x0:0x0:read:1:0:0:1,2:000100:0x0:0x0:both:1:0:0:1,3:001000:0x0:0x0:both:1:0:0:1,4:010000:0x0:0x0:both:1:0:0:1,5:100000:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="63" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="000001,000010,000100,001000,010000,100000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="66" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,2,3,4,5" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_017.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_017" />
  <messages>
   <message level="Debug" culprit="system">queue size: 137 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_017"</message>
   <message level="Info" culprit="router_017"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_017</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=5,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=5,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=5:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:mm_interconnect_0:.:router_018"
   kind="altera_merlin_router"
   version="17.1"
   name="system_mm_interconnect_0_router_018">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="67" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="5:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="63" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="66" />
  <parameter name="DEFAULT_DESTID" value="5" />
  <parameter name="DESTINATION_ID" value="5" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_018.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_018" />
  <messages>
   <message level="Debug" culprit="system">queue size: 136 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_018"</message>
   <message level="Info" culprit="router_018"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_018</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,4,5,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=2:0001:0x0:0x0:both:1:0:0:1,3:0010:0x0:0x0:both:1:0:0:1,4:0100:0x0:0x0:both:1:0:0:1,5:1000:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both,both,both,both"
   instancePathKey="system:.:mm_interconnect_0:.:router_019"
   kind="altera_merlin_router"
   version="17.1"
   name="system_mm_interconnect_0_router_019">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="67" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:0001:0x0:0x0:both:1:0:0:1,3:0010:0x0:0x0:both:1:0:0:1,4:0100:0x0:0x0:both:1:0:0:1,5:1000:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="63" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="0001,0010,0100,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="66" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,3,4,5" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_019.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="router_019,router_020,router_021" />
  <messages>
   <message level="Debug" culprit="system">queue size: 135 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_019"</message>
   <message level="Info" culprit="router_019"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_019</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=4:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:mm_interconnect_0:.:router_022"
   kind="altera_merlin_router"
   version="17.1"
   name="system_mm_interconnect_0_router_022">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="67" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="4:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="63" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="66" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="4" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_022.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_022" />
  <messages>
   <message level="Debug" culprit="system">queue size: 132 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_022"</message>
   <message level="Info" culprit="router_022"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_022</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=3:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:mm_interconnect_0:.:router_023"
   kind="altera_merlin_router"
   version="17.1"
   name="system_mm_interconnect_0_router_023">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="67" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="3:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="63" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="66" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_023.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_023" />
  <messages>
   <message level="Debug" culprit="system">queue size: 131 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_023"</message>
   <message level="Info" culprit="router_023"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_023</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=63,PKT_ADDR_L=36,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_PROTECTION_H=98,PKT_PROTECTION_L=96,PKT_TRANS_READ=67,PKT_TRANS_WRITE=66,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=108,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:mm_interconnect_0:.:router_024"
   kind="altera_merlin_router"
   version="17.1"
   name="system_mm_interconnect_0_router_024">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="67" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="2:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="63" />
  <parameter name="PKT_DEST_ID_H" value="94" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="98" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="96" />
  <parameter name="PKT_TRANS_WRITE" value="66" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_router_024.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_024" />
  <messages>
   <message level="Debug" culprit="system">queue size: 130 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_024"</message>
   <message level="Info" culprit="router_024"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_024</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:17.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=5,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=72,PKT_BYTE_CNT_L=70,PKT_DEST_ID_H=94,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=85,PKT_THREAD_ID_H=95,PKT_THREAD_ID_L=95,PKT_TRANS_POSTED=65,PKT_TRANS_WRITE=66,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=19,ST_DATA_W=108,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=19"
   instancePathKey="system:.:mm_interconnect_0:.:manager_data_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="17.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="manager_data_master_limiter,manager_instruction_master_limiter,worker0_wout_limiter,worker1_wout_limiter,worker2_wout_limiter,worker3_wout_limiter" />
  <instantiator
     instantiator="system_worker0_mm_interconnect_0"
     as="cpu_data_master_limiter,cpu_instruction_master_limiter" />
  <messages>
   <message level="Debug" culprit="system">queue size: 129 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="manager_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>manager_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=12,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=19"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="system_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="19" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="12" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 123 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=19"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="system_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="19" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 122 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=19"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="system_mm_interconnect_0_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="19" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="cmd_demux_002,cmd_demux_003,cmd_demux_004,cmd_demux_005" />
  <messages>
   <message level="Debug" culprit="system">queue size: 121 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="system_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="68" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="cmd_mux,cmd_mux_006" />
  <messages>
   <message level="Debug" culprit="system">queue size: 117 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="system_mm_interconnect_0_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="68" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_007,cmd_mux_008,cmd_mux_009,cmd_mux_010,cmd_mux_012,cmd_mux_016,cmd_mux_017,cmd_mux_018" />
  <messages>
   <message level="Debug" culprit="system">queue size: 116 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_mux_011"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="system_mm_interconnect_0_cmd_mux_011">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="6" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="68" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_mux_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="cmd_mux_011" />
  <messages>
   <message level="Debug" culprit="system">queue size: 106 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_011"</message>
   <message level="Info" culprit="cmd_mux_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_011</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_mux_013"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="system_mm_interconnect_0_cmd_mux_013">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="68" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_cmd_mux_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="cmd_mux_013,cmd_mux_014,cmd_mux_015" />
  <messages>
   <message level="Debug" culprit="system">queue size: 104 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux_013"</message>
   <message level="Info" culprit="cmd_mux_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_013</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="system_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="rsp_demux,rsp_demux_006" />
  <messages>
   <message level="Debug" culprit="system">queue size: 98 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="system_mm_interconnect_0_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_007,rsp_demux_008,rsp_demux_009,rsp_demux_010,rsp_demux_012,rsp_demux_016,rsp_demux_017,rsp_demux_018" />
  <messages>
   <message level="Debug" culprit="system">queue size: 97 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_demux_011"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="system_mm_interconnect_0_rsp_demux_011">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="6" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_demux_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="rsp_demux_011" />
  <messages>
   <message level="Debug" culprit="system">queue size: 87 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux_011"</message>
   <message level="Info" culprit="rsp_demux_011"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_011</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=19,ST_DATA_W=108,VALID_WIDTH=1"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_demux_013"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="system_mm_interconnect_0_rsp_demux_013">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_demux_013.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="rsp_demux_013,rsp_demux_014,rsp_demux_015" />
  <messages>
   <message level="Debug" culprit="system">queue size: 85 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_rsp_demux_013"</message>
   <message level="Info" culprit="rsp_demux_013"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_013</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=12,PIPELINE_ARB=0,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="system_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="12" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="68" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 79 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="system_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="68" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 78 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=68,ST_CHANNEL_W=19,ST_DATA_W=108,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="system_mm_interconnect_0_rsp_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(107:105) response_status(104:103) cache(102:99) protection(98:96) thread_id(95) dest_id(94:90) src_id(89:85) qos(84) begin_burst(83) data_sideband(82) addr_sideband(81) burst_type(80:79) burst_size(78:76) burstwrap(75:73) byte_cnt(72:70) trans_exclusive(69) trans_lock(68) trans_read(67) trans_write(66) trans_posted(65) trans_compressed_read(64) addr(63:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="108" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="68" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="rsp_mux_002,rsp_mux_003,rsp_mux_004,rsp_mux_005" />
  <messages>
   <message level="Debug" culprit="system">queue size: 77 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:17.1:AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=108,CHANNEL_WIDTH=19,DATA_WIDTH=108,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="system:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="17.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="108" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="19" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="crosser,crosser_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 73 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.1:AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:17.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="system:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="17.1"
   name="system_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010,avalon_st_adapter_011,avalon_st_adapter_012,avalon_st_adapter_013,avalon_st_adapter_014,avalon_st_adapter_015,avalon_st_adapter_016,avalon_st_adapter_017,avalon_st_adapter_018" />
  <instantiator
     instantiator="system_worker0_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 71 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=61,PKT_ADDR_L=36,PKT_DEST_ID_H=82,PKT_DEST_ID_L=82,PKT_PROTECTION_H=86,PKT_PROTECTION_L=84,PKT_TRANS_READ=65,PKT_TRANS_WRITE=64,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=96,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:sdram_0:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="17.1"
   name="system_sdram_0_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="65" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x2000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="61" />
  <parameter name="PKT_DEST_ID_H" value="82" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="82" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="96" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="86" />
  <parameter name="END_ADDRESS" value="0x2000000" />
  <parameter name="PKT_PROTECTION_L" value="84" />
  <parameter name="PKT_TRANS_WRITE" value="64" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_sdram_0_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="system">queue size: 47 starting:altera_merlin_router "submodules/system_sdram_0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_DEST_ID_H=64,PKT_DEST_ID_L=64,PKT_PROTECTION_H=68,PKT_PROTECTION_L=66,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=78,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:sdram_0:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="17.1"
   name="system_sdram_0_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="47" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="43" />
  <parameter name="PKT_DEST_ID_H" value="64" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="64" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="78" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="68" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="66" />
  <parameter name="PKT_TRANS_WRITE" value="46" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_sdram_0_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 46 starting:altera_merlin_router "submodules/system_sdram_0_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:17.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=53,OUT_BYTE_CNT_H=51,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=43,PKT_ADDR_L=18,PKT_BEGIN_BURST=61,PKT_BURSTWRAP_H=53,PKT_BURSTWRAP_L=53,PKT_BURST_SIZE_H=56,PKT_BURST_SIZE_L=54,PKT_BURST_TYPE_H=58,PKT_BURST_TYPE_L=57,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=52,PKT_BYTE_CNT_L=50,PKT_TRANS_COMPRESSED_READ=44,PKT_TRANS_READ=47,PKT_TRANS_WRITE=46,ST_CHANNEL_W=1,ST_DATA_W=78"
   instancePathKey="system:.:sdram_0:.:mm_interconnect_0:.:sdram_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="17.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="44" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_sdram_0_mm_interconnect_0"
     as="sdram_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="system">queue size: 45 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="sdram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sdram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=96,VALID_WIDTH=1"
   instancePathKey="system:.:sdram_0:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="system_sdram_0_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="96" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_sdram_0_mm_interconnect_0"
     as="cmd_demux,rsp_demux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 44 starting:altera_merlin_demultiplexer "submodules/system_sdram_0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=66,ST_CHANNEL_W=1,ST_DATA_W=96,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:sdram_0:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="system_sdram_0_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="96" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="66" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_sdram_0_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 43 starting:altera_merlin_multiplexer "submodules/system_sdram_0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=66,ST_CHANNEL_W=1,ST_DATA_W=96,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:sdram_0:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="system_sdram_0_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="96" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="66" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_sdram_0_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 41 starting:altera_merlin_multiplexer "submodules/system_sdram_0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:17.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=43,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=53,IN_PKT_BURSTWRAP_L=53,IN_PKT_BURST_SIZE_H=56,IN_PKT_BURST_SIZE_L=54,IN_PKT_BURST_TYPE_H=58,IN_PKT_BURST_TYPE_L=57,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=52,IN_PKT_BYTE_CNT_L=50,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=77,IN_PKT_ORI_BURST_SIZE_L=75,IN_PKT_RESPONSE_STATUS_H=74,IN_PKT_RESPONSE_STATUS_L=73,IN_PKT_TRANS_COMPRESSED_READ=44,IN_PKT_TRANS_EXCLUSIVE=49,IN_PKT_TRANS_WRITE=46,IN_ST_DATA_W=78,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=61,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=74,OUT_PKT_BURST_SIZE_L=72,OUT_PKT_BURST_TYPE_H=76,OUT_PKT_BURST_TYPE_L=75,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=70,OUT_PKT_BYTE_CNT_L=68,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=95,OUT_PKT_ORI_BURST_SIZE_L=93,OUT_PKT_RESPONSE_STATUS_H=92,OUT_PKT_RESPONSE_STATUS_L=91,OUT_PKT_TRANS_COMPRESSED_READ=62,OUT_PKT_TRANS_EXCLUSIVE=67,OUT_ST_DATA_W=96,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=1"
   instancePathKey="system:.:sdram_0:.:mm_interconnect_0:.:sdram_s1_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="17.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="95" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="93" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="77" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(95:93) response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82) src_id(81) qos(80) begin_burst(79) data_sideband(78) addr_sideband(77) burst_type(76:75) burst_size(74:72) burstwrap(71) byte_cnt(70:68) trans_exclusive(67) trans_lock(66) trans_read(65) trans_write(64) trans_posted(63) trans_compressed_read(62) addr(61:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(77:75) response_status(74:73) cache(72:69) protection(68:66) thread_id(65) dest_id(64) src_id(63) qos(62) begin_burst(61) data_sideband(60) addr_sideband(59) burst_type(58:57) burst_size(56:54) burstwrap(53) byte_cnt(52:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="75" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_sdram_0_mm_interconnect_0"
     as="sdram_s1_rsp_width_adapter,sdram_s1_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="system">queue size: 40 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="sdram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>sdram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.1:AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:17.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="system:.:sdram_0:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="17.1"
   name="system_sdram_0_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="system_sdram_0_mm_interconnect_0"
     as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="system">queue size: 38 starting:altera_avalon_st_adapter "submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=16,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=68157472,exceptionOffset=68157472,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68157440,resetOffset=68157440,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="system:.:worker0:.:cpu:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="17.1"
   name="system_worker0_cpu_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="1024" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="1024" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="68157472" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="2080" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="68157440" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="68157472" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="2048" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="16" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="Absolute" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="68157440" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="Absolute" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w0.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_worker0_cpu" as="cpu" />
  <messages>
   <message level="Debug" culprit="system">queue size: 38 starting:altera_nios2_gen2_unit "submodules/system_worker0_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker0_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker0_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0056_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0056_cpu_gen//system_worker0_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:12 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:13 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:14 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:16 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:17 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:18 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker0_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=010,001,100,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,2,END_ADDRESS=0x1000,0x1010,0x20000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=89,PKT_DEST_ID_L=88,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=0:010:0x800:0x1000:both:1:0:0:1,1:001:0x1008:0x1010:both:1:0:0:1,2:100:0x10000000:0x20000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x800,0x1008,0x10000000,ST_CHANNEL_W=3,ST_DATA_W=103,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="system:.:worker0:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="17.1"
   name="system_worker0_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter name="START_ADDRESS" value="0x800,0x1008,0x10000000" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:010:0x800:0x1000:both:1:0:0:1,1:001:0x1008:0x1010:both:1:0:0:1,2:100:0x10000000:0x20000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="PKT_DEST_ID_H" value="89" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="010,001,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="93" />
  <parameter name="END_ADDRESS" value="0x1000,0x1010,0x20000000" />
  <parameter name="PKT_PROTECTION_L" value="91" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="0,1,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_worker0_mm_interconnect_0"
     as="router,router_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 24 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:17.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=89,PKT_DEST_ID_L=88,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=3,ST_DATA_W=103,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="system:.:worker0:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="17.1"
   name="system_worker0_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="PKT_DEST_ID_H" value="89" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="88" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="93" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="91" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_worker0_mm_interconnect_0"
     as="router_002,router_003,router_004" />
  <messages>
   <message level="Debug" culprit="system">queue size: 22 starting:altera_merlin_router "submodules/system_worker0_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=103,VALID_WIDTH=3"
   instancePathKey="system:.:worker0:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="system_worker0_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_worker0_mm_interconnect_0"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 17 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=3,ST_DATA_W=103,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:worker0:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="system_worker0_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_worker0_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 15 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:17.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=3,ST_DATA_W=103,VALID_WIDTH=1"
   instancePathKey="system:.:worker0:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="17.1"
   name="system_worker0_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_worker0_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_002" />
  <messages>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_demultiplexer "submodules/system_worker0_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:17.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=3,ST_DATA_W=103,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:worker0:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="17.1"
   name="system_worker0_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89:88) src_id(87:86) qos(85) begin_burst(84) data_sideband(83) addr_sideband(82) burst_type(81:80) burst_size(79:77) burstwrap(76:74) byte_cnt(73:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_worker0_mm_interconnect_0"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 9 starting:altera_merlin_multiplexer "submodules/system_worker0_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=32,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=68681760,exceptionOffset=68681760,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68681728,resetOffset=68681728,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="system:.:worker1:.:cpu:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="17.1"
   name="system_worker1_cpu_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="1024" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="1024" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="68681760" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="2080" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="68681728" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="68681760" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="2048" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="32" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="Absolute" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="68681728" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="Absolute" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w1.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker1_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_worker1_cpu" as="cpu" />
  <messages>
   <message level="Debug" culprit="system">queue size: 4 starting:altera_nios2_gen2_unit "submodules/system_worker1_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker1_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker1_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0063_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0063_cpu_gen//system_worker1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:18 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:18 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:19 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:20 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:22 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:23 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:24 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker1_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=64,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=69206048,exceptionOffset=69206048,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=69206016,resetOffset=69206016,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="system:.:worker2:.:cpu:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="17.1"
   name="system_worker2_cpu_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="1024" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="1024" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="69206048" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="2080" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="69206016" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="69206048" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="2048" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="64" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="Absolute" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="69206016" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="Absolute" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w2.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker2_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_worker2_cpu" as="cpu" />
  <messages>
   <message level="Debug" culprit="system">queue size: 3 starting:altera_nios2_gen2_unit "submodules/system_worker2_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker2_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker2_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0064_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0064_cpu_gen//system_worker2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:25 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:26 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:28 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:30 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:30 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker2_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:17.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=2080,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=50000000,cpuArchRev=1,cpuID=128,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=29,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=1024,dcache_size_derived=1024,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=69730336,exceptionOffset=69730336,exceptionSlave=Absolute,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=2048,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=29,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=1,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=69730304,resetOffset=69730304,resetSlave=Absolute,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="system:.:worker3:.:cpu:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="17.1"
   name="system_worker3_cpu_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="1024" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="1024" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="69730336" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="2080" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="69730304" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="1" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="69730336" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="2048" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="128" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="Absolute" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="29" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="29" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="69730304" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="Absolute" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x800&apos; end=&apos;0x1000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x1008&apos; end=&apos;0x1010&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in_csr&apos; start=&apos;0x10000000&apos; end=&apos;0x10000020&apos; /&gt;&lt;slave name=&apos;parent/mbox_m_w3.avmm_msg_receiver&apos; start=&apos;0x10000020&apos; end=&apos;0x10000030&apos; /&gt;&lt;slave name=&apos;parent/req_fifo.in&apos; start=&apos;0x10000030&apos; end=&apos;0x10000034&apos; /&gt;&lt;slave name=&apos;parent/shared_ocm.s2&apos; start=&apos;0x10001000&apos; end=&apos;0x10001400&apos; /&gt;&lt;slave name=&apos;parent/sdram_0_sdram.s1&apos; start=&apos;0x14000000&apos; end=&apos;0x16000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_worker3_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_worker3_cpu" as="cpu" />
  <messages>
   <message level="Debug" culprit="system">queue size: 2 starting:altera_nios2_gen2_unit "submodules/system_worker3_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'system_worker3_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker3_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0065_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0065_cpu_gen//system_worker3_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:31 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   LM_LICENSE_FILE environment variable is empty</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:32 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:33 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:35 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:36 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2019.02.02 20:20:37 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'system_worker3_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:17.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="system:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="17.1"
   name="system_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 1 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:17.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="system:.:sdram_0:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="17.1"
   name="system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_sdram_0_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_sdram_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
