$date
	Sun Oct 23 00:48:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#600601
b11 !
1"
#600602
b11 &
b11 %
1$
#600603
0"
#600606
b1010 &
b1010 %
#600610
b101 &
b101 %
#600614
b10000 &
b10000 %
#600618
b1000 &
b1000 %
#600622
b100 &
b100 %
#600626
b10 &
b10 %
#600630
b1 &
1#
b1 %
#600634
b0 &
b0 %
0#
0$
#1655960
b1010 !
1"
#1655962
b1010 &
b1010 %
1$
#1655963
0"
#1655966
b101 &
b101 %
#1655970
b10000 &
b10000 %
#1655974
b1000 &
b1000 %
#1655978
b100 &
b100 %
#1655982
b10 &
b10 %
#1655986
b1 &
b1 %
1#
#1655990
b0 &
0#
b0 %
0$
#2621061
b10011 !
1"
#2621062
b10011 &
b10011 %
1$
#2621063
0"
#2621066
b111010 &
b111010 %
#2621070
b11101 &
b11101 %
#2621074
b1011000 &
b1011000 %
#2621078
b101100 &
b101100 %
#2621082
b10110 &
b10110 %
#2621086
b1011 &
b1011 %
#2621090
b100010 &
b100010 %
#2621094
b10001 &
b10001 %
#2621098
b110100 &
b110100 %
#2621102
b11010 &
b11010 %
#2621106
b1101 &
b1101 %
#2621110
b101000 &
b101000 %
#2621114
b10100 &
b10100 %
#2621118
b1010 &
b1010 %
#2621122
b101 &
b101 %
#2621126
b10000 &
b10000 %
#2621130
b1000 &
b1000 %
#2621134
b100 &
b100 %
#2621138
b10 &
b10 %
#2621142
b1 &
1#
b1 %
#2621146
b0 &
b0 %
0#
0$
#4500012
